	CLASSI	i Ba y Ba				6366128	
2 2	Clas			Martin gala na 1 a bannang a sina <b>a a</b> mayan ganggagan an ang ang ang ang ang ang ang ang ang a		6366128	
		U.S. <b>U</b> T	ILITY Pate	ent Applic	ation		
R		SCANNED	BKO.	CH CK	APR 0 2 2002	· · ·	
APPLICATION NO. 09/655168	CONT/PR	OR CLASS 326	SUBCLASS	<b>ART UNIT</b> 2819	EXAMINER	have	
Atul Shi Surcsh M David Sc	. en Restriction Recuil ox			L		nang	
de Circuit	for pred	n 1977 – Standard Marsan, suisse	ere I do on constant and	i di di manaziri ta	×		
TITLE		an a	nan ang an sing (100 sing - sing -	A F F AND F AND F 1945	iai cignais	BTO 204	
		т	an a			12/99	
					<i>.</i>		
		ISSUIN	IG CLASS	FICATIO	DN		
ORIGINA		· · · · · · · · · · · · · · · · · · ·		CROSS R	EFERENCE(S)		
CLASS		S CLASS	S SI	JBCLASS (OI	NE SUBCLASS PER BL	оск)	
INTERNATIONAL				· <u> </u>	49		
HO3K 1	9/094	C					
HO3E 1	9/17	3					
				· •		· · · · · · · · · · · · · · · · · · ·	
					Continued on Issue Slip In	side File Jacket	
2	-25/02	Бол	nal Drawinos	(10 shte)	oot 1 9	15100	
			DRAWINGS	······································	CLAIMS		
	ER	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.C	
		(0)	(2	¥	2.3		
	atent (date)	Daniel I	). Charry	\$/30/01	NOTICE OF ALLOV		
The term of this paster of the second		(Assistant Examiner) (Date)			9/10/01		
<ul> <li>The term of this passbequent to</li> <li>has been disclaimed.</li> <li>The term of this passbear of this passbear of the term of this passbear of the term of the term of term</li></ul>	patent shall expiration date	AH u	hal J	Tokar	-1/10/0/	/	
The term of this p. subsequent to has been disclaimed. The term of this p not extend beyond the of U.S Patent. No	patent shall e expiration date	Ma	hal J	Tokan		FEE (h)	
The term of this p subsequent to	patent shall e expiration date	Muu Mi Supervieci Technok	<b>had 5.</b> Cheel Tokar Cy Fatont Exon Ogy Centor 280	Tokar hiner 20 9/6/01	Amount Due	FEE (W Date Paid	
The term of this p subsequent to	patent shall expiration date	Mile Superviec Technolo (Primary E	<b>Jac J. J. –</b> obeel Tókar og Fatont Exon og y Oentor 280 xaminer)	tokar 10 - 9/6/01 (Datb)		FEE (W Date Paid 2-7-01	
The term of this p subsequent to	patent shall e expiration date	Mile Supervisor Technoli (Primary E Alegal Instrument	harl J cheel Tokar of Fatont Exan of y Centor 280 xaminer) na che 4	$\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}{\frac{1}$	ISSUE Amount Due ISSUE BATCH	FEE (W Date Paid 2-7-01 NUMBER	

(FACE)

B

# D9655 168



## 50020

# CONTENTS

Date Received

Date Received (Incl. C. of M.) or

	(Incl. C. of M.) or		or Other
	Date Mailed		Date Malled
1. Application papers.	(1.×10 <sup>0</sup>	42	
2. 19	att	43	
3-PTO->1 AMDT Q	9/10/01ar	<b>√ 44.</b>	
3		45	
5	, 	46	
6	-	47	
7		48	
8		49	
9	-	50	
10		51	<u></u>
11		52	
12		53	<u> </u>
13		54	-
14		55	
15		56	
16.		57	
17.		58	
18.		59	<u> </u>
19.		60	
20.		61	
21.		62	
22.	·	63	
23.		64	
24.		65	
25.		66	
26.		67	
27.		68	
28.		69	
29.		70	
30.		71	
31.		72	
32.		73	
33.		74	
34.		75	-
35.		76	
36		77.	
37.		78	
38.		79	
39.		80	
40.		81	
41		82	
<b>TI</b> .		<b>VEI</b>	

(LEFT OUTSIDE)



# If more than 150 claims or 10 actions staple additional sheet here

(LEFT INSIDE)

			/			
S	EAR	ÇHEL	)	SEARC	H NOTE	ES Ategy)
Class	Sub.	Date	Exmr.		Date	Exmr.
326	8867304456970	8/29/01			8/29/81	De
		Date	CHED Exmr.			
Seard	sup.	8/29/01	De			

.

.

.

.

.

(RIGHT OUTSIDE)

Page 1 of 1

	D STATES PATENT AND	Trademark Office	United	Comm Stales Patent a V	ISSIONER FOR PATENTS ND TRADEMARK OFFICE Vashington, D.C. 2023 www.uspto.gov	
Bib Data Sheet						
SERIAL NUMBEF 09/655,168	<b>FILING DATE</b> 09/05/2000 <b>RULE</b>	<b>CLASS</b> 326	GROUP AR 2819		ATTORNEY OCKET NO. X-784 US	
APPLICANTS Atul V. Ghia, Suresh M. M David P. Sch	San Jose, CA ; enon, Sunnyvale, CA ; ulz, San Jose, CA ;	/	and the second second			
** CONTINUING D	ATA ***********************************	me -	,			
IF REQUIRED, FO GRANTED ** 10/23	REIGN FILING LICENSE	·	<b>***</b> ****		1	
Foreign Priority Claimed 35 USC 119 (a-d) condition met Verified and Acknowledged	U yes I no ons U yes no Met at Allowante Gamer's Signature In	fter CA	SHEETS DRAWING 10	TOTAL CLAIMS 23	INDEPENDENT CLAIMS 3	
ADDRESS Edel M Young Xilinx Inc 2100 Logic Drive	24	_				
TITLE Circuit for producin	g low-voltage differential	signals				
FILING FEE RECEIVED 744	EES: Authority has been to charge/co for followin	DUNT	All Fees          All Fees         1.16 Fees ( Filing )         1.17 Fees ( Processing Ext. of time )         1.18 Fees ( Issue )			
				Other     Credit		

£.

## $file://C:\APPS\PreExam\correspondence\1\_A.xml$

10/23/00

### PATENT APPLICATION SERIAL NO.

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

09/14/2000 MPEDPLES 00000035 240040 09655168 01 FC:101 690.00 CH 02 FC:103 54.00 CH

> PTO-1556 (5/87)

\*U.S. GPO: 1999-459-082/19144

c922			09-0	7-00		A
C.S.	mom Please type a plus Under the Pape	s sign (+) inside this box → 并	quired to resp	Patent and Trac ond to a collection of infor	Approved for use through 0 demark Office: U.S. DEPAF mation unless it displays a	PTO/SB/05 (4/98) 9/30/00, OMB 0651-0032 RTMENT OF COMMERCE valid OMB control number.
PTO		UTILITY	Atty. D	ocket No. X-7	84 US	3
	PATE	NT APPLICATION	First Inve	ntor or Appl. Identifiel	Atul V	. Ghia
	TF	RANSMITTAL	Title C	ircuit for Producing	Low-Voltage Differen	tial Signals
	(Only for new nonp	provisional applications under 37 CFR 1.53(	o)) Expre	ss Mail Label No.	EL539651200US	
	APPLICA See MPEP chapte	TION ELEMENTS r 600 concerning utility patent application co	ontents.	ADDRESS TO:	Commissioner for Pate Box Patent Application Washington, DC 20231	ents Th
	1.     X     Fee       2.     X     Specific (prefer (prefe	Fransmittal Form (e.g., PTO/SB/17) it an original, and a duplicate for fee process fication [Total Pages red arrangement set forth below)	sing) <b>26</b> ]	5. Microfi 6. Nucleo (if appl	che Computer Program tide and/or Amino Acid icable, all necessary)	(Appendix) Sequence Submission
	- Desc - Cross - State - Refer	notive title of the invention References to Related Applications ment Regarding Fed sponsored R & D ence to Microfiche Appendix		a. [ b. [	Computer Readabl	e Copy cal to computer copy)
	- Backo - Brief	ground of the Invention Summary of the Invention				DARTS
	- Brief - Detail	Description of the Drawings ( <i>if filed)</i> ed Description			ment Papers (cover sho	et & document/s\)
Ľ	- Claim - Abstra	(s) act of the Disclosure		8. 37 CFF (when	(\$\$3.73(b) Statement (there is an assignee)	Power of Attorney
	4. Oath or Decl	aration [Total Pages]	<b>10</b>	9. English 10. X Informa Statem	Translation Document tion Disclosure ent (IDS)/PTO-1449	X Copies of IDS Citations
		Copy from a prior application (37 CFR	\$1,63(d))	11. Prelimir 12. V Return	nary Amendment Receipt Postcard (MPE	P 503)
		(for continuation/divisional with Box 16     DELETION OF INVENTOR(S)     Signed statement attached dele	completéd)	13. (Should Statem	t be specifically itemized Entity Statement ent(s) Status still Status still	filed in prior application, proper and desired
		inventor(s) named in the prior a see 37 CFR § §1.63(d)(2) and	pplication, 1.33(b).	14. Certifie	d Copy of Priority Docum	nent(s)
	NOTE FOR ITEMS FEES, A SMALL EN IF ONE FILED IN A	18 13: IN ORDER TO BE ENTITLED TO PAY SM NTITY STATEMENT IS REQUIRED (37 C.F.R. § 1. PRIOR APPLICATION IS RELIED UPON (37 C.F.	MALL ENTITY 27), EXCEPT R. § 1.28).	15. Other:		
nation nation	16. If a CONTINU Prior applicat For CONTINUA under Box 4b, reference	ING APPLICATION, check appropriate box uation Divisional Co ion information: Examiner TION or DIVISIONAL APPS only: The en- is considered a part of the disclosure of incorporation can only be relided to see the	and supply the ontinuation-in- tire disclosu the accompa	e requisite information bei part (CIP) of prior ag re of the prior application nying continuation or div has been inactivertention	ow and in a preliminary amo oplication No: Group / Art Unit: n, from which an oath or c visional application and is comitted from the submitted	endment: leclaration is supplied hereby incorporated by d application parts
		18. CORRES	PONDEN	CE ADDRESS		- opprovident parton
	Customer N	Number or Bar Code Label (Insert Cu	<b>243</b> ( stormer No. or /	<b>)9</b> Attach bar code label here)	or Corresponde	ence address below
	Name	Attn: Edel M. Yo	ung			
	Address					
	City	s	tate		Zip Code	
	Country	Telepi	none	408-879-4969	Fax 4	08-377-6137
	Name (Print/	Type) Edel M. Young	5	Registration No. (A	Attorney/Agent) 32,4	51
	Signature	Mich, Carl R	eg. No.	40,941 ESOM.	Date Septer	nber 5, 2000

mom		P		roved for use through	PTC gh 9/30/00. C	/SB/17 (12/99) MB 0651-0032
Under the Paperwork Reduction Act of 1995, no persons	are required	to respond to a	a collection of information	ation unless it display	s a valid OME	- COMMERCE control number.
FEE TRANSMITT	AL	ļ	Com	olete if Known		
for EV 2000		Applicati	on Number	Not Yet Kr	iown	
101 FT 2000		Filing Da	te	September	5,2000	
Patent fees are subject to annual revision		First Nam	ned Inventor	Atul V. Gh	ia	
otherwise large entity fees must be paid. See Forms PTO/SE	atement, 3/09-12.	Examiner	Name	Not Yet Kı	nown	
See 37 C.F.R. §§ 1.27 and 1.28.		Group / A	rt Unit	Not Yet Kr	nown	
TOTAL AMOUNT OF PAYMENT (\$) 784.00		Attorney [	Docket No.	X-784		
METHOD OF PAYMENT (check one)		FF		N (continued)		
The Commissioner is hereby authorized to charge	2 400		EEC	(continued)		
1. X indicated fees and credit any over payments to:	Large Er		EES			
Deposit Account 24-0040	Code	(\$)	Feel	Description		Fee Paid
Number	105	130	Surcharge - late	filing fee or oath	ı	
Account XILINX, INC.	127	50	Surcharge - late cover sheet.	provisional filing	g fee or	
Charge the Issue Fee Required	147	2,520	For filing a requ	est for reexamina	ation	
Under 37 CFR §§ 1.16 and 1.17	112	920*	Requesting pub	lication of SIR pr	ior to	
2. Payment Enclosed:	113	1.840*	Requesting pub	lication of SIB af	ter	
		.,= . =	Examiner action			
FEE CALCULATION	115	110	Extension for re	ply within first mo	onth	
	116	380	Extension for re	ply within second	month	
Large Entity	117	870	Extension for re	ply within third m	onth	
Paid Fee Fee Description Fee	118	1,360	Extension for re	ply within fourth r	nonth	
Code (\$) 101 760 Utility filing fee \$690	128	1,850 300	Extension for rep	ply within fifth mo I	onth	
106 330 Design filing fee	120	300	Filing a brief in s	Support of an app	امم	
107 540 Plant filing fee	121	260	Request for oral	hearing	·	
114 150 Provisional filing fee	138	1,510	Petition to institu	ite a public use p	roceedina	
	140	110	Petition to revive	- unavoidable		
SUBICIAL (1) (\$) 690.00	141	1,210	Petition to revive	- unintentional		
2. EXTRACLAIM FEES Fee from Extra below Fee Paid	142	1,210	Utility issue fee (	or reissue)		
Total Claims 23 -20** = 3 × 18 = \$54	122	130	Petitions to the 0	Commissioner		
Indep. Claims $3 - 3^{**} = 0 \times 10^{10}$	123	50	Petitions related	to provisional ap	plications	
	126	240	Submission of Ir	formation Disclo	sure Stmt	
**or number previously paid, if greater; For Reissues, see below	581	40	Recording each property (times)	patent assignme number of proper	nt per ties)	\$40
Fee Fee Fee Description	146	690	Filing a submiss	ion after final reje	ection	
Code (\$)	149	690	For each additio	nal invention to h	e	
103 18 Claims in excess of 20 102 78 Independent claims is excess of 2			examined (37 C	FR 1.129(b))		
104 260 Multiple dependent claim, if not paid						
109 78 **Reissue independent claims	Other fe	e (specify) _				
110 18 **Reissue claims in excess of 20 and over original patent	Other fe	e (specify) _				
	*Reduce	ed by Basic	Filing Fee Paid	SUBTOTAL (2)	(\$)	
			igi ve i aid		μ (Ψ)	40.00
	Regist	ration No. T	·····	Comple	te (if applica	ble)
Name (Print/Type) Edel M. Young	(Attorn	ey/Agent)	32,451	Telephone	408-87	'9-4969
Signature	0.941	for Edit	mun	Date	09-05	-2000

. .

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

		X-784 US PATENT
	1	CIRCUIT FOR PRODUCING LOW-VOLTAGE DIFFERENTIAL SIGNALS
	2	Atul V. Ghia
	3	Suresh M. Menon
	4	David P. Schultz
	5	
	6	FIELD OF THE INVENTION
	7	This invention relates generally to methods and circuits
	8	for providing high-speed, low-voltage differential signals.
	9	
	10	BACKGROUND
	11	The Telecommunications Industry Association (TIA)
	12	published a standard specifying the electrical characteristics
	13	of low-voltage differential signaling (LVDS) interface
i tana Sanat	14	circuits that can be used to interchange binary signals. LVDS
Ú.	15	employs low-voltage differential signals to provide high-
	16	speed, low-power data communication. The use of differential
ľ.	17	signals allows for cancellation of common-mode noise, and thus
: ()11	18	enables data transmission with exceptional speed and noise
Д а	19	immunity. For a detailed description of this LVDS Standard,
	20	see "Electrical Characteristics of Low Voltage Differential
	21	Signaling (LVDS) Interface Circuits," TIA/EIA-644 (March
П	22	1996), which is incorporated herein by reference.
	23	Figure 1 (prior art) illustrates an LVDS generator 100
	24	connected to an LVDS receiver 110 via a transmission line 115.
	25	Generator 100 converts a single-ended digital input signal
	26	D_IN on a like-named input terminal into a pair of
	27	complementary LVDS output signals on differential output
	28	terminals TX_A and TX_B. A 100-ohm termination load RL
	29	separates terminals TX_A and TX_B, and sets the output
	30	impedance of generator 100 to the level specified in the
	31	above-referenced LVDS Standard.
	32	LVDS receiver 110 accepts the differential input signals
	33	from terminals TX_A and TX_B and converts them to a single
	34	ended output signal D_007. The LVDS Standard Specifics the
		EL539651200US

•

Huawei v. FISI Exhibit No. 1027 - 9/242

#### x-784 US

inst inst

in the

ij٦

ЦĴ,

1999 1997 1997

#### PATENT

properties of LVDS receiver 110. The present application is 1 directed to differential-signal generators: a comprehensive 2 discussion of receiver 110 is not included in the present 3 4 application. Figure 2 (prior art) schematically depicts LVDS generator 5 100 of Figure 1. Generator 100 includes a preamplifier 200 6 connected to a driver stage 205. Preamplifier 200 receives 7 the single-ended data signal D\_IN and produces a pair of 8 complementary data signals D and D/ (signal names terminating 9 in "/" are active low signals). Unless otherwise specified, 10 each signal is referred to by the corresponding node 11 designation depicted in the figures. Thus, for example, the 12 input terminal and input signal to generator 100 are both 13 designated D\_IN. In each instance, the interpretation of the 14 node designation as either a signal or a physical element is 15 clear from the context. 16 Driver stage 205 includes a PMOS load transistor 207 and 17 an NMOS load transistor 209, each of which produces a 18 relatively stable drive current in response to respective bias 19 voltages PBIAS and NBIAS. Driver stage 205 additionally 20 includes four drive transistors 211, 213, 215, and 217. 21 If signal D\_IN is a logic one (e.g., 3.3 volts), 22 preamplifier 200 produces a logic one on terminal D and a 23 logic zero (e.g., zero volts) on terminal D/. The logic one 24 on terminal D turns on transistors 211 and 217, causing 25 current to flow down through transistors 207 and 211, up 26 though termination load RL, and down through transistors 217 27 and 209 to ground (see the series of arrows 219). The current 28 through termination load RL develops a negative voltage 29 between output terminals TX\_A and TX\_B. 30 Conversely, if signal D\_IN is a logic zero, preamplifier 31 200 produces a logic zero on terminal D and a logic one on 32 terminal D/. The logic one on terminal D/ turns on 33 transistors 213 and 215, causing current to flow down through 34

2 م

2

PATENT

1 transistor 207, transistor 215, termination load RL, transistor 213, and transistor 209 to ground (see the series 2 of arrows 221). The current through termination load RL 3 develops a positive voltage between output terminals TX\_A and 4 5 TX\_B. Figure 3 (prior art) is a waveform diagram 300 depicting 6 7 the signaling sense of the voltages appearing across 8 termination load RL of Figures 1 and 2. LVDS generator 100 9 produces a pair of differential output signals on terminals TX\_A and TX\_B. The LVDS Standard requires that the voltage 10 between terminals TX\_A and TX\_B remain in the range of 250 mV 11 to 450 mV, and that the voltage midway between the two 12 13 differential voltages remains at approximately 1.2 volts. Terminal TX\_A is negative with respect to terminal TX\_B to 14 15 represent a binary one and positive with respect to terminal B 16 to represent a binary zero. 17 A programmable logic device (PLD) is a well-known type of 18 IC that may be programmed by a user (e.g., a circuit designer) 19 to perform specified logic functions. Most PLDs contain some type of input/output block (IOB) that can be configured either 20 21 to receive external signals or to drive signals off chip. One 22 type of PLD, the field-programmable gate array (FPGA), typically includes an array of configurable logic blocks 23 (CLBs) that are programmably interconnected to each other and 24 to the programmable IOBs. Configuration data loaded into 25 internal configuration memory cells on the FPGA define the 26 operation of the FPGA by determining how the CLBs, 27 interconnections, block RAM, and IOBs are configured. 28 IOBs configured as output circuits typically provide 29 single-ended logic signals to external devices. As with other 30 types of circuits, PLDs would benefit from the performance 31 advantages offered by driving external signals using 32 differential output signals. There is therefore a need for 33 IOBs that can be configured to provide differential output 34

1

PATENT

signals. There is also a need for LVDS output circuits that 2 can be tailored to optimize performance for different loads. 3 4 SUMMARY 5 The present invention addresses the need for 6 differential-signal output circuits that can be tailored for 7 use with different loads. In accordance with one embodiment, one or more driver stages can be added, as necessary, to 8 9 provide adequate power for driving a given load. Driver stages 10 are added by programming one or more programmable elements, such as memory cells, fuses, and antifuses. 11 12 A differential driver in accordance with another 13 embodiment includes a multi-stage delay element connected to a 14 number of consecutive driver stages. The delay element 15 produces two or more pairs of complementary input signals in 16 response to each input-signal transition, each successive teri den mer teri Teri den mer teri Teri den mer 17 signal pair being delayed by some amount relative to the 18 previous signal pair. The pairs of complementary signals are ١D 19 conveyed to respective driver stages, so that each driver 20 stage successively responds to the input-signal transition. 21 The output terminals of the driver stages are connected to one 22 another and to the output terminals of the differential 23 driver. The differential driver thus responds to each inputsignal transition with increasingly powerful amplification. 24 The progressive amplification produces a corresponding 25 progressive reduction in output resistance, which reduces the 26 27 noise normally associated with signal reflection. 28 Extendable and multi-stage differential amplifiers in accordance with the invention can be adapted for use in PLDs. 29 In one embodiment, adjacent pairs of IOBs are each provided 30 31 with half of the circuitry required to produce LVDS signals. Adjacent pairs of IOBs can therefore be used either 32 33 individually to provide single-ended input or output signals 34 or can be combined to produce differential output signals.

ţ,

T.

Л

540

1 This summary does not limit the invention, which is instead defined by the appended claims. 2 3 BRIEF DESCRIPTION OF THE FIGURES 4 Figure 1 (prior art) illustrates an LVDS generator 100 5 connected to an LVDS receiver 110 via a transmission line 115. 6 Figure 2 (prior art) schematically depicts LVDS generator 7 100 of Figure 1. 8 Figure 3 (prior art) is a waveform diagram 300 depicting 9 10 the signaling sense of the voltages appearing across termination load RL of Figures 1 and 2. 11 Figure 4 depicts an extensible differential amplifier 400 12 in accordance with an embodiment of the invention. 13 Figure 5A is a schematic diagram of predriver 405 of 14 15 Figure 4. **J** 16 Figure 5B is a schematic diagram of driver 415 of Figure 17 4. jn 18 Figure 5C is a schematic diagram of extended driver 410 19 of Figure 4. 20 21 22 23 Figure 6 depicts a multi-stage driver 600 in accordance with another embodiment of the invention. Figure 7A schematically depicts a predriver 700 in which a predriver is connected to delay circuit 605 of Figure 6 to develop three complementary signal pairs. 24 Figure 7B schematically depicts differential-amplifier 25 sequences 610 and 615 and termination load 620, all of Figure 26 27 6. Figures 8A and 8B schematically depict a programmable 28 bias-voltage generator 800 in accordance with an embodiment of 29 the invention. 30 31 DETAILED DESCRIPTION 32 Figure 4 depicts an extensible differential amplifier 400 33 in accordance with an embodiment of the invention. Amplifier 34 5

ŀ

PATENT

#### x-784 US

PATENT

400 includes a predriver 405 connected to a pair of driver 1 stages 410 and 415. The combination of predriver 405 and 2 driver 415 operates as described above in connection with 3 Figures 2 and 3 to convert the single-ended input on terminal 4 D\_IN into differential output signals on lines TX\_A and TX\_B. 5 In accordance with the invention, driver 410 can be activated 6 as needed to provide additional drive power. In one 7 embodiment, drivers 410 and 415 reside within a pair of 8 adjacent programmable IOBs (collectively labeled 417) and 9 lines TX\_A and TX\_B connect to the respective input/output 10 (I/O) pads of the pair. This aspect of the invention is 11 detailed below. 12

13 The program state of a configuration bit 420 determines 14 whether amplifier 400 is enabled, and the program state of a 15 second configuration bit 425 determines whether the driver 16 stage of amplifier 400 is extended to include driver 410. An 17 exemplary configuration bit is described below in connection 18 with Figure 8A.

(1) If bit 420 is programmed to provide a logic one on 19 "enable differential signaling" line EN\_DS, then predriver 405 20 and driver 415 function in a manner similar to that described 21 above in connection with Figure 2. If desired, the drive 22 circuitry can be extended to include driver 410 by programming 23 bit 425 to provide a logic one on "extended differential 24 signaling" line X\_DS. The signals on lines X\_DS and EN\_DS are 25 logically combined using an AND gate 430 to produce an "enable 26 termination load" signal EN\_T to driver 415. This signal and 27 its purpose are described below in connection with Figure 5B. 28 Figure 5A is a schematic diagram of an embodiment of 29 predriver 405 of Figure 4. Predriver 405 includes a pair of 30 conventional tri-state drivers 500 and 502. A conventional 31 inverter 504 provides the complement of signal EN\_DS. 32 Amplifier 400 is inactive when signals EN\_DS and EN\_DS/ 33 are low and high, respectively. These logic levels cause 34

67

1T

Ŋ

UT)

i ain

1

11

#### PATENT

tristate drivers 500 and 502 to disconnect input terminal D\_IN 1 from respective tristate output terminals T1 and T2. Signal 2 EN\_DS and its complementary signal EN\_DS/ also connect 3 terminals T1 and T2 to respective supply voltages VCCO and 4 ground by turning on a pair of transistors 506 and 508. Thus, 5 terminals T1 and T2 do not change in response to changes on 6 7 input terminal D\_IN when differential signaling is disabled. In the case where amplifier 400 is implemented using IOBs in a 8 programmable logic device, amplifier 400 may be disabled to 9 allow the IOBs to perform some other input or output function. 10 Amplifier 400 is active when signals EN\_DS and EN\_DS/ are 11 high and low, respectively. These logic levels cause tristate 12 drivers 500 and 502 to connect input terminal D\_IN to 13 respective tristate output terminals T1 and T2. Signal EN\_DS 14 and its complementary signal EN\_DS/ also disconnect terminals 15 T1 and T2 from respective supply voltages VCCO and ground by 16 turning off transistors 506 and 508. Thus, terminals T1 and T2 17 change in response to signal D\_IN when differential signaling 18 19 is enabled. Tristate output terminals T1 and T2 connect to the 20 respective input terminals of an inverting predriver 510 and a 21 non-inverting predriver 512. Predriver 510 includes a pair of 22

non-inverting predriver 512. Predriver 510 includes a pair of conventional inverters 514 and 516. Inverter 514 produces a signal D, an inverted and amplified version of the signal on line T1; inverter 516 provides a similar signal to a test pin 518. Predriver 512 includes three conventional inverters 520, 522, and 524. Predriver 512 produces a signal D/, the complement of signal D. Inverter 524 provides a similar signal to a test pin 526.

Each inverter within predrivers 510 and 512 is a CMOS inverter in which the ratios of the PMOS and NMOS transistors are as specified. These particular ratios were selected so that signals D and D/ transition simultaneously, or very nearly so. Different ratios may be appropriate, depending upon

17

UN N

10

PATENT

the process used to produce amplifier 400. Adjusting layout 1 and process parameters to produce synchronized complementary 2 signals is within the skill of those in the art. 3 As discussed above in connection with Figure 4, amplifier 4 5 400 can be extended to include additional drive circuitry, which may be needed to drive some loads while remaining in 6 compliance with the LVDS Standard. Returning to Figure 5A, a 7 pair of NOR gates 528 and 530 facilitates this extension by 8 producing a pair of complimentary extended-data signals DX and 9 DX/ when signal X\_DS/ is a logic zero, indicating the extended 10 driver is enabled. Extended-data signal DX is substantially 11 the same as signal D, and extended data signal DX/ is 12 substantially the same as signal D/. Signals DX and DX/ are 13 conveyed to extended driver 410, the operation of which is 14 detailed below in connection with Figure 5C. 15 Figure 5B is a schematic diagram of driver 415 of Figure 16 4. Driver 415 is similar to driver stage 205 of Figure 2, 17 like-numbered elements being the same. Unlike driver 205, 18 however, driver 415 includes a programmable termination load 19 540. Further, load transistors 207 and 209 of Figure 2 are 20 replaced with pairs of parallel transistors, so that 21 transistors 211 and 215 connect to VCCO via respective PMOS 22 transistor 532 and 533, instead of via a single transistor 23 207, and transistors 213 and 217 connect to ground via 24 respective NMOS transistors 534 and 535, instead of via a 25 single transistor 209. 26 Employing pairs of load transistors allows driver 415 to 27 be separated into two similar parts 536 and 538, each 28 associated with a respective one of terminals TX\_A and TX\_B. 29 Such a configuration is convenient, for example, when driver 30 415 is implemented on a PLD in which terminals TX\_A and TX\_B 31 connect to neighboring I/O pins. Each part 536 and 538 can be 32 implemented as a portion of the IOB (not shown) associated 33 with the respective one of terminals TX\_A and TX\_B. 34

8 q

h

PATENT

Termination load 540 can be part of either IOB, neither IOB, 1 or can be split between the two. In one embodiment, transistor 2 542 is included in the IOB that includes part 536, and 3 transistor 543 is included in the IOB that includes part 538. 4 Programmable termination load 540 includes a pair of 5 transistors 542 and 543, the gates of which connect to 6 terminal EN\_T. As shown in Figure 4, the signal EN\_T is 7 controlled through AND gate 430 by configuration bits 420 and 8 425. Termination load 540 is active (conducting) only when 9 differential signaling is enabled in the non-extended mode. 10 This condition is specified when configuration bit 420 is set 11 to a logic one and configuration bit 425 is set to a logic 12 13 zero.

Driver 415 includes a number of terminals that provide 140 appropriate bias voltages. Terminals PBIAS and NBIAS provide 15 respective bias levels establish the gain driver 415, and in the second 16 common terminals PCOM and NCOM conventionally establish the 17 high and low voltage levels on output terminals TX\_A and TX\_B. 18 Driver 415 shares the bias and common terminals with extended 19 driver 410 (See Figure 5C). 20

The bias levels PBIAS and NBIAS are important in defining 21 LVDS signal quality. In one embodiment, NMOS transistors 534 22 and 535 are biased to operate in saturation to sink a 23 relatively stable current, whereas PMOS transistors 532 and 24 533 are biased to operate in a linear region. Operating 25 transistors 532 and 533 in a linear region reduces ???? HOW 26 <u>some</u> the output resistances of those devices, and the 27 reduced resistance tends to dissipate signal reflections 28 returning to terminals TX\_A and TX\_B. Reduced reflections 29 translate into reduced noise, and reduced noise allows signals 30 to be conveyed at higher data rates. Circuits for developing 31 appropriate bias levels for the circuits of Figures 5A-7B are 32 discussed below in connection with Figures 8A and 8B. 33 Figure 5C is a schematic diagram of one embodiment of 34

> 9 \{

1

1.00

ŋ

ann: Annia

safe

Ľ, 11

÷,

PATENT

extended driver 410 of Figure 4. Extended driver 410 includes a pair of driver stages 544 and 546 and a programmable 2 3 termination load 548. Driver stages 544 and 546 can be included, for example, in respective adjacent IOBs on a PLD. 4 Termination load 548 can be part of either IOB, neither IOB, 5 or can be split between the two. The various terminals of 6 7 Figure 5C are connected to like-named terminals of Figures 5A and 5B. 8 9 Driver stage 544 includes a PMOS load transistor 550, a pair of NMOS differential-driver transistors 552 and 554 10 having their gates connected to respective extended-driver 11 12 input signals DX and DX/, a diode-connected PMOS transistor 556, and a PMOS transistor 558 connected as a capacitor 13 between terminal VCCO and terminal PCOM. Transistors 550, 552, [] 14 15 and 554 combined amplify the extended-driver signals DX and UT 16 DX/ to produce an amplified output signal on output terminal 17 TX\_A. In one embodiment, transistor 556 is diode-connected 18 between terminals PCOM and VCCO to establish the appropriate 19 level for line PCOM, which is common to both drivers 410 and **D** 20 415. Finally, transistor 558 can be sized or eliminated as 21 desired to minimize noise on line PCOM. 二 [J] 22 Driver stage 546 is identical to driver stage 544, except 23 that lines DX and DX/ are connected to the opposite differential driver transistors. Consequently, the signals on 24 output terminals TX\_A and TX\_B are complementary. Driver 25 26 stages 544 and 546 thus supplement the drive strength provided by driver stage 415. 27 As shown in Figure 4, the extend-differential-signaling 28 29 signal X\_DS is a logic one when CBIT 425 is programmed. However, programming CBIT 425 causes AND gate 430 to output a 30 logic zero, disabling termination load 532 of Figure 5B. Thus, 31 programming CBIT 425 substitutes termination load 548 for 32

termination load 532, thereby increasing the termination load 33 resistance to an appropriate level. In one embodiment, the 34

10

Q

(J)

ίΩ,

5

**S**S

resistance of termination load 532 is selected so that the 1 resulting output signal conforms to the LVDS Standard. 2 Figure 6 depicts a multi-stage driver 600 in accordance 3 with another embodiment of the invention. Driver 600 includes 4 a multi-stage delay circuit 605, a first sequence of 5 differential amplifiers 610, a second sequence of differential 6 amplifiers 615, and a termination load 620. For illustrative 7 purposes, the amplifiers of sequences 610 and 615 are referred 8 to as "high-side" and "low-side" amplifiers, respectively. In 9 different embodiments, each amplifier sequence 610 and 615 can 10 be implemented as a portion of the IOB (not shown) associated 11 with the respective one of terminals TX\_A and TX\_B. 12 Termination load 620 can be part of either IOB, neither IOB, 13 or can be split between the two. 314 Delay circuit 605 receives a pair of complementary 15 signals D and D/ on a like-named pair of input terminals. A in 16 sequence of delay elements -- conventional buffers 625 in the 17 depicted example -- provides a first pair of delayed (万 18 complementary signals D1 and D1/ and a second pair of delayed 19 complementary signals D2 and D2/. 20 Sequence 610 includes three differential amplifiers 630, 21 631, and 632, the output terminals of which connect to one 22 another and to output terminal TX\_A. The differential input 23 terminals of each of these high-side amplifiers connect to 24 respective complementary terminals from delay circuit 605. 25 That is, the non-inverting (+) and inverting (-) terminals of 26 differential amplifier 630 connect to respective input 27 terminals D and D/, the non-inverting and inverting terminals 28 of differential amplifier 631 connect to respective input 29 terminals D1 and D1/, and the non-inverting and inverting 30 terminals of differential amplifier 632 connect to respective 31 input terminals D2 and D2/. When the signal on terminal D 32 transitions from low to high, each of amplifiers 630, 631, and 33 632 consecutively joins in pulling the voltage level on 34

> 11 12

PATENT

PATENT

	1	terminal TX A high as the signal edges on terminals D and D/
	2	propagate through delay circuit 605. Conversely, when the
	3	signal on terminal D transitions from high to low, each of
	4	amplifiers 630, 631, and 632 consecutively joins in pulling
	5	the voltage level on terminal TX A low.
	6	Sequence 615 includes three differential amplifiers 634,
	7	635, and 636, the output terminals of which connect to one
	, 8	another and to terminal TX B. Sequence 615 is similar to
	9	sequence 610, except that the differential input terminals of
	10	the various low-side differential amplifiers are connected to
	11	opposite ones of the complementary signals from delay circuit
	12	605. Thus, when the signal on terminal D transitions from low
	13	to high, each of amplifiers 634, 635, and 636 consecutively
199	14	joins in pulling the voltage level on terminal TX_B low as the
	15	signal edges on terminals D and D/ propagate through delay
	16	circuit 605, and when the signal on terminal D transitions
	17	from high to low, each of amplifiers 634, 635, and 636
(ji)	18	consecutively joins in pulling the voltage level on terminal
	19	TX_B high.
e Lauri Lauri	20	Driver stage 600 is similar to driver stage 415 of
ي م	21	Figures 4 and 5A, except that driver stage 600 progressively
5	22	increases the drive strength used to provide amplified signals
	23	across termination load 620, and consequently progressively
, mut	24	reduces the output resistance of driver stage 600.
	25	Progressively reducing the output resistance of amplifier 600
	26	reduces the amplitude of reflected signals. This effect, in
	27	turn, reduces the noise and increases the useable data rate of
	28	the LVDS circuitry. While illustrated as having three driver
	29	stages, other embodiments of amplifier 600 include more or
	30	fewer stages. Figure 7A schematically depicts a predriver 700
	31	in which predriver 405, detailed in Figure 5A, is connected to
	32	delay circuit 605 of Figure 6 to develop the three
	33	complementary signal pairs (e.g., D and D/) of Figure 6. The
	34	various elements of predriver 405 are described above in

12

Ш

PATENT

1 connection with Figure 5A, like-numbed elements being 2 identical. In one embodiment, each buffer 625 is an instance 3 of non-inverting delay circuit 512. Figure7B schematically depicts differential-amplifier sequences 610 and 615 and 4 termination load 620, all of Figure 6. The differential 5 amplifiers in sequences 610 and 615 are substantially 6 identical, except the D and D/ input terminals are reversed. 7 The following description is limited to a single differential 8 9 amplifier (630) for brevity. Differential amplifier 630 10 includes a PMOS load transistor 700, an NMOS load transistor 705, and a pair of active transistors 710 and 715 having their 11 12 respective gates connected to data inputs D and D/. One 13 embodiment of amplifier 400 of Figure 4 employs driver stage 600 in place of driver 415 (detailed in Figure 5B). Amplifier 1415 sequence 610 may include a capacitor 725 between PCOM and 16 VCCO, and amplifier sequence 615 may include a capacitor 730 17 connected between NCOM and ground. These capacitors can be 18 sized to minimize noise. Figures 8A and 8B schematically 19 depict a programmable bias-voltage generator 800 in accordance 20 with an embodiment of the invention. A key 802 in the bottom 21 right-hand corner of Figure 8A shows the relative arrangement 22 of Figures 8A and 8B. The portion of generator 800 depicted in Figure 8A may be 23

divided into three general areas: bias-enable circuitry 804, 24 NBIAS pull-up circuitry 806, and NBIAS pull-down circuitry 25 808. As their respective names imply, bias-enable circuitry 26 804 determines whether bias generator 800 is active, NBIAS 27 pull-up circuitry 806 can be used to raise the NBIAS voltage 28 29 level, and NBIAS pull-down circuitry 808 can be used to reduce the NBIAS voltage level. The NBIAS pull-up and pull-down 30 circuitry are programmable to allow users to vary the NBIAS 31 32 voltage as desired.

Bias-enable circuitry 804 includes a configuration bit (CBIT) 810, an inverter 812, a PMOS transistor 814, and, in

(and Q

The second se

UN.

į.

10102

PATENT

1 Figure 8B, a PMOS transistor 815 and a pair of NMOS transistors 816 and 817. CBIT 810 is conventional, in one 2 embodiment including an SRAM configuration memory cell 818 3 connected to a level-shifter 820. Level-shifter 820 is used 4 5 because bias generator 800 is a portion of the output circuitry of a PLD, and operates at higher voltage (e.g., 3.3 6 7 volts) than the core circuitry (e.g., 1.5 volts) of the PLD: 8 level-shifter 820 increases the output voltage of SRAM cell 9 816 to an appropriate voltage level. Some embodiments that employ lower core voltages use thicker gate insulators in the 10 11 transistors of the I/O circuitry. The gate insulators of 12 differing thickness can be formed using a conventional dual-13 oxide process. In one embodiment in which the circuits depicted in Figures 5A-8B are part of the output circuitry of 14 15 a PLD, each of the depicted devices employs relatively thick Щ 16 gate insulators. 17 Generator 800 is activated by programming SRAM cell 818

18 to include a logic one, thereby causing bias-enable circuitry 12 19 804 to output a logic one on line BIAS. This logic one 20 connects high-supply-voltage line H\_SUP to supply voltage VCCO 1 20 1 21 1 22 through transistor 814 and disconnects line PBIAS from VCCO to enable line PBIAS to carry an appropriate bias voltage. The inverted signal BIAS/ from inverter 812, a logic zero when 23 active, disconnects lines NBIAS and NGATE from ground, thereby 24 allowing those lines to carry respective bias voltages. The 25 logic levels on lines PBIAS and NBIAS are one and zero, 26 respectively, when SRAM cell 818 is set to logic zero. 27 NBIAS pull-up circuitry 806 has an input terminal VBG 28

connected to a conventional band-gap reference, or some other 29 suitable voltage reference. The voltage level and line VBG 30 turns on a PMOS transistor 822 that, in combination with 31 diode-connected transistors 824 and 826, produces bias voltage 32 33 levels on lines NGATE and NBIAS. Terminal VBG also connects to 34 a pair of transmission gates 828 and 830, each consisting of

S.

(j')

Ц,

PATENT

NMOS and PMOS transistors connected in parallel. The 1 transmission gates are controlled by configuration bits 2 similar to CBIT 810. For example, transmission gate 828 can be 3 turned on by programming CBIT\_A to contain a logic one. The 4 logic one produces a logic one on line A and, via an inverter 5 6 834, a logic zero on line A/. Transmission gate 828 passes the reference voltage on line VBG to the gate of a PMOS transistor 7 836, thereby reducing the resistance between VCCO and line 8 NBIAS; consequently, the voltage level on line NBIAS rises. 9 Transistor 838 can be turned on and both of transmission gate 10 828 and transistor 836 can be turned off by programming CBIT\_A 11 to contain a logic zero. Transmission gate 830 operates in the 12 same manner as transmission gate 828, but is controlled by a 13 different CBIT (CBIT\_B) and an associated inverter. One or 14 both of transmission gates 828 and 830 can be turned on to 15 raise the voltage level on line NBIAS. 16 17 NBIAS pull-down circuitry 808 includes a pair of programmable pull-down circuits 840 and 842 that can be 18 programmed independently or collectively to reduce the bias 19 voltage on terminal NBIAS. Pull-down circuits 840 and 842 work 20 the same way, so only circuit 840 is described. 21 Pull-down circuit 840 includes three transistors 844, 22 23 846, and 848. The gates of transistors 844 and 846 connect to terminals C and C/, respectively, from a configuration bit 24 CBIT\_C and an associated inverter 849. When CBIT\_C is 25 programmed to contain a logic zero, transistors 844 and 848 26 are turned off, isolating line NBIAS from ground; when CBIT\_C 27 is programmed to contain a logic one, transistors 844 and 848 28 are turned on and transistor 846 turned off. The reduced 29 resistance through transistor 848 reduces the voltage on line 30 31 NBIAS. Any change in the bias voltage on line NBIAS results in a 32 change in voltage on line NGATE via a transistor 850. A 33 transistor 852 connected between line NBIAS and ground is an 34

> 15 ب/ر

#### x-784 US

lai

PATENT

optional capacitor that can be sized or eliminated as desired. 1 The portion of bias-voltage generator 800 depicted in 2 Figure 8A adjusts the level of NBIAS; the portion depicted in 3 Figure 8B adjusts the level of PBIAS. Referring now to Figure 4 8B, the portion of Figure 8B includes PBIAS pull-up circuitry 5 852 and PBIAS pull-down circuitry 854. PBIAS pull-up circuitry 6 852 operates in the same manner as NBIAS pull-up circuitry 806 7 of Figure 8A to raise the level of the bias voltage on line 8 PBIAS. A pair of configuration bits CBIT\_E and CBIT\_F and 9 associated inverters control circuitry 852. A capacitor 856 10 can be sized or eliminated as necessary. 11 PBIAS pull-down circuitry 854 includes a pair of 12 programmable pull-down circuits 858 and 860 that can be 13 programmed independently or collectively to reduce the bias 14 voltage on terminal PBIAS. Pull-down circuits 858 and 860 work 15 the same way, so only circuit 858 is described. 16 ŋ Pull-down circuit 858 includes a transmission gate 862 17 and a pair of transistors 864 and 866. With CBIT\_G programmed jn 18 to contain a logic zero, transmission gate 862 is off, 19 transistor 866 on, and transistor 864 off; with CBIT\_G 100 20 programmed to contain a logic one, transistor 866 is off, and 21 <u>Б</u>21 И 22 transmission gate 862 passes the bias voltage NGATE to the gate of transistor 864, thereby turning transistor 864 on. 23 This reduces the voltage level on line PBIAS. 24 The present invention can be adapted to supply 25 complementary LVDS signals to more than one LVDS receiver. 26 For details of one such implementation, see "Multi-Drop LVDS 27 with Virtex-E FPGAs, " XAPP231 (Version 1.0) by Jon Brunetti 28 and Brian Von Herzen (9/23/99), which is incorporated herein 29 by reference. 30 While the present invention has been described in 31 connection with specific embodiments, variations of these 32 embodiments will be obvious to those of ordinary skill in the 33 art. For example, while described in the context of SRAM-based 34

#### PATENT

FPGAs, the invention can also be applied to other types of 1 PLDs that employ alternate programming technologies, and some 2 embodiments can be used in non-programmable circuits. 3 Moreover, the present invention can be adapted to convert 4 typical dual-voltage logic signals to other types of 5 differential signals, such as those specified in the Low-6 Voltage, Pseudo-Emitter-Coupled Logic (LVPECL) standard. 7 Therefore, the spirit and scope of the appended claims should 8 not be limited to the foregoing description. 9

		X-784	US PATENT
	1	CLAII	<u>45</u>
	2		What is claimed is:
	3	1.	A differential amplifier comprising:
	4		a. a first differential-amplifier stage having:
	5		i. first and second differential input terminals
	6		adapted to receive a differential input signal;
	7		and
	8		ii. first and second differential output terminals;
	9		b. a second differential-amplifier stage having:
	10		i. third and fourth differential input terminals
	11		adapted to receive the differential input
	12		signal;
	13		ii. third and fourth differential output terminals
i uter	14		connected to the first and second differential
	15		output terminals; and
	16		iii. an amplifier-enable terminal; and
	17		c. a programmable memory cell capable of maintaining a
	18		programmed state and a deprogrammed state, the
(II)	19		memory cell having a memory-cell output terminal
(unit)	20		connected to the amplifier-enable terminal;
۹ ۱	21		d. wherein the second differential amplifier stage
1	22		amplifies the input signal when the memory cell is
	23		in the programmed state and does not amplify the
1 111	24		input signal when the memory cell is in the
	25		deprogrammed state.
	26		
	27	2.	The differential amplifier of claim 1, wherein the memory
	28		cell stores a voltage representative of a logic one when
	29		in the programmed state.
	30		
	31	3.	The differential amplifier of claim 1, further comprising
	32		a predriver having:
	33		a. a data input terminal adapted to receive an input
	34		data signal; and

18 \``

		X-784	US	PATENT							
	1 2		b.	first and second complementary output terminals connected to respective ones of the first and secon	ıd						
	3			differential input terminals.							
	4	٨	mha d	ifferential emplifier of alaim 2 wherein the							
	5	4.	The a	The differential amplifier of claim 3, wherein the							
	0		prear	a first tri-state buffer having a first tri-state							
	0		a.	input terminal connected to the data input terminal	1:						
	o a		h	a second tri-state buffer having a second tri-state	e,						
	10		2.	input terminal connected to the data input terminal	1;						
	11		c.	an inverter having an inverter input terminal							
	12			connected to the data input terminal and an inverte	ər						
	13			output terminal connected to the first complementar	ry						
	14			output terminal; and							
ų,	15		d.	a non-inverting delay stage having a delay-stage							
UT UT	16			input terminal connected to the data input terminal	1						
5	17			and a delay-stage output terminal connected to the							
171	18			second complementary output terminal.							
D a	19										
and a second s	20	5.	The d	ifferential amplifier of claim 4, wherein the							
	21		inver	ter exhibits a first signal propagation delay and							
5	22		the n	on-inverting delay stage exhibits a second signal							
	23		propa	gation delay substantially equal to the first signa	al						
	24		propa	gation delay.							
	25	_									
	26	6.	The d	ifferential amplifier of claim 1, further comprisi	ng						
	27		a pro	grammable termination load connected between the							
	28		fırst	and second differential output terminals.							
	29	-	mh a d	lifferential emplifier of claim f wherein the							
	30	1.	tormi	nation load includes a termination-load enable							
	32		termi	nal connected to the memory-cell output terminal.							
	33		CCLINI								
	34	8.	The d	lifferential amplifier of claim 6, further comprisi	ng						

19 X

			x-784	US		· ·	PATENT
					<b>-</b> .	the local second to a bottoo	n the first and
		1		a sec	ond t	ermination load connected betwee	II the first and
		2		secon	id dif	ferential output terminars.	
		3	_			the sublicities of alloim 9 who	roin the second
		4	9.	The d	liffer	ential amplifier of claim 8, whe	Term the second
		5		termi	.natio	n load is programmable.	
		6		_			
		7	10.	An an	pliti	er comprising:	orminalc
		8		a.	tirst	and second differential input t	erminars
		9			adapt	ed to receive first and second c	ompremencary
		10		<b>.</b> .	input	signals;	ior baying.
		11		b.	a fir	st high-side differential ampili	melifier input
		12			1.	a first high-side differential a	difforential
		13				terminal connected to the first	arrierenciar
		14				input terminal;	amplifier input
	51	15			ii.	a second high-side differential	ampillier input
		16				terminal connected to the second	a differenciai
	9.2 3 jané	17				input terminal; and	molificz output
	<b>T</b> 1	18			iii.	a first high-side differential-c	ampillier output
	1 <b>949</b> 17	19				terminal;	an having a
		20		c.	a fir	st low-side differential amplifi	ler naving a
		21			first	low-side differential amplifier	input terminal
	5	22			conne	ected to the first differential i	input terminar
a		23			and a	second high-side differential a	amplifier input
		24			termi	nal connected to the second dif.	Lerencial input
		25		_	termi	nal;	
		26		d.	a del	ay element having:	minal connected
		27			i.	a first delay-element input ter	terminal and a
		28				to the first differential input	terminar and a
		29				first delay-element output term	lnar, the deray
		30				element adapted to provide a de	iapel on the
		31				the first complementary input s	inal, and
		32				tirst delay-element output term	rminal connected
		33			ii.	a second delay-element input te	t torminal and a
•		34				to the second differential inpu	c cerminal and a

20

.)/

		X-784	US PATENT	
	1		second delay-element output terminal, the delay	
	2		element adapted to provide a delayed version of	
	3		the second complementary input signal on the	
	4		second delay-element output terminal;	
	5		e. a second high-side differential amplifier having:	
	6		i. a third high-side differential amplifier input	
	7		terminal connected to the first delay-element	
	8		output terminal;	
	9		ii. a fourth high-side differential amplifier input	
	10		terminal connected to the second delay-element	
	11		output terminal; and	
	12		iii. a second high-side differential-amplifier	
	13		output terminal connected to the first high-	
(Kata)	14		side differential-amplifier output terminal;	
	15		and	
177 1 M	16		f. a second low-side differential amplifier having:	
	17		i. a third low-side differential amplifier input	
anda Maria	18		terminal connected to the first delay-element	
Ţ)	19		output terminal;	
3) 1994 1995	20		ii. a fourth low-side differential amplifier input	
j j	21		terminal connected to the second delay-element	
UN UN	22		output terminal; and	
1 380 1 280 1 280 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	23		iii. a second low-side differential-amplifier output	-
ก็ <sub>สมาส</sub> ติ	24		terminal connected to the first low-side	
	25		differential-amplifier output terminal.	
	26			
	27	11.	The amplifier of claim 10, further comprising a	
	28		termination load connected between the first high-side	
	29		and first low-side differential-amplifier output	
	30		terminals.	
	31			
	32	12.	The amplifier of claim 11, further comprising a	
	33		programmable memory cell capable of maintaining a	
	34		programmed state and a deprogrammed state, the memory	

21 J

PATENT X-784 US cell having a memory-cell output terminal connected to 1 the termination load. 2 3 The amplifier of claim 10, further comprising a second 13. 4 delay element having: 5 a third delay-element input terminal connected to 6 a. the first delay-element output terminal of the 7 first-mentioned delay element; 8 a fourth delay-element input terminal connected to 9 b. the second delay-element output terminal of the 10 first-mentioned delay element; 11 a third delay-element output terminal; and с. 12 a fourth delay-element output terminal. 13 d. 口 14 The amplifier of claim 13, further comprising a third 1 15 14. () low-side differential amplifier and a third high-side UT 16 differential amplifier, each having a pair of input 17 in the terminals connected to respective ones of the third and **j** 18 forth delay-element output terminals. 19 20 **STR** The amplifier of claim, 13, wherein the third low-side 21 15. differential amplifier includes a third low-side 22 differential-amplifier output terminal connected to the 23 first low-side differential-amplifier output terminal, 24 and wherein the third high-side differential amplifier 25 includes a third high-side differential-amplifier output 26 terminal connected to the first high-side differential-27 amplifier output terminal. 28 29 The amplifier of claim 10, wherein the first high-side 30 16. differential amplifier comprises: 31 an input transistor having a control terminal а. 32 connected to the first high-side differential-33 amplifier input terminal, a first input-transistor 34

22 Th

Huawei v. FISI Exhibit No. 1027 - 30/242

		X-784	US PATENT
	1		current-handling terminal connected to the first
	2		high-side differential-amplifier output terminal,
	3		and a second input-transistor current-handling
	4		terminal; and
	5		b. a load transistor having a control terminal
	6		connected to a bias voltage, a first load-transistor
	7		current-handling terminal connected to a power
	8		terminal, and a second load-transistor current-
	9		handling terminal connected to the second input-
	10		transistor current-handling terminal.
	11		
	12	17.	The amplifier of claim 16, further comprising a
	13		programmable bias generator adapted to provide the bias
-	14		voltage on a bias-generator output terminal connected to
	15		the control terminal of the load transistor.
ፓገ ሀኸ	16		
J.	17	18.	The amplifier of claim 16, wherein the first high-side
<u> </u>	18		differential amplifier further comprises:
ŢĴ	19		a. a second input transistor having a second control
n Jene Jene	20		terminal connected to the second high-side
<u>n</u>	21		differential-amplifier input terminal, a first
	22		input-transistor current-handling terminal connected
1227 1727 1727	23		to the first high-side differential-amplifier output
f eser	24		terminal, and a second input-transistor current-
	25		handling terminal; and
	26		b. a second load transistor having a control terminal
	27		connected to a second bias voltage, a first load-
	28		transistor current-handling terminal connected to a
	29		second power terminal, and a second load-transistor
	30		current-handling terminal connected to the second
	31		input-transistor current-handling terminal.
	32		
	33	19.	The amplifier of claim 18, further comprising a
	34		programmable bias generator adapted to provide the first-

23 13Ú

		X-784	US PATENT	
	1		mentioned bigg weltage on a first bias-generator output	
	1 2		terminal and the second hias voltage on a second hias-	
	2		concretor output terminal	
	2		generator output terminar.	
	4 5	20	A programmable logic device comprising.	
	5	20.	a prodrivor baving:	
	0 7		a. a preditiver maving.	
	, 0		input data signal, and	
	0		ii complementary first and second predriver output	
	9 10		terminals.	
	11		b first and second input/output pins adapted to convey	
	10		signals from the programmable logic device:	
	12		a first programmable output block including a first	
.: 2282.	14		differential amplifier, the first differential	
i. C	15		amplifier having a first differential-amplifier	
	16		input terminal connected to the first predriver	
	17		output terminal, a second differential-amplifier	
∮≖≛ ंभभ	18		input terminal connected to the second predriver	
12	19		output terminal, and a first differential-amplifier	
g i Fanten j	20		output terminal connected to the first input/output	
i Ci	21		pin; and	
	22		d. a second programmable output block including a	
	23		second differential amplifier, the second	
f <sub>acent</sub> e	24		differential amplifier having a third differential-	
	25		amplifier input terminal connected to the first	
	26		predriver output terminal and a fourth differential-	
	27		amplifier input terminal connected to the second	
	28		predriver output terminal, and a second	
	29		differential-amplifier output terminal connected to	
	30		the second input/output pin.	
	31			
	32	21.	The programmable logic device of claim 20, wherein the	
	33		first pin is adjacent the second pin.	
	34			

	X-784	US		PATENT
1	22.	The p	programmable logic device of claim 20, furth	ler
2		compi	cising:	
3		a.	an enable terminal connected to at least or	ne of the
4			predriver and the first and second programm	nable
5			output blocks; and	
6		b.	a programmable memory cell connected to the	e enable
7			terminal.	
8				
9	23.	The p	programmable logic device of claim 20, furth	ner
10		compr	rising a termination load connected between	the first
11		and s	second input/output pins.	

r

25 දුරු

		X-784 US PATENT
	1	CIRCUIT FOR PRODUCING LOW-VOLTAGE DIFFERENTIAL SIGNALS
	2	Atul V. Ghia
	3	Suresh M. Menon
	4	David P. Schultz
	5	
	6	ABSTRACT OF THE DISCLOSURE
	7	Described are systems for producing differential logic
	8	signals. These systems can be adapted for use with different
	9	loads by programming one or more programmable elements. One
	10	embodiment includes a series of driver stages, the outputs of
	11	which are connected to one another. The driver stages turn on
	12	successively to provide increasingly powerful differential
	13	amplification. This progressive increase in amplification
105	14	produces a corresponding progressive decrease in output
1	15	resistance, which reduces the noise associated with signal
UN UN	16	reflection. The systems can be incorporated into programmable
5	17	IOBs to enable PLDs to provide differential output signals.
131		
١D «		
1000		

26

•

Docket No

X-784 US

## DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) that is disclosed and/or claimed and for which a patent is solicited by way of the application entitled

CIRCUIT FOR PRODUCING LOW-VOLTAGE DIFFERENTIAL SIGNALS which (check)

[X]	is attached hereto.	
[]	and is amended by the Preliminary Amendm	ent attached hereto.
[]	was filed onas	Application Serial No

[ ] and was amended on \_\_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified application, including the claims, including portions amended by any amendment referred to above.

Lizcknowledge the duty to disclose information which is material to the examination of this application imaccordance with Title 37, Code of Federal Regulations, § 1.56(a).

Thereby claim foreign priority benefits under title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application of which priority is claimed:

REC	or Foreign Application(s)			Priority C	Claimed
1200 1200 21				Yes	No
	(Number)	(Country)	(Day/Month/Year Filed)	•	
				Yes	No
	(Number)	(Country)	(Day/Month/Year Filed)	•	
1 m					

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below

(Application Number(s))

(Filing Date (MM/DD/YYYY))

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as any subject matter of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application(s) and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)

#### Docket No

X-784 US

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected herewith:

Keith A. Chanroo (36,480), Edel M. Young (32,451), and Lois D. Cartier (40,941) all located at Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, and Arthur J. Behiel (39,603) located at the Law Office of Arthur Joseph Behiel, 7041 Koll Center Parkway, Suite 280, Pleasanton, California 94566.

Address all telephone calls to:	Edel M. Young	at Telephone No.	(408) 879- 4969
Address all correspondence to:	Edel M. Young Xilinx, Inc. 2100 Logic Drive San Jose, Californi	a 95124	

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18, United States Code, § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor Atul V. Ghia	·
Inventor's signature Atul V. Ghra	_Date
Residence5573 Ora Street, San Jose, California 95129	Citizenship United States
Post Office Address 5573 Ora Street, San Jose, California 95129	
Full name second inventor Suresh M. Menon	
Inventor's signature Auch M. Men	Date 9/1/00
Residence 1574 Parrot Avenue, Sunnyvale, California 94087	_ Citizenship United States
Post Office Address1574 Parrot Avenue, Sunnyvale, California	94087
i tarri Turri Turri	
Full name third inventor Pavid P Schulez	
Inventor's signature	_ Date9/1/00
Residence 1762 Mirassou Place, San Jose, California 95124	Citizenship United States
Post Office Address 1762 Mirassou Place, San Jose, California 9	5124
Full name fourth inventorN/A	
	Dete
Inventor's signature	_ Date
Residence	Citizenship
Post Office Address	

EMY:mom


Huawei v. FISI Exhibit No. 1027 - 37/242



FIG. 4

2/10



FIG. 5A

. .

415



FIG. 5B

X-784

410 vcco PBIAS --550 -556 558<sup>.</sup> PCOM -TX\_A -554 DX/ – NCOM -<u>544</u> X\_DS --|[ M=2 vcco -|\_\_ M=2 <u>548</u> PBIAS PCOM DX/ TX\_B DX NCOM <u>546</u>



Huawei v. FISI Exhibit No. 1027 - 41/242



FIG. 6

•



FIG. 7A

.





X-784







OVERENE ROCEDO





FIG. 1 (PRIOR ART)



FIG. 2 (PRIOR ART)



PRINT OF DRAWINGS AS ORIGINALLY FILED



 And a second se Second sec

400









FIG. 4





FIG. 5A



Huawei v. FISI Exhibit No. 1027 - 49/242

PRINT OF DRAWINGS AS ORIGINALLY FILED

> 8

CORRELACE Decred



4/10

FIG. 5B



Huawei v. FISI Exhibit No. 1027 - 50/242

PRINT OF DRAWINGS AS ORIGINALLY FILED



5/10

FIG. 5C



Huawei v. FISI Exhibit No. 1027 - 51/242









Huawei v. FISI Exhibit No. 1027 - 52/242







Huawei v. FISI Exhibit No. 1027 - 53/242

PRINT OF DRAWINGS

)



8/10



Huawei v. FISI Exhibit No. 1027 - 54/242

PRINT OF DRAWINGS AS ORIGINALLY FILED

9/10



Huawei v. FISI Exhibit No. 1027 - 55/242

X

PRINT OF DRAWINGS >



1

Substitute for form 1449A/PTO					Complete if Known		<u> </u>					
					Application	Numb	er	Not Yet Known September 05, 2000				
					Filing Dat	e				7		
S	AI	EMENT	ΒΥ ΑΡ	PLICANT	•	First Name	ed Inve	ntor	Atul V. Ghia		-	
	(ue	e as many che	ete an noor	an a		Group Art I	Jnit		Not	Yet Kno	own	50
Shoot	1					Examiner N	ame		Not	Yet Kno	own	0
Sheet		1	01	2		Attorney D	ocket N	lumber	X-78	4 US	/	
				U.S. P		NT DOCUM	IENTS					
Everniner	Cite	U.S. Patent	Document	Name of Pate	nteo	or Applicant	Date of	Publication	n of	Page	s, Columns, Lines.	A REFERENCE OF
Initials *	No.'	Number	Kind Code (if known)	of Cited	Doc	ument	Cited MM-	Documen DD-YYYY	t	W Pass F	/here Relevant sages or Relevant igures Appear	
pc		5,958,02	26 🕴	Goetting et	al.		09	9-28-99				
										+		
	٢											
		<u></u>										
	_								_			
									+			
		*										
				FOREIGN	N PA	TENT DOC	UMEN	ITS				
xaminer	Cite	Foreign	Patent Doc	ument Na	me of	Patentee or A	pplicant	Date of Pul	blicati	on of P	ages, Columns, Lines,	
nitials *	No.'	Office <sup>3</sup> Nu	mber *	Kind Code <sup>6</sup> (if known)	of	Cited Docume	nt	MM-DD	ocume -YYY	Y	Passages or Relevant Figures Appear	Τ 6
												+
						<u>, a c</u>						
								r				+
						/						
												+
						_/						

.

<sup>•</sup>EXAMINER: Initial if reference considered, whether of not citation is in conformance with MPEP 609. Draw line through citation if not in conform and not considered. Include copy of this form with next communication to applicant. <sup>•</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>6</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plu Under the Pa	s sign (+) inside this box perwork Reduction Act of 1995, no persons are requirec	ہ Patent and Traden to respond to a collection of informati	PTO/SB/08 red for use through 10/31/99. OMB 0 ren. Office: U.S. DEPARTMENT OF COM on unless it contains a valid OMB control	A (10-96) 651-0031 /MERCE number.		
Substitute for	form 1449A/PTO	Complete if Known				
		Application Number Not Yet Known				
INFO	RMATION DISCLOSURE	Filing Date				
STAT	EMENT BY APPLICANT	First Named Inventor	Atul V. Ghia			
		Group Art Unit Not Yet Known				
(L	ise as many sheets as necessary)	Examiner Name	-th			
Sheet	2 of 2	Attorney Docket Number	X-784 US 0916	,59 "		
	OTHER PRIOR ART NON PA	TENT LITERATURE DOCUM	IENTS			
Examiner Cite Initials * No <sup>-1</sup>	Include name of the author (in CAPITAL L item (book, magazine, journal, serial, sympo publisher, city a	ETTERS), title of the article (whe sium, catalog, etc.), date, page(s and/or country where published.	n appropriate), title of the ), volume-issue number(s),	Τ²		
DC	Electrical Characteristics of Low Volt TIA/EIA-644, March 1996	age Differential Signaling (	(LVDS) Interface Circuits,"			
<i>p</i> i	Jon Brunetti and Brian Von Herzen, " (Version 1.0) 09/23/99	Multi-Drop LVDS with Vi	rtex-E FPGAs," XAPP231			
QC	Application Report "LVDS Multidrop 1999	• Connections" published l	by Texas Instruments, July			
	······································					
			•			
				+		
Examiner Signature	Dand Char,	Date Considere	d 8/30/01			

\*EXAMINER: Initial if reference considered, whether or not oriation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 'Unique citation designation number. <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.



# United States Patent [19]

Goetting et al.

### INPUT/OUTPUT BUFFER SUPPORTING [54] MULTIPLE I/O STANDARDS

- [75] Inventors: F. Erich Goetting; Scott O. Frake, both of Cupertino; Venu M. Kondapalli, San Jose, all of Calif.
- [73] Assignee: Xilinx, Inc., San Jose, Calif.
- [21] Appl. No.: 08/837,022
- [22] Filed: Apr. 11, 1997
- [51] Int. CL<sup>6</sup> G06F 13/00 **710/52**; 710/1; 710/57; 710/58 U.S. Cl. [52]
- [58] Field of Search 326/39; 395/250, 872, 873, 874, 875, 876, 877, 878, 855, 866, 867, 851

#### [56] **References** Cited

### U.S. PATENT DOCUMENTS

Re. 34.808	12/1994	Hsieh
4,631,686	12/1986	Ikawa et al
4.821,185	4/1989	Esposito
4,853,560	8/1989	Iwamura et al 307/296.1
4,860,244	8/1989	Bruckert et al
4.929,852	5/1990	Bae
5,005,173	4/1991	Martin
5.075,885	12/1991	Smith et al
5,155,392	10/1992	Nogle
5,237,661	8/1993	Kawamura et al 395/250
5,298,807	3/1994	Salmon et al
5,300,835	4/1994	Assar et al 307/475
5.338,983	8/1994	Agarwala 307/465
5.352.942	10/1994	Tanaka et al
5 304 034	2/1005	Becker et al 326/30

### FOREIGN PATENT DOCUMENTS

0482658A2	4/1992	European Pat. C
0575124A2	12/1993	European Pat. O
6-053827	3/1986	Japan .
02146815	6/1990	Japan .
03117020	5/1991	Japan .
04158627	6/1992	Japan .
07142983	6/1995	Japan .

# US005958026A

5,958,026 Patent Number: [11] **Date of Patent:** Sep. 28, 1999 [45]

### OTHER PUBLICATIONS

Vij, Sandeep, "Stepping down the FPGA voltage staircase," Vij, Santeep, Stepping down the PPGA voltage startcase, Computer Design Supplement, Feb. 1997, pp. 15–16. Altera Corporation Data Sheet "Flex 10K Embedded Pro-grammable Logic Family", Jun., 1996, Version 2, pp. 31, 54–59, available from Altera Corporation,2610 Orchard Parkway, San Jose, CA 95134–2020. Intel Corporation Data Sheet "Pentium Pro Processor at 150 Units of Colling 100 Miles" New 1005

MHz, 166MHz, 180 MHz and 200 MHz", Nov. 1995, pp. 46–50, available from Intel Corporation, 2200 Mission College Blvd., Santa Clara CA 95052–8119. Weste, N. and Eshraghian, K. "Principles of CMOS VLSI

Design—A Systems Perspective", Second Edition, Addison–Wesley, 1993, pp 84–86. Wilson, Ron, "Xilinx Speeds Submicron–Process Ramp",

EE Times, Feb. 3, 1997.

(List continued on next page.)

Primary Examiner-Hassan Kizou

Assistant Examiner-Rijue Mai Attorney, Agent, or Firm-Lois D. Cartier

### ABSTRACT [57]

The invention comprises a configurable input/output buffer for an FPGA that can be configured to comply with any of two or more different I/O standards. Factors such as output drive strength, receiver type, output driver type, and output signal slew rate are configurably controlled. In some embodiments, the input power supply and the output power supply can be different from the core voltage supply. In one embodiment, two or more differential amplifiers in the same configurable input buffer use different input reference volt-ages. According to a second aspect of the invention, the I/O pad are configurably connected to the input reference voltage line. According to a third aspect of the invention, the reference input of an I/O is configurably connected to any of two or more input of an I/O is comparably connected to any of two or more input reference voltage lines. According to another aspect of the invention, a single input reference voltage or a single output voltage supply is applied to each Input/Output Block (IOB), with IOBs grouped into sets. Each set of IOBs has a separate input reference voltage and/or a separate output voltage supply.

### 16 Claims, 9 Drawing Sheets



# **5,958,026** Page 2

## U.S. PATENT DOCUMENTS

5,444,392	8/1995	Sommer et al 326/31
5,448,198	9/1995	Toyoshima et al 327/530
5,521,530	5/1996	Yao et al 326/80
5,550,839	8/1996	Buch et al 371/22.1
5,606,275	2/1997	Farhang et al 327/108
5,629,636	5/1997	Ahrens 326/39
5,774,100	6/1998	Aoki et al 345/87
5,777,488	7/1998	Dryer et al 326/37
5,793,222	8/1998	Nakase 326/86
5,801,548	9/1998	Lee et al 326/86

5,862,390	1/1999	Ranjia 395/750.01
5,880,602	3/1999	Kaminaga et al 326/81

## OTHER PUBLICATIONS

Altera Press Release dated Monday, Apr. 7, 1997 entitled "Altera Supports Mixed-Voltage Systems with New Multi-volt Interface".

The Programmable Logic Data Book, available from Xilinx, Inc., 2100 Logic Drive, San Jose, Ca 95124, 1996, pp 4–292 through 4–293.



FIG. 1



(Prior Art)

OUT	EN	UPB	DN
0	0	1	0
0	1	1	1
1	0	1	0
1	1	0	0

FIG. 2A (Prior Art)

















**FIG.** 7



**FIG.** 8







FIG. 9A



FIG. 10



FIG. 11

## INPUT/OUTPUT BUFFER SUPPORTING MULTIPLE I/O STANDARDS

### CROSS-REFERENCE TO RELATED APPLICATIONS

This application is related to commonly assigned, currently-filed U.S. patent application Ser. No. 08/837,023, now U.S. Pat. No. 5,877,632, [docket X-344 US] invented by F. Erich Goetting, Scott O. Frake, Venu M. Kondapalli, and Steven P. Young entitled "FPGA WITH A PLURALITY OF I/O VOLTAGE LEVELS", which is incorporated herein by reference.

### BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to Field Programmable Gate Arrays (FPGAs). More particularly, the invention relates to a configurable input/output (I/O) buffer for an FPGA.

2. Description of the Background Art

Existing I/O structures for integrated circuits (ICs) are typically designed to function according to a specific I/O standard. There are several different I/O standards in use, and new standards are often introduced. These I/O standards typically include such factors as output drive strength, receiver type, output driver type, and output signal slew rate. One such I/O standard is the GTL+ standard, described in pages 46 through 50 of the Pentium Pro Processor data sheet entitled "PENTIUM PRO PROCESSOR AT 150 MHz, 166 MHz, 180 MHz and 200 Mhz", published November 1995 and available from Intel Corporation, 2200 Mission College Blvd., Santa Clara, Calif. 95052-8119, which are incorporated herein by reference. ("Pentium" is a registered trademark owned by Intel Corporation.)

A typical Input/Output Block (IOB) in an FPGA supports <sup>35</sup> only one I/O standard. However, FPGAs are often used to implement "glue logic" (logic used to interface between two or more standard circuits) and therefore often interface with multiple ICs. It would be desirable for an FPGA to be able to interface with ICs that follow two or more different I/O <sup>40</sup> standards.

Additionally, existing I/O structures are typically designed to function at a specific supply voltage. For example, for many years, the majority of commercially available ICs were designed to function at a supply voltage of 5 Volts. However, as the typical gate length decreases throughout the IC industry, the typical supply voltage used in FPGAs and other ICs is decreasing. Many ICs are now available that function at 3.3 Volts, and voltages of 2.5 Volts and below are commonly discussed. Therefore, it would be desirable for an FPGA to be able to interface with different ICs that function at two or more different supply voltages.

It is known in FPGA design to use one voltage for driving outputs and a different voltage in the interior (core) of the FPGA. One FPGA having a separate output voltage supply 55 is the FLEX 10K<sup>TM</sup> FPGA from Altera Corporation, as disclosed on pages 54 to 59 of the "FLEX 10K Embedded Programmable Logic Family Data Sheet" from the Altera Digital Library 1996, available from Altera Corporation, 2610 Orchard Parkway, San Jose, Calif. 95134-2020, which 60 are incorporated herein by reference. ("FLEX 10K" is a trademark of Altera Corporation.) In the FLEX 10K device, output voltage supply pins are provided that can be connected as a group to only one output supply voltage, either a 3.3-Volt or a 5-Volt power supply. Known FPGAs there-65 fore typically provide for a single output supply voltage, which applies to all configurable I/O buffers on the FPGA.

Output slew rate is also programmable in known FPGAs including the XC3000 family of devices from Xilinx, Inc., as described on pages 4-292 through 4-293 of the Xilinx 1996 Data Book entitled "The Programmable Logic Data Book", available from Xilinx, Inc., 2100 Logic Drive, San Jose, Calif. 95124, which are incorporated herein by reference. (Xilinx, Inc., owner of the copyright, has no objection to copying these and other pages referenced herein but otherwise reserves all copyright rights whatsoever.) However, in such FPGAs, factors such as output drive strength, receiver type, and output driver type are not known to be configurable to meet a particular I/O standard.

Some I/O standards require that an input reference voltage be supplied. An input voltage above the input reference 15 voltage is interpreted as a "high" voltage level; an input voltage below the input reference voltage is interpreted as a "low" voltage level. Therefore, the input reference voltage establishes a "trip point" for interpreting input signals. As far as is known, no FPGA allows a user to supply an input 20 reference voltage.

### SUMMARY OF THE INVENTION

To fully understand the invention, it is first necessary to define the several voltage levels involved in input/output buffers according to the several aspects of the invention. The "core voltage", VCCC, is the supply voltage used for the interior (non-I/O) part of the FPGA. (In one embodiment, VCCC is also used as the supply voltage for the pulldown logic in the pre-driver and output buffer.) The "input supply voltage", VCCI, is the supply voltage used for the input buffer. The "output supply voltage", VCCO, is the supply voltage used for the pullup logic in the output buffer. The terms VCCC, VCCI, and VCCO are also used to designate the power supplies supplying the corresponding voltages. Two or more of these voltages may be connected to each other; in one embodiment VCCC and VCCI are connected together and VCCO is separate. The input reference voltage required by some I/O standards is referenced herein as VREF.

A first aspect of the invention comprises a configurable input/output buffer for an FPGA that can be configured to comply with any of two or more different I/O standards. In one embodiment of the invention, input signals can be supplied to the FPGA at a voltage level with a specified switching point, where the specified switching point (the input reference voltage) is externally supplied to the FPGA. Other factors that vary from one I/O standard to another are also configurable.

One input/output buffer according to the invention comprises two configurable buffers, an input buffer and an output buffer. The two buffers may be separately or collectively configurable. In some embodiments, only the input buffer, or only the output buffer, is configurable.

In one embodiment, the input buffer can be configured to select a particular I/O standard. The input standard is selected by configuring an input multiplexer that selects between three input paths from the pad to an input signal line: 1) a Schmitt trigger such as is commonly used in FPGAs; 2) a differential amplifier for low input reference voltages (voltages below about 0.7 Volts); and 3) a differential amplifier for high input reference voltages (voltages above about 0.7 Volts). A standard input buffer can be used instead of a Schmitt trigger. The input reference voltage for the differential amplifier is dependent on the I/O standard and is supplied by the user. In one embodiment, two or more differential amplifiers in the same configurable input buffer use different input reference voltages.

25

30

In one embodiment, the output buffer can be configured to select a particular I/O standard. The I/O standard is selected by providing a series of pullups (pullup devices) and pulldowns (pulldown devices) on the output pad line (a signal line connected to the I/O pad), and by connecting the appropriate supply voltage to the output supply voltage (VCCO) pads. One or more pullups and pulldowns are enabled or disabled by configuration logic, such that the resulting total pullup and pulldown transistor widths correspond to the values needed to implement a particular I/O standard. According to the invention, for any particular signal is set by the user by connecting the output voltage power supply to the desired voltage level.

3

According to a second aspect of the invention, the I/O pad <sup>15</sup> line is configurably connected to the input reference voltage line driving the input reference voltage input port (hereinafter referred to as the "reference input") in the IOB. Therefore, an I/O pad can be used to supply the input reference voltage. 20

According to a third aspect of the invention, the reference input of an IOB is configurably connected in the IOB to any of two or more available input reference voltages. Alternatively, the output voltage supply of an IOB is configurably connected in the IOB to any of two or more available output supply voltages.

According to a fourth aspect of the invention, a single input reference voltage is applied to each IOB, with the IOBs grouped into sets. Each set of IOBs has a separate input reference voltage. In one embodiment, each input reference voltage is applied to the IOBs on one half-edge of the FPGA die. Therefore, on a rectangular die, eight separate input reference voltages are applied. These input reference voltages can be connected together outside the FPGA package, or within the FPGA package by leads or other means, or configurably connected within the FPGA.

According to a fifth aspect of the invention, the IOBs are grouped into sets and each set of IOBs has a separate output voltage supply. In one embodiment, each output voltage supply is applied to the IOBs on one half-edge of the FPGA die. Therefore, on a rectangular die, eight separate output voltage supplies are applied to eight sets of IOBS. In one embodiment, input reference voltages and output voltage supplies are each applied to one half-edge of an FPGA die. Therefore, in this embodiment eight separate input reference voltages and eight separate output voltage supplies are applied to eight separate output voltage supplies are applied to eight sets of IOBs.

### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows a schematic representation of an input/ output buffer according to a first aspect of the invention. FIG. 2 shows a schematic representation of a prior art

FIG. 2. Shows a schematic representation of a prior art pre-driver that can be used in the embodiment of FIG. 1. FIG. 2A shows a state table for the prior art pre-driver of FIG. 2.

FIG. 3 shows a detailed schematic representation of the input buffer portion of FIG. 1.  $_{60}$ 

FIG. 4 shows a schematic representation of a Schmitt trigger in the input buffer of FIG. 3.

FIG. 5 shows a schematic representation of an NMOS differential amplifier in the input buffer of FIG. 3. (An NMOS differential amplifier is a differential amplifier wherein the input and VREF are connected to N-channel transistors.)

FIG. 6 shows a schematic representation of a PMOS differential amplifier in the input buffer of FIG. 3. (A PMOS differential amplifier is a differential amplifier wherein the input and VREF are connected to P-channel transistors.)

FIG. 7 shows a configurable input buffer according to another embodiment of the invention in which two differential amplifiers in the same configurable input buffer use different input reference voltages.

FIG. 8 shows an FPGA IOB in which the I/O pad is configurably connected to the input reference voltage line according to a second aspect of the invention.

FIG. 9 shows an IOB in which the reference input is configurably connected to either of two available input reference voltage lines in accordance with a third aspect of the invention.

FIG. 9A shows a structure for configurably using either of two output voltage supplies in a single IOB.

FIG. 10 shows an IOB in which the reference input is configurably connected to either of two available input reference voltages, and the I/O pad is configurably connected to either of two available input reference voltage lines.

FIG. 11 shows a simplified drawing of an FPGA I/O pad ring with eight separate input reference voltages and eight separate output voltage supplies.

### DETAILED DESCRIPTION OF THE DRAWINGS

Several embodiments of the invention are described. In the following description, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. However, it will be apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known features have not been described in detail in order not to unnecessarily obscure the present invention. First Aspect of the Invention

FIG. 1 shows an input/output buffer according to a first aspect of the invention. The input/output buffer of FIG. 1 comprises: 1) pre-driver 196, driven by output signal line OUT and enable signal EN and driving signal lines UPB and DN; 2) output buffer 198, driven by signal lines UPB and DN and driving pad line 197; 3) pad 180 coupled to pad line 197; and 4) input buffer 199, driven by pad line 197 and driving input signal line IN. In output buffer 198, signal line UPB drives 2-input

In output buffer 198, signal line UPB drives 2-input AND-gate 118, which drives PMOS pullup 108 connected to pad line 197. (AND-gate 118 may be implemented as a NAND-gate followed by an inverter.) The second input to AND-gate 118 is a configuration bit in configuration memory cell 128. (Configuration memory cells are represented in the figures herein by a box containing an "x".) Memory cell 128 can therefore be used to disable pullup 108 when an open-drain output is required. Signal line UPB further drives inverter 133 which generates active-high pullup signal PUP. Signal line DN directly drives NMOS pulldown 109 connected to pad line 197, and further drives inverter 134 which generates active-low pulldown signal PDNB. In one embodiment, inverters 133, 134 are designed to function as delay elements, ensuring that pullup 108 and pulldown 109 become active before any other pullups or pulldowns in output buffer 198, thereby reducing ground bounce.

Output buffer 198 further comprises four pullups 100, 101, 102, 103. In the embodiment of FIG. 1, pullups 100, 101, 102, 103, 108 are implemented as PMOS transistors, but NMOS transistors or resistors can be used. In this
embodiment, each pullup 100, 101, 102, 103 is driven by a 2-input NAND-gate, 110, 111, 112, 113, respectively. Each NAND-gate 110, 111, 112, 113 is enabled or disabled by a configuration bit in one of configuration memory cells 120, 121, 122, 123, respectively. In this embodiment, when a configuration bit in one of configuration memory cells 120, 121, 122, 123, 128 is at a high voltage level, the corresponding pullup is enabled, and pad line 197 is pulled high whenever pullup signal PUP goes high. Using the configuration bits in configuration memory cells 120, 121, 122, 121, 122, and 123, one, two, three, or four pullups

5

are configurably enabled. (However, a configurably enabled pullup does not become active until pullup signal PUP goes high.) When a different I/O standard is needed, the number of enabled pullups can be changed. A ratio of 1:2:4:8 in pullup widths is found to give a wide range of output drive capabilities, allowing the formation of total configurable pullup widths of 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, and 15 times the width of the narrowest pullup. This total configurable pullup width (made up of those of pullups 100, 101, 102, 103 which are configurably enabled) is then added to the width of pullup 108 to make the total pullup width. Different types of configuration logic for enabling and disabling the pullups can be used, such as a separate configurable enabling gate in series with each pullup. Different numbers of pullups or pullups of different widths can be provided. The slew rate of a rising-edge output signal can be controlled by controlling the rate at which each pullup turns on, for example by giving each controlling NAND gate or other circuit a different rise or fall time, or by inserting delay elements into pullup signal PUP so that the different pullups become active at different times. These and other modifications fall within the scope of the invention

Output buffer 198 further comprises four pulldowns 104, 105, 106, 107 (in addition to pulldown 109) that can pull pad 35 line 197 to ground voltage level GND. Pulldowns 104, 105, 106, 107 are controlled in this embodiment by 2-input NOR-gates 114, 115, 116, 117, respectively. Each NOR-gate 114, 115, 116, 117 is enabled or disabled by a configuration bit in one of configuration memory cells 124, 125, 126, 127, 40 respectively. In this embodiment, when a configuration bit in one of configuration memory cells 124, 125, 126, 127 is at a low voltage level, the corresponding pulldown is enabled. As with the configurable pullups, many modifications can be applied to the configurable pullowns and these modifications fall within the scope of the invention.

In this embodiment, all logic on the pullup side of output buffer 198 (comprising pullups 100, 101, 102, 103, 108, NAND-gates 110, 111, 112, 113, AND-gate 118, and inverter 133) uses output voltage supply VCCO as the positive voltage supply. All logic on the pulldown side of output buffer 198 (comprising NOR-gates 114, 115, 116, 117 and inverter 134) uses the core supply voltage VCCC (connections to VCCC not shown in FIG. 1) as the positive voltage supply.

In one embodiment, device sizes in output buffer **198** are as follows. A single number indicates a device width in microns, and two numbers formatted as "p/n" indicate gate widths in microns of P-channel and N-channel devices, respectively, in a logic gate. All gate lengths are 0.25 60 microns except as otherwise noted, in which case they are given in microns. The term "N-channel" denotes an N-channel transistor. The term "P-channel" denotes a P-channel transistor.

Pullup **100**: 40 Pulldown **104**: 40 Pullup 108: 40 Pullup 101: 80 Pulldown 105: 80 Pulldown 109: 40 Pullup 102: 160 Pulludown 106: 160 Inverter 133: 8/4 (gate length 0.5) Pullup 103: 320 Pulldown 107: 320 Inverter 134: 8/4 (gate length 0.5) NAND-gate 110: 4/4 NOR-gate 114: 4/4 NAND-gate 115: 8/8 NOR-gate 115: 8/8 NAND-gate 115: 8/8 NAND-gate 116: 16/16 NAND-gate 113: 32/32 NOR-gate 117: 32/32

FIG. 1 also shows a simplified schematic drawing of configurable input buffer 199. Input buffer 199 comprises input multiplexer 160, which is configured by configuration bits in configuration memory cells 171, 172 to select the input path compatible with the desired I/O standard. Multiplexer 160 passes the signal from the selected input path to input signal line IN. Input multiplexer 160 has three inputs. One input to multiplexer 160 is supplied by Schmitt trigger 150. (Schmitt triggers are well known to persons of ordinary in the art of input buffer design.) When enabled, Schmitt trigger 150 passes on the signal on pad line 197. A second input to input multiplexer 160 is supplied by differential amplifier 140, which in one embodiment is an NMOS differential amplifier that compares the voltage level on pad line 197 to the input reference voltage on reference input VREF. If the voltage level on pad line 197 is higher than the input reference voltage on reference input VREF, the output of NMOS differential amplifier 140 is high; otherwise it is low. NMOS differential amplifier 140 only functions correctly when the input reference voltage on reference input VREF is above about 0.7 Volts. Therefore, in one embodiment NMOS differential amplifier 140 is only configured as active when following I/O standards that specify an input reference voltage above about 0.7 Volts. A third input to input multiplexer 160 is supplied by differential amplifier 141, which in one embodiment is a PMOS differential amplifier. In one embodiment, PMOS differential amplifier 141 is only configured as active when following I/O standards that specify an input reference voltage below about 0.7 Volts. In one embodiment, the configuration logic disables the unused Schmitt trigger and/or differential amplifier(s), to reduce power consumption. However, this capability is not an essential part of the input/output buffer of the invention. The input reference voltage on reference input VREF is dependent on the I/O standard and is supplied by the user. In this embodiment, input buffer **199** uses input supply voltage VCCI (not shown in FIG. 1) as the positive voltage

supply. In one embodiment of the invention, each input/output buffer is separately configurable. However, two or more input/output buffers can be grouped such that they are controlled by the same configuration bits. In another embodiment of the invention, only a configurable input buffer may be provided. In yet another embodiment of the invention, only a configurable output buffer may be provided

FIG. 2 shows prior art pre-driver 196 well-known in the art of output buffer design. Active-high enable signal EN is

10

inverted by inverter **201** to generate active-low enable signal ENB. Active-high enable signal EN and output signal line OUT drive **2**-input NAND-gate **202**, which generates signal line OUT drive **2**-input NOR-gate **203**, which generates signal line DN. A state-table for input signals OUT, EN and output signals UPB, DN is shown in FIG. **2A**. From FIG. **2A**, it is seen that pullups **100**, **101**, **102**, **103**, **108** will only be activated (i.e., signal line UPB will only be low) when both output signal line OUT and enable signal EN are high. Configurable pulldowns **104**, **105**, **106**, **107** will only be activated (i.e., signal line DN will only be high) when output signal line OUT is low and enable signal EN is high. In this embodiment, all logic on the pullup side of

7

In this embodiment, all logic on the pullup side of pre-driver **196** (comprising NAND-gate **202**) uses output 15 voltage supply VCCO (not shown in FIG. **2**) as the positive voltage supply. All logic on the pulldown side of pre-driver **196** (comprising NOR-gate **203** and inverter **201**) uses the core supply voltage VCCC (not shown in FIG. **2**) as the positive voltage supply. 20

FIG. 3 shows a more detailed schematic of input buffer 199 of FIG. 1. In this embodiment, multiplexer 160 of FIG. 1 is implemented as three transmission gates 360, 361 and 362, each comprising one N-channel transistor and one P-channel transistor. Transmission gate 362, which configurably passes the output of NMOS differential amplifier 340 to input signal line IN, is enabled by a configuration bit in configuration memory cell 172 and its complement signal on line 380 generated by inverter 375. Transmission gate 361, which configurably passes the output of PMOS differential amplifier 341 to input signal line IN, is enabled by a configuration bit in configuration memory cell 171 and its complement signal on signal line 379 generated by inverter 374. Transmission gate 360, which configurably passes the output of Schmitt trigger 350 to input signal line IN, is enabled by the output (signal line 376) of NOR-gate 373 and its complement signal on signal line 378 generated by inverter 377. NOR-gate 373 is driven by the configuration bits in configuration memory cells 171, 172.

In one embodiment, device sizes in the input buffer of 40 FIG. **3** are as follows:

Inverter **374**: 1/1 Inverter **375**: 1/1 Inverter **377**: 1/1 Transmission Gate **360**: 3/3 Transmission Gate **361**: 3/3 Transmission Gate **362**: 3/3 NOR-gate **373**: 1/1

FIG. 4 shows a schematic representation of Schmitt trigger 350 in the input buffer of FIG. 3. The operation of Schmitt trigger 350 is not explained herein, as Schmitt trigger input buffers are notoriously well-known in the art. One such Schmitt trigger is described in U.S. Reissue Pat. 55 No. Re. 34,808, "TTL/CMOS Compatible Input Buffer with Schmitt Trigger", which is incorporated herein by reference and title to which is held by the assignee hereof.

However, one feature distinguishes Schmitt trigger **350** from typical Schmitt triggers, and that is the ability to be enabled and disabled. Schmitt trigger **350** is controlled by enable signal lines **376** and **378** driving N-channel and P-channel transistors, respectively, of transmission gate **405**, by enable signal line **378** driving N-channel transistor **406**, and by enable signal line **376** driving P-channel transistor **407**. When the signal on line **376** is high, and the complementary signal on line **378** is low, Schmitt trigger **350** 

8

functions as a typical Schmitt trigger. When the signal on line **376** is low, and the complementary signal on line **378** is high, Schmitt trigger **350** is disabled to save power. When disabled, Schmitt trigger **350** no longer draws current from input power supply VCCI regardless of the voltage on pad line **197**.

In one embodiment, device sizes in the Schmitt trigger of FIG. 4 are as follows:

P-channel **401**: 20 N-channel **402**: 11 N-channel **403**: 9 Transmission Gate **405**: 2/2 N-channel **406**: 2 N-channel **404**: 11 Inverter **420**: 12/6 P-channel **407**: 2

FIG. 5 shows a schematic representation of NMOS differential amplifier 340 in the input buffer of FIG. 3. The operation of NMOS differential amplifier 340 is not explained herein, as NMOS differential amplifiers are notoriously well-known in the art. One such NMOS differential amplifier is described in pages 84 through 86 of "Principles of CMOS VLSI Design: A Systems Perspective", Second Edition, by Neil H. E. Weste and Kamran Eshraghian, published in 1993 by the Addison-Wesley Publishing Company, which are incorporated herein by reference. However, one feature distinguishes NMOS differential

However, one feature distinguishes NMOS differential amplifier 340 from typical NMOS differential amplifiers, and that is the ability to be enabled and disabled. NMOS differential amplifier 340 is controlled by enable signal lines 372 and 380 driving N-channel and P-channel transistors, respectively, of transmission gate 505, and by enable signal line 380 driving N-channel transistor 506. When the signal on line 372 is high, and the complementary signal on line 380 is low, NMOS differential amplifier 340 functions as a typical NMOS differential amplifier When the signal on line 372 is low, and the complementary signal on line 380 is high, NMOS differential amplifier 340 is disabled to save power. When disabled, NMOS differential amplifier 340 no longer draws current from input power supply VCCI regardless of the voltage on pad line 197. In one embodiment, device sizes in the NMOS differential

In one embodiment, device sizes in the NMOS differential amplifier of FIG. **5** are as follows:

P-channel 532: 18
P-channel 533: 18
P-channel 534: 2
Transmission Gate 505: 2/2
N-channel 530: 55
N-channel 531: 55
Inverter 520: 18/6
N-channel 506: 2
N-channel 504: 12

45

50

FIG. 6 shows a schematic representation of PMOS differential amplifier 341 in the input buffer of FIG. 3. The operation of PMOS differential amplifier 341 is not explained herein, as PMOS differential amplifiers are notoriously well-known in the art. PMOS differential amplifier 341 behaves the same way as NMOS differential amplifier 340. Comparing FIGS. 5 and 6, it is seen that the two circuits are mirror images except that ground voltage level GND and input supply voltage VCCI are reversed and N-channel and P-channel transistors are reversed. Transistor widths also differ in the two differential amplifiers, because of the differences between N-channel and P-channel devices.

40

One feature distinguishes PMOS differential amplifier 341 from typical PMOS differential amplifiers, and that is the ability to be enabled and disabled. PMOS differential amplifier 341 is controlled by enable signal lines 371 and 379 driving N-channel and P-channel transistors, respectively, of transmission gate 605, and by enable signal line 371 driving P-channel transistor 606. When the signal on line 371 is high, and the complementary signal on line 379 is low, PMOS differential amplifier 341 functions as a typical PMOS differential amplifier. When the signal on line 371 is low, and the complementary signal on line 379 is high, PMOS differential amplifier **341** is disabled to save power. When disabled, PMOS differential amplifier **341** no longer draws current from input power supply VCCI regardless of the voltage on pad line 197.

9

In one embodiment, device sizes in the PMOS differential amplifier of FIG. 6 are as follows:

N-channel 632: 22.5 N-channel 633: 22.5 N-channel 634: 2 Transmission Gate 605: 2/2 P-channel 630: 65 P-channel 631: 65 Inverter 620: 11.25/22.5 P-channel 606: 2 P-channel 604: 22.5

Second Embodiment of the Invention

FIG. 7 shows a configurable input buffer according to a 30 econd embodiment of the invention. The input buffer of FIG. 7 resembles the input buffer of FIG. 3, except that two separate input reference voltages are supplied on input reference voltage lines VREF1 and VREF2. NMOS differential amplifier 340 compares the voltage level on pad line **197** to the input reference voltage on input reference line VREFI. PMOS differential amplifier **341** compares the voltage level on pad line **197** to the input reference voltage on input reference line VREF2. Second Aspect of the Invention

FIG. 8 shows an IOB according to a second aspect of the invention. The IOB of FIG. 8 comprises pre-driver 196, output buffer 798, pad 180 and input buffer 799. In this embodiment, I/O pad 180 can either be used to supply input reference voltage VREF, or as a signal pad. Pad line 197, which is connected to pad 180, is configurably connected to an input reference voltage line (which in this embodiment is the same as reference input VREF) through transmission gate **702**. Transmission gate **702** is enabled by a configuration bit in configuration memory cell 703 and its complement generated by inverter 701. The input reference voltage can go through transmission gate 702 to the input buffer in this fashion because transmission gate 702 does not cause a drop in voltage level on a signal passing therethrough. Input buffer **799** can be made configurable as with input buffer **199** of FIG. 1, but a non-configurable buffer can also be used. Output buffer 798 can be made configurable as with output buffer 198 of FIG. 1, but a non-configurable buffer can also be used.

This structure can be used to supply the input reference 60 voltage from any configurable IOB.

Third Aspect of the Invention

FIG. 9 shows an IOB in which the reference input VREF is configurably connected to either of two available input reference voltages, in accordance with a third aspect of the invention. In this embodiment, multiplexer 802 selects between two input reference lines VREF1 and VREF2.

#### 10

Multiplexer 802 is controlled by a configuration bit stored in memory cell 801. Multiplexer 802 supplies reference input VREF to input buffer 799. In other embodiments, more than two input reference voltages are available, and 2-input multiplexer 802 is replaced by a wider multiplexer controlled by more than one configuration bit. This and other modifications fall within the scope of the invention. Similarly, the output voltage supply of an IOB can be

configurably connected in the IOB to any of two or more available output supply voltages (VCCOs). In one embodiment, shown in FIG. 9A, each pullup 103 on output pad line 197 is connected in series with two or more additional P-channel transistors 901, 902, each of which is connected to a different output supply voltage (VCCO1, VCCO2), and each of which can be configurably enabled or disabled by a configuration bit in one of memory cells 911, 912. In one embodiment, two output supply voltages are available to each IOB in the FPGA, and each IOB can be independently configured to use either of the two output 20 supply voltages.

FIG. 10 shows an embodiment of the invention that combines the novel aspects of FIGS. 8 and 9. In this embodiment, I/O pad 180 can be used either: 1) to supply one of two input reference voltages to input reference lines VREF1 and VREF2; or 2) as an input pad with input buffer **799** using either of input reference lines VREF1 and VREF2 to supply the reference input. I/O pad 180 is configurably connected to input reference lines VREF1 and VREF2 through transmission gates 805 and 808, respectively. Transmission gate 805 is enabled by a configuration bit in configuration memory cell 804 and its complement generated by inverter 803. Transmission gate 808 is enabled by a configuration bit in configuration memory cell **807** and its complement generated by inverter **806**. Multiplexer **802**, as described with reference to FIG. **9**, programmably selects between VREF1 and VREF2 and generates reference input VREF. FIG. 10 shows only one of many combinations and variations that fall within the scope of the invention.

Fourth and Fifth Aspects of the Invention FIG. 11 shows a simplified drawing of an FPGA I/O pad ring showing a plurality of IOBs along all four edges. (An FPGA will typically have many more IOBs than are shown in FIG. 11, but only 32 IOBs are shown so as not to obscure the drawing.) The FPGA of FIG. 11 has eight sets of IOBs, with eight separate input reference voltages and eight sepa-rate output voltage supplies. Therefore, each set of IOBs has at least one associated input reference voltage pad, and at least one associated output supply voltage pad. The input reference voltage pads associated with different sets of IOBs are electrically isolated from each other, and the output supply voltage pads associated with different sets of IOBs are electrically isolated from each other. However, the different input reference voltage pads and/or the different output supply voltage pads may be connected together external to the FPGA. In one embodiment, there is a set of one or more output supply voltage pads associated with each set of IOBs. Each set of IOBs is connectable to a different one of such sets of output supply voltage pads. In the embodiment of FIG. 11, each edge has two separate

input reference voltage lines (VREF1 and VREF2, VREF3 and VREF4, VREF5 and VREF6, VREF7 and VREF8) and two separate output voltage lines (VCCO1 and VCCO2, VCCO3 and VCCO4, VCCO5, and VCCO6, VCCO7 and VCCO8, respectively). Therefore, the FPGA of FIG. 11 can interface with other ICs conforming to up to eight different I/O standards. The number of separate input reference voltages and output voltage supplies can be two, four,

sixteen, or any other number. This aspect of the invention can further be applied to ICs other than FPGAs. Advantages of the Invention A configurable input/output buffer according to a first

11

aspect of the present invention offers the advantages of compatibility with two or more different I/O standards. In one embodiment, each I/O can be separately configured. In another embodiment, several I/O are configured as a group. Therefore, a single FPGA can interface with two or more different ICs at the same time that follow two or more different I/O standards. Since the I/O standard followed by each input/output buffer can be changed by simply reconfiguring the FPGA, the resulting FPGA has a flexible input/ output interface that can also adapt with the semiconductor industry to changes in I/O standards and operating voltage 15 levels.

A configurable connection of an I/O pad to one or more A configurable connection of an I/O pad to one of more input reference lines allows the I/O pad to supply the input reference voltage, in accordance with a second aspect of the present invention. This aspect of the invention offers the advantages of a flexible pinout assignment in an FPGA. 20 according to this aspect of the invention, the input reference voltage can be applied at any configurable I/O pad.

A reference input that is configurably connected to any of two or more input reference voltage lines in accordance with a third aspect of the invention makes it possible to supply  $_{25}$  each of several input reference voltages to every input/ output buffer in the FPGA.

The separation of input reference voltages and/or output voltage supplies in accordance with fourth and fifth aspects of the invention allows an FPGA to interface relatively asily with a plurality of ICs that operate at different voltage levels.

Thus it will be understood that the present invention provides an input/output interface with many novel aspects in an FPGA or a portion thereof.

Those having skill in the relevant arts of the invention will <sup>35</sup> now perceive various modifications and additions which may be made as a result of the disclosure herein of preferred embodiments. Accordingly, all such modifications and additions are deemed to be within the scope of the invention, which is to be limited only by the appended claims and their equivalents. What is claimed is:

1. An input/output buffer comprising:

an output buffer configurably driving a pad line; and

- an input buffer connected to said pad line and to an input 45 signal line, said input buffer having a plurality of input paths from said pad line to said input signal line, wherein.
  - said input buffer comprises means for selecting one of said plurality of input paths;
  - said output buffer comprises a plurality of pullups disposed in parallel between said pad line and a line at a high voltage level, and a plurality of pulldowns disposed in parallel between said pad line and a line at a low voltage level; and 55
  - said output buffer further comprises means for selectively enabling and disabling said plurality of pul-lups and said plurality of pulldowns.

2. The input/output buffer of claim 1 wherein said means for selecting one of said plurality of input paths comprises a multiplexer controlled by one or more configuration 60 memory cells.

3. The input/output buffer of claim 1 wherein said means for selectively enabling and disabling said plurality of pullups and said plurality of pulldowns comprises configuration logic controlled by one or more configuration memory cells.

4. The input/output buffer of claim 1 wherein one of said plurality of input paths comprises a differential amplifier. 5. The input/output buffer of claim 4 wherein said differ-

- ential amplifier comprises an NMOS differential amplifier. 6. The input/output buffer of claim 4 wherein said differential amplifier comprises a PMOS differential amplifier.
- 7. An input/output buffer comprising:

an input buffer driven by a pad line;

- an output buffer driving said pad line, said output buffer comprising a plurality of configurable pullups disposed in parallel between said pad line and a line at a high voltage level and a plurality of pulldowns disposed in parallel between said pad line and a line at a low voltage level; and
- means for configurably connecting one of a plurality of supply voltages to said high voltage level

8. An input/output buffer in a field programmable gate array, the input/output buffer comprising:

a configurable input buffer having a plurality of input paths, said input buffer being driven by a pad line an output buffer configurably driving said pad line; and

configuration memory cells for configuring said input buffer to select one of said plurality of input paths.

9. A configurable input buffer, comprising:

a pad line;

an input signal line;

- a plurality of input paths from said pad line to said input signal line, one such input path comprising a differential amplifier; and
- means for configurably selecting one of said plurality of input paths.

10. The configurable input buffer of claim 9 wherein said means for selecting one of said plurality of input paths comprises a multiplexer controlled by one or more configuration memory cells

11. The configurable input buffer of claim 9 wherein said means for selecting one of said plurality of input paths comprises a plurality of transistors controlled by one or more configuration memory cells. 12. The configurable input buffer of claim 9 wherein said

differential amplifier comprises an NMOS differential amplifier.

13. The configurable input buffer of claim 9 wherein said differential amplifier comprises a PMOS differential amplifier.

- 14. A configurable output buffer, comprising:
- a pad line driver by said output buffer;
- a plurality of pullups disposed in parallel between said pad line and a line at a high voltage level for pulling said pad line to said high voltage level;
- a plurality of pulldowns disposed in parallel between said pad line and a line at a low voltage level for pulling said pad line to said low voltage level;
- means for enabling and disabling selected ones of said plurality of pullups; and
- means for enabling and disabling selected ones of said plurality of pulldowns.

15. The configurable output buffer of claim 14 wherein said means for enabling and disabling selected ones of said plurality of pullups and said means for enabling and disabling selected ones of said plurality of pulldowns each comprise configuration logic controlled by one or more configuration memory cells.

5

16. A field programmable gate array input/output block compatible with a plurality of supply voltage levels, comprising:

13

a pad;

an input signal line;

an input signar line, an input buffer having a plurality of input paths, said input buffer supplying an input voltage to said input signal line in response to a voltage on said pad, said input buffer being configurable to select one of said plurality of input paths based on data stored in one or more configuration memory cells; and

on at least one such path, level selecting means responsive to an input reference voltage supplied from outside said IC for setting a trip point between high and low voltage levels for relating said input voltage to said voltage on said pad.

\* \* \* \* \*





ANSI/TIA/EIA-644-1995 Approved: November 15, 1995

# TIA/EIA STANDARD

Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits

MARCH 1996

TIA/EIA-844

S

**TIA/EIA-644** 

TELECOMMUNICATIONS INDUSTRY ASSOCIATION



Representing the telecommunications industry in association with the Electronic Industries Association



Huawei v. FISI Exhibit No. 1027 - 78/242

#### NOTICE

TIA/EIA Engineering Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of TIA/EIA from manufacturing or selling products not conforming to such Standards and Publications, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than TIA/EIA members, whether the standard is to be used either domestically or internationally.

Standards and Publications are adopted by TIA/EIA in accordance with the American National Standards Institute (ANSI) patent policy. By such action, TIA/EIA does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the Standard or Publication.

This Standard does not purport to address all safety problems associated with its use or all applicable regulatory requirements. It is the responsibility of the user of this Standard to establish appropriate safety and health practices and to determine the applicability of regulatory limitations before its use.

(From Standards Proposal No. 3357, formulated under the cognizance of the TR-30.2 Subcommittee on DTE-DCE Interfaces.)

#### Published by

### ©TELECOMMUNICATIONS INDUSTRY ASSOCIATION 1996 Standards and Technology Department 2500 Wilson Boulevard Arlington, VA 22201

#### PRICE: Please refer to current Catalog of EIA, JEDEC, and TIA STANDARDS and ENGINEERING PUBLICATIONS or call Global Engineering Documents, USA and Canada (1-800-854-7179) International (303-397-7956)

 $\mathbf{v}_i$ 

All rights reserved Printed in U.S.A.

Huawei v. FISI Exhibit No. 1027 - 79/242

\$ **PLEASE!** DON'T VIOLATE THE LAW! This document is copyrighted by the TIA and may not be reproduced without permission. Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact: Global Engineering Documents 15 Inverness Way East Englewood, CO 80112-5704 or call U.S.A. and Canada 1-800-854-7179, International (303) 397-7956

## ELECTRICAL CHARACTERISTICS OF LOW VOLTAGE \_ DIFFERENTIAL SIGNALING (LVDS) INTERFACE CIRCUITS

.

	CONTENTS	Page
1	SCOPE	1
2	NORMATIVE REFERENCES	2
3	DEFINITIONS, ABBREVIATIONS, AND SYMBOLS	3
3.1	Data signaling rate	3
3.2	DTE	3
3.3	DCE	3
3.4	LVDS	3
3.5	Star (*)	3
4	APPLICABILITY	4
4.1	General applicability	4
4.2	Data signaling rate	5
5	ELECTRICAL CHARACTERISTICS	6
5.1 5.1.1 5.1.2 5.1.3 5.1.4	Generator characteristics. Test termination measurements. Short-circuit measurements. Output signal waveform. Dynamic output signal balance.	7 8 9 10 11
5.2 5.2.1 5.2.2 5.2.3 5.2.4	Load characteristics. Receiver input current-voltage measurements. Terminating receiver input current-voltage measurements and input impedance measurements. Receiver input sensitivity measurements.	12 12 13 15 17

i

## CONTENTS

ġ

Page	
------	--

5.3Interconnecting media electrical characteristics.5.3.1Cable media.5.3.1.1Maximum dc loop resistance.5.3.1.2Characteristic impedance.5.3.1.3Additional parameters.5.3.2PC Board trace media.5.3.3Other media.	18 18 18 18 18 18 18
5.4System parameters.5.4.1Multiple receiver operation.5.4.2Failsafe operation.5.4.3Total load limit.	19 19 20 20
6 ENVIRONMENTAL CONSTRAINTS	21
7 CIRCUIT PROTECTION	22
8 OPTIONAL GROUNDING ARRANGEMENTS	23
<ul> <li>8.1 Signal common</li> <li>8.1.1 Configuration "A"</li> <li>8.1.2 Configuration "B"</li> </ul>	23 23 24
8.2 Shield ground	24
ANNEX A (informative)	25
A.1Interconnecting cableA.1.1LengthA.1.2Typical cable characteristicsA.1.2.1Parallel interface cableA.1.2.1.1Parallel cable, physical characteristicsA.1.2.1.2Parallel cable, electrical characteristicsA.1.2.2Serial interface cableA.1.2.2.1Serial cable, physical characteristicsA.1.2.2.1Serial cable, electrical characteristicsA.1.2.2.2Serial cable, physical characteristicsA.1.3Cable termination	25 26 26 26 26 27 27 27 27
A.2 Cable length vs. data signaling rate guidelines	28
A.3 Co-directional and contra-directional timing information	28

ï

## CONTENTS

C

I UUU
-------

ANNEX B (informative) 2			
B.1 B.1.1 B.1.2 B.1.3	Compatibility with other interface standards Generator output levels Compatibility with IEEE 1596.3 Compatibility with other interface standards	29 29 31 31	
B.2	Power dissipation of generators	31	
B.3	Related TIA/EIA standards	32	
B.4	Other related interface standards	32	

iii

## LIST OF FIGURES

ø

Figure	Title	Page
Figure 1	Application of LVDS interface circuits	4
Figure 2	LVDS interface circuit	6
Figure 3	Signaling sense	7
Figure 4	Test termination measurements	8
Figure 5	Short-circuit measurements to circuit common	9
Figure 6	Short-circuit measurements	9
Figure 7	Output signal waveform	10
Figure 8	Dynamic output signal balance waveform	11
Figure 9	Receiver input current-voltage measurements	12
Figure 10	Terminating receiver input current-voltage measurements	13
Figure 11	Terminating receiver input current vs. input voltage range	14
Figure 12	Receiver input sensitivity measurements	15
Figure 13	Receiver input sensitivity test circuit	16
Figure 14	Point-to-point application with external termination	17
Figure 15	Point-to-point application with internal termination	17
Figure 16	Multiple receiver operation - multidrop application	19
Figure 17	Uncomplicated point-to-point application	20
Figure 18	Optional grounding arrangements - configuration "A"	23
Figure 19	Optional grounding arrangements - configuration "B"	24
Figure B.1	Generator output levels	30

## LIST OF TABLES

Table	Title	Page
Table 1	Receiver input current-voltage measurements for	
	terminating receivers	13
Table 2	Receiver minimum and maximum operating voltages	16

#### iv

#### FOREWORD

#### (This foreword is not part of this Standard)

This Standard was formulated under the cognizance of TIA Subcommittee TR-30.2 on Data Transmission Interfaces.

This Standard specifies low voltage differential signaling (LVDS) generators and receivers capable of operating at data signaling rates up to 655 Mbit/s, devices may be designed for data signaling rates less than 655 Mbit/s, 100 Mbit/s for example, when economically required for that application.

This Standard was developed in response to a demand from the data communications community for a general purpose high speed interface standard for use in high throughput DTE-DCE interfaces.

The voltage levels specified in this Standard were specified such that maximum flexibility would be provided, while providing a low power, high speed, differential interface. Generator output characteristics are independent of power supply, and may be designed for standard +5 V, +3.3 V or even power supplies as low as +2.5 V. Integrated circuit technology may be BiCMOS, CMOS, or GaAs technology. The low voltage (330 mV) swing limits power dissipation, while also reducing radiation of EMI signals. Differential signaling provides multiple benefits over single-ended signaling, notably common mode rejection, and magnetic canceling.

The dc electrical levels are the standard, and will inter-operate an electrical levels described in the IEEE 1596.3 (التوجه.

This Standard includes two annexes, both are informative only. Annex A provides guidelines for application, addressing data signaling rate and cable length issues. Annex B provides comparison information with other interface standards, and references to this Standard.

this std predat the IEEE one I ~3 nonths.

iend

· · · · · · ·

## BLANK PAGE

**1**29

. м

v...**vi** 

Huawei v. FISI Exhibit No. 1027 - 86/242

#### 1 SCOPE

This Standard specifies the electrical characteristics of low voltage differential signaling interface circuits, normally implemented in integrated circuit technology, that may be employed when specified for the interchange of binary signals between:

10

Data Terminal Equipment (DTE) and Data Circuit-Terminating Equipment (DCE),

Data Terminal Equipment (DTE) and Data Terminal Equipment (DTE),

or in any point-to-point interconnection of binary signals between equipment.

The interface circuit includes a generator connected by a balanced interconnecting media to a load consisting of a termination impedance and a receiver(s). The interface configuration is an uncomplicated point-to-point interface. The electrical characteristics of the circuit are specified in terms of required voltage, and current values obtained from direct measurements of the generator and receiver (load) components at the interface points.

The logic function of the generator and the receiver is not defined by this Standard, as it is application dependent. The generators and receivers may be inverting, noninverting, or may include other digital blocks such as parallel-to-serial or serial-toparallel converters to boost the data signaling rate on the interchange circuit as required by the application.

Minimum performance requirements for the balanced interconnecting media are furnished. Guidance is given in annex A, A.2 with respect to limitations on data signaling rate imposed by the parameters of the cable length, attenuation, and crosstalk for individual installations for a typical cable media interface.

It is intended that this Standard will be referenced by other standards that specify the complete interface (i.e., connector, pin assignments, function) for applications where the electrical characteristics of a low voltage differential signaling interface circuit is required. This Standard does not specify other characteristics of the DTE-DCE interface (such as signal quality, protocol, bus structure, and/or timing) essential for proper operation across the interface.

When this Standard is referenced by other standards or specifications, it should be noted that certain options are available. The preparer of those standards and specifications must determine and specify those optional features that are required for that application.

#### 2 NORMATIVE REFERENCES

The following Standard contains provisions which, through reference in this text, constitute provisions of this Standard. At the time of publication, the edition indicated was valid. All standards are subject to revision, and parties to agreements based on this Standard are encouraged to investigate the possibility of applying the most recent edition of the standard indicated below. ANSI and TIA maintain registers of currently valid national standards published by them.

ANSI/TIA/EIA-422-B-1994 Electrical Characteristics of Balanced Voltage Digital Interface Circuits

EIA-485 Standard for Electrical Characteristics of Generators and Receivers for Use in Balanced Digital Multipoint Systems

ANSI/TIA/EIA-612-1993 Electrical Characteristics for an Interface at Data Signaling Rates up to 52 Mbit/s

# 3 DEFINITIONS, SYMBOLS AND ABBREVIATIONS

For the purposes of this Standard, the following definitions, symbols and abbreviations apply:

## 3.1 Data signaling rate

Data signaling rate, expressed in the units bit/s (bits per second), is the significant parameter. It may be different from the equipment's data transfer rate, which employs the same units. Data signaling rate is defined as 1/tui where tui is the minimum interval between two significant instants.

3.2 DTE

Data Terminal Equipment

3.3 DCE

Data Circuit-Terminating Equipment

#### 3.4 LVDS

Low Voltage Differential Signaling

3.5 Star (\*)

Star (\*) - represents the opposite input condition for a parameter. For example, the symbol Q represents the receiver output state for one input condition, while Q\* represents the output state for the opposite input state.

#### 4 APPLICABILITY

#### 4.1 General applicability

The provisions of this Standard may be applied to the circuits employed at the interface between equipments where information being conveyed is in the form of binary signals.

Typical points of applicability for this Standard are depicted in figure 1.



Legend:

DTE = Data Terminal Equipment DCE = Data Circuit-termination Equipment G = Generator R = Receiver

B = Balanced interconnecting media



The LVDS interface is intended for use where any of the following conditions prevail:

a. The data signaling rate is too great for effective unbalanced (singleended) operation.

b. The data signaling rate exceeds the capability of TIA/EIA-422-B, EIA-485, or TIA/EIA-612 balanced (differential) electrical interfaces.

c. The balanced interconnecting media is exposed to extraneous noise sources that may cause an unwanted voltage up to  $\pm 1$  V measured differentially between the signal conductor and circuit common at the load end of the cable with a 50  $\Omega$  resistor substituted for the generator.

d. It is necessary to minimize electromagnetic emissions and interference with other signals.

e. Inversion of the signals may be required; e.g., plus MARK to minus MARK may be obtained by inverting the balanced interconnecting media.

#### 4.2 Data signaling rate

1

The LVDS interface circuit will normally be utilized on data and timing, or control circuits where the data signaling rate is up to a recommended maximum limit of 655 Mbit/s. This limit is determined by the generator transition time characteristics, the media characteristics, and the distance between the generator and the load. Certain applications may impose a different (lower or higher) limit for the maximum data signaling rate. This may be accomplished by specifying a different minimum generator transition time specification, a different percentage of transition time vs. unit interval at the load, or by a different assumption of the maximum balanced interconnecting media signal distortion which is length dependent.

The theoretical maximum limit is calculated at 1.923 Gbit/s, and is derived from a calculation of signal transition time at the load assuming a loss-less balanced interconnecting media. The recommended signal transition time (tr or tf) at the load should not exceed 0.5 of the unit interval to preserve signal quality. This Standard specifies that the transition time of the generator into a test load be 260 ps or slower. Therefore, with the fastest generator transition time, and a loss-less balanced interconnecting media, and applying the 0.5 restriction, yields a minimum unit interval of 520 ps or 1.923 Gbit/s theoretical maximum data signaling rate.

#### NOTES

**1** - 655 Mbit/s is the maximum data signaling rate for a serial channel, and employing a parallel bus structure (4, 8, 16, 32, etc. - bus width) can easily extend the obtainable equivalent bit rate into the Gbit/s range.

2 - The recommended maximum data signaling rate is derived from a calculation of signal transition time at the load. For example, if a cable media is selected, a maximum signal rise time degradation is assumed to be 500 ps, since cables are not loss-less (500 ps represents a typical amount of rise time distortion on 5 meters of cable media). Therefore, allowing a 500 ps degradation of the signal in the interconnecting cable yields a 760 ps (fastest) signal at the load. Therefore, with the fastest generator transition time, and a cable with only 500 ps of signal degradation (transition time), and applying the 0.5 restriction, yields a minimum unit interval of 1.520 ns or 655 Mbit/s recommended maximum data signaling rate.

Generators and receivers meeting this Standard need **not** operate over the entire data signaling rate range specified. They may be designed to operate over narrower ranges that satisfy more economically specified applications, for example at lower data signaling rates. When a generator is limited to a narrower range of data signaling rates, the transition time of the generator may be slowed accordingly to limit noise generation. For example, at 100 Mbit/s the generator's transition time should be in the range of 500 ps to 3 ns (5% to 30% of the unit interval), and the signal transition time at the load should not exceed 5 ns (50% of the unit interval).

While a restriction of maximum cable length in not specified, recommendations are given on how to determine the maximum data signaling rate for a typical cable media application (see A.2).

#### **5 ELECTRICAL CHARACTERISTICS**

The LVDS interface circuit is shown in figure 2. The circuit consists of three parts: the generator (G), the balanced interconnecting media, and the load. The load is composed of a termination impedance and a receiver(s) (R). The receiver may incorporate the termination impedance internal to the Integrated Circuit package. The electrical characteristics of the generator and receiver are specified in terms of direct electrical measurements while the balanced interconnecting media is described in terms of its electrical characteristics.



Figure 2 - LVDS interface circuit

#### 5.1 Generator characteristics

The generator electrical characteristics are specified in accordance with the measurements illustrated in figures 4 to 8 and described in 5.1.1 through 5.1.4. The generator circuit meeting these requirements results in a balanced source that will produce a differential voltage across a test termination load of 100  $\Omega$  in the range of 250 mV to 450 mV.

The signaling sense of the voltages appearing across the termination resistor is defined in figure 3 as follows:

a. The A terminal of the generator shall be negative with respect to the B terminal for a binary 1 or OFF state.

b. The A terminal of the generator shall be positive with respect to the B terminal for a binary 0 or ON state.

The logic function of the generator and the receiver is beyond the scope of this Standard, and therefore is not defined.



Figure 3 - Signaling sense

#### 5.1.1 Test termination measurements (figure 4)

With a test load of two resistors,  $49.9 \Omega \pm 1\%$  each, connected in series between the generator output terminals, the steady-state magnitude of the differential output voltage (Vt), shall be greater than or equal to 247 mV [99.8  $\Omega$  -1% (2.5 mA)] and less than or equal to 454 mV [99.8 $\Omega$  +1% (4.5 mA)]. For the opposite binary state, the polarity of Vt shall be reversed (Vt\*). The steady-state magnitude of the difference between Vt and Vt\* shall be 50 mV or less.

The steady-state magnitude of the generator offset voltage (Vos), measured between the center point of the test load and the generator circuit common shall be greater than or equal to 1.125 V and less than or equal to 1.375 V for either binary state. The steady-state magnitude of the difference of Vos for one binary state and Vos\* for the opposite binary state shall be 50 mV or less.

1.125 V ≤ Vos ≤ 1.375 V 1.125 V ≤ Vos\* ≤ 1.375 V | Vos | - | Vos\* | ≤ 50 mV





#### 5.1.2 Short-circuit measurements (figures 5, and 6)

With the generator output terminals short-circuited to the generator circuit common, the magnitudes of the currents (Isa and Isb) following through each output terminal shall not exceed 24.0 mA for either binary state (see figure 5).





With the generator output terminals short-circuited to each other, the magnitude of the current (lsab) following through the output terminals shall not exceed 12.0 mA for either binary state (see figure 6).





#### 5.1.3 Output signal waveform (figure 7)

During transitions of the generator output between alternating binary states (one-zeroone-zero, etc.), the differential voltage measured across the 99.8  $\Omega \pm 1\%$  test load (RL) and a maximum lumped capacitance test load of 5 pF (CL) connected as shown in figure 7, shall be such that the voltage monotonically changes between 0.2 and 0.8 of Vss and is less than or equal to 0.3 of the unit interval (at the maximum data signaling rate to be employed up to 200 Mbit/s). Above 200 Mbit/s the transition time shall be greater than or equal to 260 ps and less than or equal to 1.5 ns. Thereafter, the signal voltage shall not vary more than  $\pm 20\%$  of the steady-state value (Vring), until the next binary transition occurs. Edge rates less than 260 ps are not recommended to minimize adverse effects of switching noise. Vss is defined as the voltage difference between the two steady-state values of the generator output (Vss = 2|Vt|). Measurement equipment used for compliance testing shall provide a bandwidth of 1 GHz minimum.

> For data signaling rates  $\leq$  200 Mbit/s (tui  $\geq$  5 ns): tr  $\leq$  0.3 tui, tf  $\leq$  0.3 tui For data signaling rates  $\geq$  200 Mbit/s (tui  $\leq$  5 ns) and  $\leq$  655 Mbit/s (tui  $\geq$  1.526 ns):











## 5.1.4 Dynamic output signal balance (figure 8)

During transitions of the generator output between alternating binary states (one-zeroone-zero, etc.), the resulting imbalance of the offset voltage (Vos) measured between the matched 49.9  $\Omega \pm 1\%$  test load resistors (RL) to circuit common (C) and with a maximum lumped capacitance test load of 5 pF (CL) connected as shown in figure 8, should not vary more than 150 mVpp (peak-to-peak). Measurement equipment used for compliance testing shall provide a bandwidth of 1 GHz minimum.



Figure 8 - Dynamic output signal balance waveform

#### 5.2 Load characteristics

The load is defined as an impedance between A' and B' and is composed of a termination impedance and a receiver as shown in figure 2.

The electrical characteristics of a receiver without an internal termination impedance are specified in terms of measurements illustrated in figures 9, 12 and 13, and described in 5.2.1 and 5.2.3. Alternatively, the electrical characteristics of a receiver with an internal termination impedance is specified in terms of measurements illustrated in figures 10 to 13, and described in 5.2.2 through 5.2.3. A circuit meeting these requirements results in a differential receiver having a high input impedance (non-terminating receiver), and a small input threshold between  $\pm$  100 mV.

The media termination is specified in terms of measurements described in 5.2.4 and 5.2.2 for receivers that integrate the termination impedance.

The total load limit is specified in 5.4.3, and additional guidance is provided in 5.4.1 and 5.4.2 on multiple receiver operation and failsafe operation respectfully.

## 5.2.1 Receiver input current-voltage measurements (figure 9)

With the voltage Via (or Vib) ranging from 0 V to +2.4 V while Vib (or Via) is held at +1.2 V  $\pm$  50 mV, the resultant input current lia (or lib) shall be no greater than 20  $\mu$ A in magnitude. These measurements apply with the receiver's power supply in both power-on and power-off conditions.

**NOTE 3** - Some integrated circuit manufacturers may impose additional restrictions that may be required to meet this specification under the power-off condition.



| lia |  $\leq$  20  $\mu$ A



# 5.2.2 Terminating receiver input current-voltage measurements and input impedance measurements (figures 10 and 11)

With the applied voltage (Vin) and forced current (lin) listed in table 1 applied to the corresponding inputs, the resultant differential input voltage magnitude (Vid) shall be between the values listed in table 1. The test circuit is shown in figure 10 and applies only to receivers that provide an internal termination impedance. These measurements apply with the receiver's power supply in both power-on and power-off conditions.

**NOTE 4** - Some integrated circuit manufacturers may impose additional restrictions that may be required to meet this specification under the power-off condition.

## **225 mV** $\leq$ | Vid | $\leq$ 596 mV

# Table 1 - Receiver input current-voltage measurements for terminating receivers

Applied Voltage Vin (V)	Forced Loop Current lin (m <u>A</u> )	Switch Position S1 - S2	Resulting Input Voltage Vr (V)	Resulting Differential Input Voltage Range - Vid (mV)
2.4	(2.5)	A' - B'	2.070 to 2.175	+225 to +330
2.4	- 4.5	A' - B'	1.806 to 1.995	+405 to +596
2.4	- 2.5	B' - A'	2.070 to 2.175	-225 to -330
24	- 4.5	B' - A'	1.806 to 1.995	-405 to -596
0	- 2.5	A' - B'	0.225 to 0.330	-225 to -330
0	- 4.5	A' - B'	0.405 to 0.594	-405 to -596
0	- 2.5	B' - A'	0.225 to 0.330	+225 to +330
0	- 4.5	B' - A'	0.405 to 0.594	+405 to +596

NOTE 5 - Current into a terminal is positive, and current out of a terminal is negative.



Figure 10 - Terminating receiver input current-voltage measurements

TIA/EIA-644





The input impedance of the terminating receiver is dominated by the low impedance differential termination impedance (ZT). The resulting input impedance calculated from the measurements describe in table 1 shall be greater than or equal to 90  $\Omega$ , and less than or equal to 132  $\Omega$ . See 5.2.4 on media termination, and 5.4.3 on total load limit.

#### **90** $\Omega \leq \mathbf{ZT} \leq \mathbf{132} \ \Omega$

**NOTE 6** - The internal termination impedance may be a simple resistor incorporated into the package, integrated on the die, or composed of active devices on the die. The exact structure of the termination impedance is beyond the scope of this Standard.

## 5.2.3 Receiver input sensitivity measurements (figure 12)

Over an entire common mode voltage range of  $\pm 0.050$  V to  $\pm 2.350$  V (referenced to receiver circuit common), the receiver shall not require a differential input voltage of more than  $\pm 100$  mV (threshold) to correctly assume the intended binary state. Reversing the polarity of Vi shall cause the receiver to assume the opposite binary state. The receiver is required to maintain correct operation for differential input voltage applied to either the A' or B' terminals shall not greater than  $\pm 2.4$  V, or be less than 0 V with respect to receiver is 2.4 V with no damage occurring to the receiver inputs.





Figure 12 - Receiver input sensitivity measurements

Table 2 lists the minimum and maximum operating voltages of the receiver (input voltage, differential input voltage, and common mode input voltage), and the test circuit is shown in figure 13.

NOTE 7 - The logic function of the receiver is not defined by this Standard.

Applied (Input Voltage to circuit co	Voltages e - referenced ommon - C')	Resulting Differential Input Voltage	Resulting Common Mode Input Voltage	Reason of Test
Via	Vib	VID	VCM	
+1.250 V	+1.150 V	+100 mV	+1.200 V	To guarantee
+1.150 V	+1.250 V	-100 mV	+1.200 V	operation
+2.400 V	+2.300 V	+100 mV	+2.350 V	with minimum
+2.300 V	+2.400 V	-100 mV	+2.350 V	VID applied
+0.100 V	0 V	+100 mV	+0.050 V	versus VCM
0 V	+0.100 V	-100 mV	+0.050 V	range
+1.500 V	+0.900 V	+600 mV	+1.200 V	To guarantee
+0.900 V	+1.500 V	-600 mV	+1.200 V	operation
+2.400 V	+1.800 V	+600 mV	+2.100 V	with maximum
+1.800 V	+2.400 V	-600 mV	+2.100 V	VID applied
+0.600 V	0 V	+600 mV	+0.300 V	versus VCM
0 V	+0.600 V	-600 mV	+0.300 V	range

Table 2 - Receiver minimum and maximum operating voltages



Figure 13 - Receiver input sensitivity test circuit

16

-

#### 5.2.4 Media termination (figures 14 and 15)

All applications shall use a termination impedance. The recommended value is between 90  $\Omega$  and 132  $\Omega$ . The actual value should be selected to match the media characteristic impedance (±10%) at the application frequency. The termination impedance may be integrated onto the receiver integrated circuit, but subject to meeting the requirements of 5.2.2 instead of 5.2.1. If the termination impedance is not integrated into the receiver circuit, then it shall be located at the load end of the balanced interconnecting media, as close to the receiver input as possible to minimize the resulting stub length between the termination impedance and the receiver input.

**NOTE 8** - Due to the high application frequency, care should be taken in choosing proper components such as the termination resistor, and in layout of the printed circuit board. The use of surface mount components is highly recommended to minimize parasitic inductance, and lead length of the termination resistor. Wire wound resistors are not recommended.

The value of this external impedance (ZT) is in the range of 90  $\Omega$  to 132  $\Omega$ . Ideally, the resistor value is equal to the characteristic impedance of the media or greater in value to minimize negative signal reflections. The media termination is shown in figures 14 and 15.



Figure 14 - Point-to-point application with external termination



Figure 15 - Point-to-point application with internal termination

**NOTE 9 -** Matching of impedance of the PCB traces, connectors and balanced interconnect media is highly recommended. Impedance variations along the entire interconnect path should be minimized since they degrade the signal path and may cause reflections of the signal.

# 5.3 Interconnecting media electrical characteristics

The balanced interconnecting media shall consist of paired metallic conductors in any configuration which will maintain balanced signal transmission.

**NOTE 10 -** The actual media of the cable is not specified and may be: twisted pair cable, twinax cable (parallel pair), flat ribbon cable, or PCB traces.

The performance of any balanced interconnecting media used shall be such to maintain the necessary signal quality for the specific application. If necessary for system consideration, shielding may be employed (see 8.2).

Annex A to this Standard provides guidance on performance and cable length versus data signaling rate and cable recommendations for typical cable applications.

#### 5.3.1 Cable media

The cable media shall conform to the following electrical requirements:

## 5.3.1.1 Maximum dc loop resistance (DCR):

50  $\Omega$  is the maximum dc loop resistance of the cable. This corresponds to a voltage drop of 125 mV assuming minimum generator current of 2.5 mA.

## 5.3.1.2 Characteristic impedance:

110  $\Omega$  +/- 20% from 10 MHz to the application upper frequency limit.

#### 5.3.1.3 Additional parameters

Additional parameters not specified which are application dependent (see Annex A) are: Maximum Attenuation, Maximum Propagation Delay, Maximum Propagation Delay Skew, Maximum Near End Crosstalk (NEXT), and Maximum Far End Crosstalk (FEXT). Crosstalk, skew, and related pair balance parameters may impact applications with multiple signal transmission lines.

#### 5.3.2 PC Board trace media

The electrical requirements of PC Board traces shall also meet the requirements of 5.3.1.1 to 5.3.1.3.

#### 5.3.3 Other media

It may be possible that other media may be employed, the definition and electrical characteristics of such media is beyond the scope of this Standard.

#### 5.4 System parameters

# 5.4.1 Multiple receiver operation (figures 16 and 17)

The generator has the capability to furnish the dc signal necessary to drive multiple parallel connected receivers (without internal termination). However, the physical arrangement of the multiple receivers involves consideration of stub line lengths, location of the termination resistor, number of receivers, data signaling rate, circuit common, etc., that may degrade dynamic characteristics of the signal at the receivers if not properly implemented. It is recommended that stub lengths off the main line be as short as possible. In general, the propagation delay of the stub, should not exceed 15% of the signal transition time to prevent reflections and a severe impedance discontinuity. For applications with receivers without internal termination, the external termination resistor must be located at the far end (last receiver) of the interconnect. The actual arrangement must involve consideration of the aforementioned characteristics for the specific application and is therefore beyond the scope of this Standard. Figures 16 and 17 are provided for guidance only.



## Figure 16 - Multiple receiver operation - multidrop application

**NOTE 11 -** If the configuration illustrated in figure 16 is employed, only the receiver at the far end of the cable may be a terminating receiver.

All receivers located between the generator and the final receiver must be nonterminating receiver(s). Multiple terminating receivers would present a low impedance load to the generator which would violate the total load limit (see 5.4.3), and adversely attenuate the signal.

The configuration shown in figure 17 is preferred over the multidrop configuration shown in figure 16. The configuration shown in figure 17 is composed of two independent uncomplicated point-to-point applications. At the expense of the second balanced interconnecting media, and termination impedance, the problem of stub lengths is eliminated, along with any impedance discontinuities that mid balanced interconnecting media connectors, and stubs may present. Signal quality is superior in an uncomplicated point-to-point configuration over a multidrop configuration.





#### 5.4.2 Failsafe operation

Other standards and specifications using the electrical characteristics of the LVDS interface circuit may require that specific interchange circuits be made failsafe to certain fault conditions. Such fault conditions may include one or more of the following:

1) generator in power-off condition

2) receiver not connected with the generator

3) open-circuited interconnecting cable

4) short-circuited interconnecting cable

5) input signal to the load remaining within the transition region (±100 mV) for an abnormal period of time (application dependent)

When detection of one or more of the above fault conditions is required by specified applications, additional provisions are required in the load and the following items must be determined and specified:

1) which interchange circuits require fault detection

2) what faults must be detected

3) what action must be taken when a fault is detected; the binary state

- that the receiver assumes
- 4) what is done does not violate this Standard

The method of detection of fault conditions is application dependent and is therefore not further specified as it is beyond the scope of this Standard.

#### 5.4.3 Total load limit

The total load (ZL) including multiple receivers, failsafe provisions, and media termination shall have a total impedance greater than or equal to 90  $\Omega$  and less or equal to 132  $\Omega$  between its input points A' and B', shown in figure 2. The receiver(s) shall not require a differential input voltage of more than 100 mV in magnitude for all receiver(s) to assume the intended binary state.

90  $\Omega \leq$  ZL  $\leq$  132  $\Omega$ 

### 6 ENVIRONMENTAL CONSTRAINTS

A LVDS interface circuit conforming to this Standard will perform satisfactorily at data signaling rates up to 655 Mbit/s providing that the following operational constraints are simultaneously satisfied:

a. For cable applications, the cable media meets the recommended cable characteristics, the cable length is within that recommended for the applicable data signaling rate indicated in annex A, A.2 and the cable is properly terminated.

b. For PC Board traces, the traces meets the recommended characteristics for the applicable data signaling rate, and the trace is properly terminated.

c. The input voltage at the receiver (with respect to receiver circuit common) is between 0 V and +2.4 V and either input (A' or B') terminal. The input voltage is defined to be any uncompensated combination of generator-receiver common potential difference, the generator offset voltage (Vos), and longitudinally coupled peak noise voltage.

d. Maximum common potential difference between the receiver circuit common and the generator circuit common is less than  $\pm 1$  V.

## 7 CIRCUIT PROTECTION

The LVDS interface generator and receiver devices, under either the power-on or power-off condition, complying to this Standard shall not be damaged under the following conditions:

a.' Generator open circuit.

b. Short-circuit across the balanced interconnecting media.

c. Short-circuit to common.

**NOTE 12 -** Some integrated circuit manufacturers may impose additional restrictions that may be required to meet this specification under the power-off condition.
#### OPTIONAL GROUNDING ARRANGEMENTS 8

#### Signal common (ground) 8.1

Proper operation of the LVDS interface circuits requires the presence of a signal common path between the circuit commons of the equipment at each end of the interconnection. The signal common interchange lead shall be connected to the circuit common which shall be connected to protective ground by any one of the following methods, shown in figures 18 and 19, as required by specific application.

The same configuration need not be used at both ends of an interconnection; however, care should be exercised to prevent establishment of ground loops carrying high currents.

## 8.1.1 Configuration "A" (figure 18)

The circuit common of the equipment is connected to protective ground, at one point only, by a 100  $\Omega$  ±20%, resistor with a power dissipation rating of 0.5 W. An additional provision may be made for the resistor to be bypassed with a strap to connect circuit common and protective ground directly together when specific installation conditions necessitate.

NOTE 13 - Under certain ground fault conditions in configuration "A", high ground currents may cause the resistor to fail; therefore, a provision shall be made for inspection and replacement of the resistor.



SC = Signal common interchange circuit

Figure 18 - Optional grounding arrangements - configuration "A"

## 8.1.2 Configuration "B" (figure 19)

The circuit common shall be connected directly to protective ground.



GWG = Green wire ground of power system SC = Signal common interchange circuit



## 8.2 Shield ground - cable applications

Some interface applications may require the use of shielded balanced interconnecting media for EMI or other purposes. When employed, the shield shall be connected only to frame ground at either or both ends depending on the specific application. The means of connection of the shield and any associated connector are beyond the scope of this Standard.

### ANNEX A (informative)

#### GUIDELINES FOR CABLE APPLICATION

(This annex is not a formal part of the attached TIA/EIA Recommended Standard, but is included for information purposes only.)

#### A.1 Interconnecting cable

The following section provides further information to Section 5.3 and is additional guidance concerning operational constraints imposed by the cable media parameters of length and termination.

Generally, if more than one signal transmission line is required for an interface, twisted pairs are necessary to balance coupling reactance between individual conductors of adjacent pairs and thus reduce crosstalk.

#### A.1.1 Length

The length of the cable separating the generator and the load is based on a maximum loop resistance of 50  $\Omega$ , and a corresponding 125 mV loss of the signal.

The following examples given take only the dc effects into account in determining the maximum cable length. This would pertain to low speed operation only. The ac effects will limit the maximum cable length before the dc resistance for high speed applications. See A.2.

For the following cables gauges, the corresponding maximum length for a 50 mV signal loss is:

28 AWG	50 meters	(164 feet),
24 AWG	150 meters	(492 feet)

Longer lengths are possible, if the voltage attenuation is allowed to decrease the minimum generator differential output voltage to the maximum receiver threshold voltage (250 mV to 100 mV) for a 150 mV voltage attenuation or -7.9 dB. For the following cables gauges, the corresponding maximum length at a 150 mV signal loss is:

28 AWG	150 meters	(492 feet),
24 AWG	450 meters	(1.476 feet)

## A.1.2 Typical cable characteristics

## A.1.2.1 Parallel interface cable

The following characteristics apply to common parallel interface cable (as used for TIA/EIA-613, and other I/O interface standards) consisting of 25 twisted pairs surrounded by an overall shield:

## A.1.2.1.1 Parallel cable, physical characteristics

Conductor	28 AWG, 7 strands of 36 AWG, tinned annealed copper, nominal diameter 0.38 mm (0.015 inch)
Insulation	Polyethylene or polypropylene; 0.24 mm (0.010 inch) nominal wall thickness; 0.86 mm (0.034 inch) outside diameter
Foil Shield	0.051 mm (0.002 inch) nominal thickness aluminum/polyester laminated tape helically wrapped around the core
Braid Shield	braided 36 AWG, tinned copper with 80% minimum coverage, in electrical contact with the aluminum surface of the foil shield
Diameter	nominal overall cable diameter 9.5 mm (0.375 inch)
A.1.2.1.2 Paralle	l cable, electrical characteristics
DC Resistance	221 Ω / km (67.5 Ω/1000 feet)
Mutual Capacitanc	e 43 pF/m (13 pF/ft) at 1 kHz
Impedance	(characteristic, differential mode) 110 $\Omega$ nominal at 50 MHz
Propagation Delay	4.8 ns/m (1.46 ns/ft)
Attenuation	0.28 dB/m (0.085 dB/ft) at 50 MHz
Skew	(propagation delay) 0.115 ns/m (0.035 ns/ft)
Maximum Crosstal	k (Near End, NEXT) 30 dB at 50 MHz

## A.1.2.2 Serial interface cable

The following characteristics apply to a common Category 5 serial interface cable (as used for TIA/EIA-422-B, and other I/O interface standards) consisting of 4 unshielded twisted pairs surrounded by an overall jacket:

## A.1.2.2.1, Serial cable, physical characteristics

Conductor	24 AWG, 7 strands of 32 AWG, tinned annealed copper, nominal diameter 0.61 mm (0.024 inch)
Insulation	Polyethylene or polypropylene; 0.18 mm (0.007 inch) nominal wall thickness; 0.97 mm (0.038 inch) outside diameter
Foil Shield	optional
Braid Shield	optional
Diameter	nominal overall cable diameter 5.6 mm (0.22 inch)
A.1.2.2.2 Serial	cable, electrical characteristics
DC Resistance	84.2 Ω / km (25.7 Ω/1000 feet)
Mutual Capacitanc	e 48 pF/m (14.5 pF/ft) at 1 kHz
Impedance	(characteristic, differential mode) 100 $\Omega$ nominal at 50 MHz
Propagation Delay	4.8 ns/m (1.46 ns/ft)
Attenuation	0.17 dB/m (0.051 dB/ft) at 50 MHz

## Maximum Crosstalk (Near End, NEXT) 36.8 dB at 50 MHz

### A.1.3 Cable termination

The characteristic impedance of twisted pair cable is a function of frequency, wire size and type as well as the kind of insulating materials employed. For example, the characteristic impedance of average 28 AWG, copper conductor, plastic insulated twisted pair cable, to a 50 MHz sine wave will be on the order of 110  $\Omega$ .

The range of 90  $\Omega$  to 132  $\Omega$  allows for a range of media characteristic impedance to be specified. The nominal media characteristic impedance is restricted to the range of 100  $\Omega$  to 120  $\Omega$  to allow for impedance variations within the media. Depending upon the balanced interconnecting media specified, the termination impedance should be within 10% of the nominal media characteristic impedance.

## A.2 Cable length vs. data signaling rate guidelines

The maximum permissible length of cable separating the generator and the load is a function of data signaling rate and is influenced by the tolerable signal distortion, the amount of longitudinally coupled noise and common potential differences introduced between the generator and the load circuit commons as well as by cable balance. Increasing the physical separation and the interconnecting cable length between the generator and the effects of cable imbalance. Accordingly, users are advised to restrict cable length to a minimum, consistent with the generator to load physical separation requirements.

To determine the maximum data signaling rate for a particular cable length the following calculations / testing is recommended. First, the maximum DCR of the cable length (loop resistance) should be calculated, then the resulting signal attenuation should be calculated at the load. The voltage at the load must be greater than the receiver thresholds of 100 mV. For a conservative design, a maximum attenuation of 50 mV is recommended. Next eye patterns are recommended to determine the amount of jitter at the load at the application data signaling rate and comparing that to system requirements. Typically maximum allowable jitters tolerances range from 5% to 20% depending upon actual system requirements. This testing should be done in the actual application if possible, or in a test system that models the actual application as close as possible. Parameters that should be taken in account include: balanced interconnect media characteristics, termination, protocol and coding scheme, and worst case data patterns (pseudo random for example). The generator / receiver manufacturers and also the media manufacturers should provide additional guidance in predicting data signaling rate versus cable length curves for a particular generator / receiver and a particular media as this relationship is very dependent upon the actual characteristics of the selected devices and media.

When generators are supplying symmetrical signals to clock leads, the period of the clock, rather than the unit interval of the clock waveform, shall be used to determine the maximum cable lengths (e.g., though the clock rate is twice the data rate, the same maximum cable length limits apply).

#### A.3 Co-directional and contra-directional timing information

With co-directional (same direction as data) timing, there are minimal problems with proper clocking of the data bits since the difference between data and clock edges is mostly the result of generator and receiver skew and not the transmission line.

With contra-directional timing, the user is advised that generator and receiver skew are not the only items to be taken into account. The cable delay and skew must also be considered.

In both cases the clock should transition as close to the center of the data bit as possible.

#### ANNEX B (informative)

## B.1 Compatibility with other interface standards

The LVDS interface circuit is not intended for direct inter-operation with other interface electrical characteristics such as TIA/EIA-422-B, EIA-485, TIA/EIA-612, ITU-T (Formerly CCITT) Recommendation V.11, emitter coupled logic (ECL) or PECL.

Under certain conditions, inter-operation with circuits of some of the above interfaces may be possible but may require modification in the interface or within the equipment, or may require limitations on certain parameters (such as common mode range); therefore, satisfactory operation is not assured, and additional provisions not specified herein may be required.

## B.1.1 Generator output levels (figure B.1)

ŵ.

A generator complying to this Standard features a differential current source capable of delivering a loop current in the range of 2.5 mA to 4.5 mA. When loaded with a 100  $\Omega$  load, the resulting differential voltage across the resistor will be at least 250 mV and less than 450 mV (Vt). The center point is typically +1.2 V (Vos). These voltages are depicted in figure B.1.

Any balanced receiver device that guarantees and input range of at least 0V to +2.4V, and thresholds of 200 mV or less may directly inter-operate with the generator specified by this Standard and total noise is less than 50 mV.

The balanced receiver specified by this Standard may inter-operate with other balanced generators specified by other standards along as the balanced generator does not violate the maximum receiver input voltage range, and develops a differential voltage of at least 100 mV, and not greater than 600 mV. Inter-operation with generators that provide a greater differential voltage may also be possible with the use of an attenuating circuit. The actual arrangement of such circuits is beyond the scope of this annex.



Figure B.1 - Generator output levels

## B.1.2 Compatibility with IEEE 1596.3

This Standard features very similar DC electrical specifications to the IEEE 1596.3 standard titled: SCI-LVDS Low Voltage Differential Signals Specifications and Packet Encoding. Direct inter-operation should be possible at certain data signaling rates without the use of intermediate circuitry. This Standard specifies generic electrical characteristics of low voltage differential signaling interface circuits for general purpose applications.

### B.1.3 Compatibility with other interface standards

To determine whether direct inter-operation is possible with other interface standards, generator output levels and the receiver input specifications must be compared. Specifically the generator's differential output voltage, and offset voltage must be within the bounds of the receiver's input ranges. Correspondingly, the receiver's input thresholds and the input voltage range must be able to accept the generator's output levels. If this is the case, direct inter-operation is possible. If differences exists, additional provisions and or precautions may be required. This may include modification or additional circuitry inserted at the interface points or imposing limitations on certain parameters such as maximum common potential difference. The exact circuitry required is beyond the scope of this annex.

#### **B.2** Power dissipation of generators

Power dissipation is greatly reduced within the generator circuits compared to other differential standards which specify a voltage mode generator. The current mode generator can produce less spike current during transitions compared to a voltage mode generator. As data signaling rate increases, this component becomes more critical. This allows for the generator to operate into the 300 MHz region without the use of special integrated circuit packages or heat sinks. The load signal is specified between 250 mV and 450 mV typically with a 100  $\Omega$  load, with creates a small loop current of only 2.5 to 4.5 mA compared to the minimum 20 mA loop current for a differential TIA/EIA-422-B generator. Since the load current component in also reduced, this allows for highly integrated generator / receiver devices to be offered in one package or integrated with other VLSI controller integrated circuits.

## B.3 Related TIA/EIA standards

TIA/EIA-422-B Electrical Characteristics of Balanced Voltage Digital Interface Circuits

EIA-485 Standard for Electrical Characteristics of Generators and Receivers for use in Balanced Digital Multipoint Systems

TIA/EIA-612 Electrical Characteristics for an Interface at Data Signaling Rates up to 52 Mbit/s

## B.4 Other related interface standards

IEEE 1596.3 SCI-LVDS Low Voltage Differential Signals Specifications and Packet Encoding

ITU-T (formerly CCITT) Recommendation V.11 Electrical characteristics for balanced double-current interchange circuits for general use with integrated circuit equipment in the field of data communications

--

TELECOMMUTINICATIONS

MOUSTRY ASSOCIATION

·····

Huawei v. FISI Exhibit No. 1027 - 119/242

		Multi-Drop LVDS with Virtex-E FPGAs
XAPP231 (Version 1.0) Sept	ember 23, 1999	Application Note: Jon Brunetti & Brian Von Herzen
Summary	This application note de mance multi-drop applic many receivers to be dr indicate that the referen 311 Mbits/s. This applic layout guidelines. With FPGAs drive multi-drop receivers, reducing boa The Virtex-E driver actu by absorbing any reflect the line. This innovation many as 20 LVDS recei ence design, with high s	escribes how to use LVDS signaling for high-perfor- cations with Virtex-E FPGAs. Multi-drop LVDS allows riven by one Virtex-E LVDS driver. Simulation results nee design described here will operate from DC up to cation note includes DC specifications, microstrip and simple source and differential termination, Virtex-E LVDS directly, replacing costly TTL-LVDS drivers and rd area and skew for high-performance applications. hally improves signal integrity over other LVDS drivers ted energy at the source instead of passing it on down enables 311 Mb/s signaling on multi-drop lines with as vers, spanning distances of over four feet in the refer- signal integrity and noise immunity.
Introduction	LVDS uses differential s techniques. Multi-drop Virtex-E LVDS driver. Th the Virtex-E FPGA enat LVDS drivers can drive suitable for a broad varie eliminates costly TTL-LV high-speed differential s reduces the board area	ignaling to increase noise immunity over single-ended LVDS allows many receivers to be driven by one ne true differential LVDS input and output capability of oles this multi-drop application. Virtex-E multi-drop lines with fanouts of 20 to 1, making Virtex-E LVDS ety of high-load applications. The Virtex-E LVDS driver /DS translators, enabling the direct interface of logic to signaling. This integration reduces signal skew and needed to implement a high-performance application.
Multi-Drop LVDS Circuits	Figure 1 shows a typica the LVDS driver on the le along the length of the r signals in parallel at the made on standard PC b	I multi-drop LVDS application. The Q and $\overline{Q}$ outputs of eft connect serially to the inputs of the LVDS receivers multi-drop lines. A resistor $R_T$ terminates the Q and $\overline{Q}$ end of the multi-drop lines. Simple microstrip lines socards with ground planes suffice for this application.

XAPP231 (Version 1.0) September 23, 1999

www.xilinx.com 1-800-255-7778

**XILINX** 



Figure 1: Typical Multi-Drop LVDS Application

Microstrip Transmission Lines for Multi-Drop LVDS

2

Microstrip is a PCB (printed-circuit board) trace on the top or bottom layer of the PCB over a ground or power plane on the next inner layer. Figure 2 shows the cross-section of a microstrip transmission line. The trace width (w), trace height above ground plane (h), trace thickness (t), and the relative dielectric constant ( $\varepsilon_r$ ) of the PCB determines the microstrip characteristic impedance ( $Z_0$ ). Table 1 summarizes the characteristic impedance of the microstrip in Figure 2 for typical values of w and h on an FR4 PCB using 1 ounce copper.



x231\_01\_092099
Figure 2: Microstrip Transmission Line Cross-Section

www.xilinx.com 1-800-255-7778 XAPP231 (Version 1.0) September 23, 1999

## **XILINX**

#### Table 1: Microstrip Impedance for Typical Values of w and h.

Trace Width (w) Mils	Height Above Plane (h) Mils	Impedance (Z <sub>0</sub> ) Ohms
4	5	70
6	5	59
8	5	51
16	10	52
16	5	34
20	5	29
40	10	30
40	5	17

Notes: t = 1.4 mils (1 ounce copper)  $e_r = 4.5$  (typical FR4 at high frequencies) 1000 mils = 1 inch = 25.4 mm Impedence error =  $\pm 2\%$ 

Trace widths and heights above the plane are rounded to the nearest mil for ease of layout and fabrication. Note the microstrip transmission line impedance is approximately constant with the w/h ratio. A w/h ratio of four, gives approximately  $Z_0 = 29$  to 30 ohms. A w/h ratio of 1.6, gives approximately  $Z_0 = 51$  to 52 ohms. Using the w/h ratio approximation, the characteristic impedance of a microstrip with any plane spacing can be estimated.

Figure 3 is a sample layout of the Virtex-E multi-drop LVDS driver with source resistors and capacitor on the left, and the termination resistor on the right.



### Figure 3: Physical Layout of Virtex-E Multi-Drop LVDS Driver

XAPP231 (Version 1.0) September 23, 1999

www.xilinx.com 1-800-255-7778

#### Multi-Drop LVDS DC Specifications

LVDS outputs typically drive a  $\pm$  350 mV voltage swing (Q -  $\overline{Q}$ ), and the average of Q and  $\overline{Q}$ , (Q +  $\overline{Q}$ )/2, is sometimes referred to as the offset voltage or common-mode voltage. Typical LVDS output common-mode voltage is 1.25 V, and is set by the LVDS driver. For more information on multi-drop LVDS, read National Semiconductor's application note AN-1115, located at http:// www.national.com/an/AN/AN-1115.pdf. Table 2 summarizes the DC specifications of LVDS.

**XILINX** 

Table 2: Standard LVDS DC Specifications

DC Parameter	Conditions	Min	Тур	Max	Units
Output High Voltage for Q and Q	$R_T$ across Q and $\overline{Q}$ signals	-	1.38	1.6	v
Output Low Voltage for Q and Q	$R_{T}$ across Q and Q signals	0.90	1.03	-	v
Differential Output Voltage $(Q - \overline{Q}), Q = High$ $(\overline{Q} - Q), Q = Low$	$R_T$ across Q and $\overline{Q}$ signals	250	350	450	mV
Output Common- Mode Voltage (Q + Q)/ 2	$R_T$ across Q and $\overline{Q}$ signals	1.125	1.25	1.375	v
Differential Input Voltage (Q - Q), Q = High (Q - Q), Q = Low	Common-mode input voltage = 1.25V	100	350	_	mV
Input Common- Mode Voltage	Differential input voltage = ± 350 mV	0.25	1.25	2.25	v

#### Driving Multi-Drop LVDS from Virtex-E Devices

4

Figure 4 shows the complete schematic of the Virtex-E LVDS line driver driving 20 LVDS receivers in a multi-drop configuration. The receivers are either Virtex-E receivers or other off-the-shelf LVDS receivers. The LVDS signal is driven from a Virtex-E LVDS driver on the left, and is daisy-chained with two 29-ohm transmission lines and stubs to all 20 LVDS receivers at the OUT[1:20] and  $\overline{OUT}$ [1:20] nodes. Each LVDS receiver taps off the main multi-drop lines every 2.5 inches for a multi-drop line length of 50 inches. Each LVDS receiver tap line has a one inch maximum stub length with a 50-ohm transmission line impedance to ground, or a differential impedance of 100 ohms between the two stubs. A 44-ohm termination resistor R<sub>T</sub> is placed across the LVDS\_TERM and  $\overline{LVDS}$ \_TERM nodes close to the final LVDS receiver, on the right. Resistors R<sub>S</sub> and R<sub>DIV</sub> attenuate the signals coming out of the Virtex-E LVDS drivers with V<sub>CCO</sub> = 2.5V and provide a 22-ohm source impedance because the added load of the LVDS receivers brings the 29-ohm line down to an effective impedance of 22 ohms on average. The capacitor C<sub>SLEW</sub> reduces the slew rate from the Virtex-E LVDS driver, resulting in smaller reflections and less ringing at the receivers.

www.xilinx.com 1-800-255-7778 XAPP231 (Version 1.0) September 23, 1999





#### Figure 4: Virtex-E 20-Load Multi-Drop LVDS Schematic

x231\_04\_092099

Why would a 29-ohm transmission line be terminated at both ends with 22 ohm terminations? The answer lies in the behavior of transmission lines. When capacitive receivers and stubs load down a transmission line, the extra capacitance reduces the effective impedance. The receivers in Figure 4 have an effective load capacitance of roughly 9 pF, including receiver capacitance, trace and stub capacitance. A 9 pF capacitor placed every 2.5 inches on a 29 ohm line brings the line down to 22 ohms. Therefore, the reflections are minimized if the line is terminated into 22 ohms. For further information on effective transmission line impedance, see Howard W. Johnson, "High-speed digital design: a handbook of black magic," 1993, pp. 172-174. The section on equally-spaced capacitive loads provides the following equations:

#### If $Z_0 = \sqrt{L/C}$

where L = inductance / unit length

C = capacitance / unit length

and  $C_L$  = capacitance of each load

- N = number of loads
- H = total length of transmission line
- Then  $Z_{0EFF} = \sqrt{L / [C + N^*C_L/H]}$

Although the transmission line uses lower impedance than the typical impedance found in the specification used in Table 2, all the voltage swings comply with the LVDS standard. This means that any LVDS receiver will work correctly on this multi-drop line. In fact, the lower impedance results in a wider

XAPP231 (Version 1.0) September 23, 1999

www.xilinx.com 1-800-255-7778

### **XILINX**

trace, reducing inductance and skin-effect losses along the multi-drop lines. The two 29-ohm single-ended transmission lines can be microstrip, stripline, or the single-ended equivalent of a 58-ohm twisted pair or similar balanced differential transmission line. See Appendix A in Xilinx application note XAPP230, "The LVDS I/O Standard" for a discussion of transmission lines and terminations used in LVDS.

The multi-drop Virtex-E LVDS line driver adheres to all the standard ANSI/TIA/ EIA-644 LVDS Interface Standard DC input levels as specified in Table 2. The output common-mode voltage typically averages to V<sub>CCO</sub>/2. Component value derivations for R<sub>S</sub>, R<sub>DIV</sub>, and C<sub>SLEW</sub> can be found in Appendix B on page 10. The DC performance of Virtex-E LVDS meets or exceeds the ANSI/TIA/EIA-644 LVDS Interface Standard specifications shown in Table 2.

The Virtex-E multi-drop LVDS termination in Figure 4 differs from other LVDS source terminations in that it actually absorbs reflected energy at the source. While most LVDS drivers behave like a current source with a high output impedance, the Virtex-E multi-drop LVDS line driver behaves like a current source in parallel with a 22-ohm resistor, thereby improving the source termination for reflected signals. The 22-ohm source impedance of the Virtex-E LVDS driver absorbs nearly all differential reflections from the capacitive loads distributed along the multi-drop lines, reducing standing waves, undershoot, and noise levels compared to other LVDS drivers. The voltages at LVDS\_TERM and LVDS\_TERM and on the transmission lines meet or exceed all of the standard LVDS output levels shown in Table 2.

Figure 5 shows the typical step response of Virtex-E multi-drop LVDS drivers for the schematic in Figure 4. The top graph shows the single-ended waveforms at outputs 1, 10, and 20, corresponding to receivers at the beginning, middle, and end of the multi-drop line. The bottom graph shows the differential voltage at five receivers along the multi-drop line from beginning to end. All voltages are measured at the on-die differential input of the receiver. All received waveforms show similar characteristics with little undershoot or overshoot and negligible load reflections.

Figure 6 shows typical 311 Mb/s burst data (or 155.5 MHz clock) response of Virtex-E multi-drop LVDS outputs for the schematic in Figure 4. Single-ended and differential waveforms are shown for outputs 1, 10, and 20 along the multi-drop line. All received waveforms show similar characteristics with little or no undershoot/overshoot and negligible reflections. Some smoothing of the waveform occurs over the length of the multi-drop line loaded by the receivers, but the attenuation is minor. Even the last receiver sees nearly 400 mV peak at the end of the 50 inch line after 19 other receivers. The excellent performance of Virtex-E multi-drop LVDS can be attributed to its matched source impedance and the rise-time-reducing capacitor  $C_{\rm SLEW}$  at the source. The Virtex-E multi-drop LVDS driver is fully compatible with LVDS receivers from National Semiconductor and other companies.

www.xilinx.com 1-800-255-7778 XAPP231 (Version 1.0) September 23, 1999



7



Figure 5: Typical Step Response of Virtex-E Multi-drop LVDS Drivers

XAPP231 (Version 1.0) September 23, 1999

www.xilinx.com 1-800-255-7778

8

**XILINX** 



Figure 6: Typical 311 Mb/s Burst Data Response for Virtex-E Multi-drop LVDS Output for Schematic in Figure 4.

www.xilinx.com 1-800-255-7778 XAPP231 (Version 1.0) September 23, 1999

## **XILINX**

9

Conclusion	The Virtex-E FPGA transmits and receives multi-drop LVDS. The maximum data rate is 311 Mb/s or a clock of 155.5 MHz for the -7 Virtex-E speed grade. Virtex-E LVDS drivers provide significant improvement in signal integrity over other off-the-shelf LVDS drivers due to their matched source impedance which series terminates the transmission lines and minimizes source reflections. Reliable data transmission is possible for up to 20 LVDS receivers over electrical lengths of 8.25 ns (50 inches), limited only by skin effect losses in the PCB trace. Virtex-E FPGAs utilizing LVDS eliminate costly TTL-LVDS drivers and LVDS-TTL receivers, reduce board area, and reduce signal delay skew, while reliably transferring high-speed data and clocks over long distances between chips, boards, chassis, and peripherals.
Appendix A: PCB layout	Printed-circuit board layout guidelines for the Virtex-E multi-drop LVDS circuit in Figure 4 are as follows:
guidelines for Virtex-E multi-drop	<ol> <li>A multi-layer printed-circuit board with controlled transmission line impedances is required.</li> </ol>
LVDS	2) All transmission lines between LVDS drivers and receivers should be referenced to a common ground plane except when routed through a balanced differential transmission line such as twisted-pair. For twisted-pair and other balanced lines, utilize a grounded shield that connects to the ground planes at the beginning and ending of the twisted-pair cable to allow for common-mode return current. If no shield connection is available, take extra care to use symmetric and equal-length routing and ensure capacitive load balancing on the differential pair to prevent excessive common-mode to differential mode conversion. Do not split the ground plane under the signal path as this will cause large discontinuities from increased inductance.
	3) The resistors R <sub>S</sub> and R <sub>DIV</sub> should be placed close to the Virtex-E outputs for the Virtex-E multi-drop LVDS line driver. Place the parallel termination resistor R <sub>T</sub> close to the final LVDS inputs at the far end of the multi-drop line.
	4) The capacitor $C_{\mbox{SLEW}}$ should be placed close to resistors $\mbox{R}_{\mbox{S}}$ and $\mbox{R}_{\mbox{DIV}}$
	5) Symmetric and equal-length routing should be used of the multi-drop LVDS signal pair between source and destinations to maximize common-mode rejection. Route the two LVDS signals with minimal spacing between the traces along the multi-drop line and the stubs. If the trace spacing is less than the dielectric thickness to the ground plane, differential impedance effects must be included to determine the effective transmission line impedance since the trace impedance will be significantly affected by the differential impedance between the two traces. Wider spacing has a smaller effect on the impedance.
	6) Virtex-E provides dedicated LVDS input/output pairs for driving and receiving LVDS. The IOB registers driven from a single clock provide a convenient point to synchronize inputs and outputs.

XAPP231 (Version 1.0) September 23, 1999

www.xilinx.com 1-800-255-7778

Appendix B: **Component value** derivations for the Virtex-E multi-drop LVDS line driver

**XILINX** 

Referring to Figure 4, resistors R<sub>S</sub> and R<sub>DIV</sub> attenuate the signals coming out of the Virtex-E LVDS drivers and provide a matched source impedance (series termination) to the transmission lines. Values for  $R_S$  and  $R_{DIV}$  are determined by these two constraints. The equivalent source impedance REQ, including the Virtex-E driver impedance  $R_{DRIVER}$ , must equal the effective transmission line impedance, 22 ohms. Using the differential half-circuit:

 $(R_{DIV} \rightarrow R_{DIV}/2, R_T \rightarrow R_T/2),$  $R_{EQ} = (R_{DRIVER} + R_S) // (R_{DIV}/2) = Z_{0EFF}$ (1)

 $\rm R_S$  and  $\rm R_{DIV}$  are chosen to obtain the desired attenuation of the signal path from the Virtex-E driver to the LVDS destinations. The desired signal attenuation is defined as a.

> $\alpha = V_{SWING}(LVDS) / V_{CCO} = [(R_{DIV}/2) / (R_{DIV}/2) + R_{DRIVER} + R_S)]$ [R<sub>T</sub>/2 / (R<sub>T</sub>/2 + R<sub>EQ</sub>)]

 $R_T/2 / (R_T/2 + R_{EQ}) = 1/2$ , therefore,  $\alpha = V_{SWING}(LVDS) / V_{CCO} =$ (2) $[(R_{DIV}/2) / (R_{DIV}/2) + R_{DRIVER} + R_S)] / 2$ 

Using equations 1 and 2 and solving for  $\rm R_{DIV}$  and  $\rm R_S$  yields:

 $R_{S} = (Z_{0EFF} / 2\alpha) - R_{DRIVER}$ (3) (4)  $R_{DIV} = [4\alpha / (1 - 2\alpha)] [R_{DRIVER} + Rs]$ 

Substituting  $Z_{0EFF}$  = 22 ohms,  $R_{DRIVER}$  = 10 ohms,  $V_{CCO}$  = 2.5V, and  $V_{SWING}$ (LVDS) = 380 mV into Equations 2 - 4 and rounding to the nearest 1% value, the values of  $R_S$  = 61.9 ohms and  $R_{DIV}$  = 63.4 ohms are found, shown in Figure 4. The typical LVDS voltage swing of 350 mV is increased to 380 mV to offset skin effect losses at 311 Mb/s data rates near the end of the 50-inch multi data labeled. multi-drop lines.

C<sub>SLEW</sub> increases the rise time out of the Virtex-E multi-drop driver. Typically, c\_{SLEW increases the rise time out of the writex-E mutu-drop driver. Typically, the 10-90% rise time of LVDS is 500 ps. Using  $C_{SLEW}$ , the desired rise time is increased to approximately 1 ns. Using the differential half-circuit equivalent of Figure 4, ( $R_{DIV} -> R_{DIV}/2$ ,  $C_{SLEW} -> 2C_{SLEW}$ ), the driving point impedance for  $2C_{SLEW}$  is  $R_{EQ} // R_T/2 = R_{EQ}/2$ . The RC time constant is: ( $2C_{SLEW}$ )( $R_{EQ}/2$ ) =  $R_{EQ} C_{SLEW}$ .

By setting  $\tau$ , the RC time constant, equal to the original LVDS 10-90% rise time, the new 10-90% rise time will be nearly 1 ns. The value for  $C_{SLEW}$  is calculated as:

(5)  $C_{SLEW} = \tau / R_{EQ}$ Substituting  $\tau$  = 500 ps and R<sub>EQ</sub> = 22 ohms into Equation 5 and rounding up to the nearest 10% value, the value of C<sub>SLEW</sub> = 27 pF is obtained, shown in Figure 4.

10

www.xilinx.com 1-800-255-7778

XAPP231 (Version 1.0) September 23, 1999

## **XILINX**

**Revision History** 

Date	Version	Revision
9/23/99	1.0	Initial Xilinx release

а. 1

XAPP231 (Version 1.0) September 23, 1999

www.xilinx.com 1-800-255-7778



# **LVDS Multidrop Connections**



July 1999

Mixed Signal Products

SLLA054

#### IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

## Contents

1 Intro	oduction	1
<ul><li>2 Max</li><li>2.1</li><li>2.2</li></ul>	imum Number of Receivers         1       Best Case Analysis         2.1.1       DC Electrical Models         2.1.2       Driver Analysis         2.1.3       Common Mode Load         2.1.4       Differential Load         2.1.5       Receiver Input Leakage         2       Worst Case Analysis         2.2.1       TIA/EIA-644 Requirements         2.2.2       TI LVDS Characteristics	<b>2</b> 2 2 2 4 4 4 5 5 6
3 Max 3.1 3.2 3.3 3.4 3.5 3.6 3.7	imum Signaling Rate Obstacles         1       Driver Output Loading         2       Intersymbol Interference         3       Skew in Parallel Buses         4       Termination         5       Allowable Jitter         6       External Noise Coupling         7       Common-Mode Voltage Range	7 7 8 9 10
<b>4 Ben</b> 4.1 4.2	ch Verification 1 The Multidrop Setup 2 Equipment Setup	<b>11</b> 11 14
5 Mea 5.1 5.2 5.3 5.4	surement Results	<b>15</b> 17 17 22
6 Con 6.1 6.2 6.3	clusion	24 24 2 <b>7</b> 29
7 Refe	erences	30
Append	lix A Glossary A	-1

.

iii

`

## List of Figures

		-
1 0	Common Mode and Differential LVDS Bus Model	2
2 [	Differential Line Driver Model	3
3 5	Simplified LVDS Driver Model	3
4 C	Common Mode and Differential Driver Models	3
5 8	SN65LVDS31 Simplified Driver Model	4
6 5	SN65LVDS31 Common Mode and Differential Driver Models	4
78	Simplified SN65LVDS32 Receiver Model	5
8 5	SN65LVDS32 Common Mode and Differential Driver Models	5
9 5	Spec Compliant 20 Receiver Model	6
10	Loading Effects at a Receiver Input	8
11	Data Error Pattern	8
12	Typical Eye Pattern	10
13	Multidrop System With TI LVDS Evaluation Modules	11
14	Berg Sticks Connected to One Receiver Channel on the EVM	12
15	Multidrop Bank of 36 Receivers	13
16	Test Setup With Instrumentation	14
17	Output Jitter From Receiver 36 With Different Cable Lengths	16
18	Output Jitter Vs Signaling Rate at Different Cable Lengths	16
19	Output Jitter From a Single Point-to-Point Receiver	17
20	Output Jitter of a Nine Receiver Load Bank	19
21	Output Jitter of a Eighteen Receiver Load Bank	19
22	Output Jitter of a Twenty-Seven Receiver Load Bank	20
23	Output Jitter With a 1 m Cable and a Varied Number of Receivers	20
24	Output Jitter With a 3 m Cable and a Varied Number of Receivers	21
25	Output Jitter With a 10 m Cable and a Varied Number of Receivers	21
26	Output Jitter With a 30 m Cable and a Varied Number of Receivers	22
27	Percent Output Jitter From Every Fourth Load	23
28	Percent Output Jitter From Each Multidrop Load	24
29	Percent Output litter From a 35 Drop 21 ns Load	25
30	Output litter From an 18-Beceiver 17.1 ns Load	26
31	Output litter From an 13-Beceiver 12.3 ns Load	27
32	Output litter From an 15-Beceiver 14.3 ns Load	28
33	Output Jitter From an 11-Receiver 10.4 ns Load	28
34	Load Propagation Delay vs Signaling Rate	29
35	Beceiver Number vs Common Mode Voltage Bange	30
00	receiter teiner to commentation for a get the get to the get the second s	

SLLA054

iv

## LVDS Multidrop Connections

### Elliott Cole, P.E.

#### ABSTRACT

This application report describes design considerations for low-voltage differential swing (LVDS) multidrop connections. The report describes the maximum number of receivers possible versus signaling rate, signal quality, line length, output jitter, and common mode voltage range when multidrop testing on a single LVDS line driver transmitting to numerous daisy-chained LVDS receivers.

The LVDS receivers are wired to simulate a wire-wrapped or printed circuit backplane environment. The receivers are tested to monitor system response for different signaling rates and a varied number of receivers.

#### 1 Introduction

The most commonly used data transmission system, or topology, is known as the *Point-to-Point* application. The term *Point-to-Point* is used to describe a unidirectional system that consists of a single line driver connected to a single line receiver, that transmits data from *point A* to *point B* using one *speaker* and one *listener*. The term *multidrop*, defines a topology where one driver transmits data to more than one receiver. The *multidrop* application is the equivalent of sending data from *point B* 1, *point B* 2, *point B* 3, etc., since with this application, one *speaker* may have a *whole room full of listeners*.

In data transmission circuits, the output voltage transition time of a line driver is often the limiting factor in determining a maximum signal rate. This is usually due to an output stage not being fast enough to provide a *decent* pulse, however data rate limitations are also related to noise margin, crosstalk, and radiated and conducted emissions. Many conventional line drivers have a single-ended output with a long, slow voltage swing of several volts, a signaling rate may be further constrained by the increase in power dissipation as the signaling rate increases. Maximum Number of Receivers

### 2 Maximum Number of Receivers

Connecting multiple LVDS receivers to a single LVDS driver works well, but at some point, increasing the number of receivers overloads a single driver, and the system fails. The maximum number of receivers possible is examined in the following discussion with *best case* and *worst case* modeling.

#### 2.1 Best Case Analysis

#### 2.1.1 DC Electrical Models

The effect that multiple receivers have on a driver is calculated by examining the output model of an LVDS driver and the input model of an LVDS receiver. The common mode and differential models shown in Figure 1 represent an LVDS bus consisting of an LVDS driver, the interconnection, and the LVDS receiver.



Figure 1. Common Mode and Differential LVDS Bus Model

### 2.1.2 Driver Analysis

Figure 2 displays an LVDS driver model from Annex C of the TIA/EIA-644 standard. The model is complex, but useful in developing a simplified differential line driver model for the examination of driver response to output load increases. For this purpose, the simple model of an SN65LVDS31 line driver is developed in Figure 3.

SLLA054







Figure 3. Simplified LVDS Driver Model

Output differential drive and common mode offset models are derived from the simplified model of Figure 3 and modeled individually in Figure 4.



Figure 4. Common Mode and Differential Driver Models

Values are assigned to each source and impedance by using data sheet specifications and IBIS models for the SN65LVDS31. These values are obtained from a straight line approximation of the actual IBIS model and are shown in Figure 5.

LVDS Multidrop Connections







Using the derived values in this model, individual common mode and differential models are developed in Figure 6.





#### 2.1.3 Common Mode Load

The model for the common mode output of the SN65LVDS31 shows the driver consists of a small current source and a 1500  $\Omega$  load develops a 1.2 Vdc common mode voltage. The current source is capable of maintaining the 1.2 Vdc within the limits of the 800  $\mu A$  source, but loads beyond this limit will cause the common mode output to shift.

### 2.1.4 Differential Load

The nominal driver output is modeled differentially as a 4 mA source with an output impedance of 1100  $\Omega$  load; the resulting (nominal) current is 3.66 mA at the termination resistor, producing a differential voltage (Vod) of 366 mV across the inputs of the receiver. The LVDS standard specifies a minimum differential voltage of 250 mV, which occurs if the termination resistance decreases to 67  $\Omega$ . The differential model also contains an offset voltage modeled as a 25 mV voltage source resulting from a mismatch of the individual outputs. This mismatch can cause the output voltage levels to change differentially by 50 mV as the current source varies. The open circuit differential-output voltage of the driver without the 100  $\Omega$  termination resistor will not remain at 4.4 Vdc, but will ramp up to Vcc.

#### 2.1.5 Receiver Input Leakage

The SN65LVDS32 simplified receiver model in Figure 7 and the common mode and differential models of the receiver in Figure 8 are developed with the same derivation technique as the SN65LVDS31 driver.

SLLA054







Figure 8. SN65LVDS32 Common Mode and Differential Driver Models

The receiver for the SN65LVDS32 models has an extremely high input impedance when compared to the 100  $\Omega$  termination resistor. The common mode model has very little impact on the overall system when compared to the driver. The same is true of the differential model which is the equivalent of a 6  $\mu$ A source compared to the 4 mA source of the drivers. It would take a large number of receivers (over 100) before the effects would interfere with the performance of an overall system.

#### 2.2 Worst Case Analysis

#### 2.2.1 TIA/EIA-644 Requirements

Although both devices modeled above meet the requirements of TIA/EIA-644, there are LVDS specifications that need to be addressed.

When the standard was developed, it was specifically intended for lower signaling rates and point-to-point applications, and LVDS signal *edges* running in high-speed applications like multipoint or multidrop were clearly not envisioned. As a result, parameters that would ultimately be affected by these new applications are not completely defined in the standard.

Two of these *undefined* parameters are the common mode currents in an LVDS driver and receiver. The standard does define a common mode voltage range via the ground potential difference voltage (Vgpd) of  $\pm 1$  Vdc, however the maximum allowable common mode current between a driver and receiver(s) is yet to be defined.

Another parameter that does not lend itself to multipoint or multidrop applications is the leakage current out of (or into) each receiver pin, which is modeled for the SN65LVDS32 in Figure 7 as a 3 nA current source. The standard states that leakage current *shall not exceed 20*  $\mu$ A. The direction for the current is not specified. Therefore the specification is met if one receiver pin has a leakage current of –20  $\mu$ A, and the other pin +20  $\mu$ A.

LVDS Multidrop Connections

Maximum Number of Receivers

**NOTE:** Current leakage can occur with another manufacturer's parts if the failsafe configuration of the receiver is based upon biasing one terminal high and the other terminal low.

Theoretically then, a resulting 40  $\mu$ A *loop* current will now be working against the differential output voltage (Vod) of the driver. The nominal output of the driver model is 366 mV (4 mA across an equivalent resistance of 91.5  $\Omega$ ) and the minimum allowable Vod for a driver is 247 mV, therefore a 40  $\mu$ A loop current leaves an operating margin of approximately 116 mV.

Utilizing this margin, 31 receivers (116 mV/3.66 mV per receiver) can be connected to the driver before dropping below the minimum Vod; however, any desired margin lowers this number accordingly. For example, if a 50 mV noise margin and 50 mV ground potential difference margin are desired, the maximum number of receivers drops to 5. This condition, modeled with 20 theoretical LVDS receivers, is illustrated in Figure 9.



Figure 9. Spec Compliant 20 Receiver Model

The 20 receivers establish a 0.8 mA current working against the differential voltage generated by the driver. The 20 resistors in parallel develop an equivalent system impedance of approximately 90  $\Omega$ , which results in a 288 mV difference voltage across the 100  $\Omega$  termination resistor, leaving little room for a system performance margin.

**NOTE:** The LVDS receiver is theoretical, and the values are used to demonstrate what could happen based upon the present LVDS standard. The LVDS committee reviewing the standard should address these issues.

#### 2.2.2 TI LVDS Characteristics

TI LVDS receivers have both inputs pulled up through 300 k $\Omega$  resistors. Since both inputs are pulled up internally, the resulting loop current is the *difference* between the input leakage currents of each pin, and not the sum of the two currents as demonstrated in the example above, where nonTI parts are modeled.

Other manufacturers employ a configuration that results in a differential *loop* current very near the 40  $\mu$ A allowable limit. Although the devices meet the LVDS specification and work in point-to-point applications, they would not perform well in the multidrop application with a large number of drops.

SLLA054

### 3 Maximum Signaling Rate Obstacles

Many factors come into play when sending digital signals over copper wire at megabits-per-second rates. Signaling rates and bandwidth have increased dramatically in the last few years, and cable and connector manufacturers are struggling to keep pace with newer and faster silicon. While many of the factors affecting maximum signaling rate are nothing new, the problems they pose are a concern whether the signaling rate is kilobits-per-second or megabytes-per-second.

#### 3.1 Driver Output Loading

The LVDS line driver converts a single-ended logic signal (LVTTL) to the differential output levels and common mode voltage specified in the LVDS standard. The voltage levels are required to drive the transmission line and termination resistor at the receiver input, but as transmission line length increases, so does its effect on the driver. The dc resistance of a CAT5 cable is specified (TIA/EIA-568-A) not to exceed 9.38  $\Omega$ /100 meters, which equates to a decrease of 35 mV in the Vod of an LVDS driver with a 100 m cable. However, the standard recommends a maximum distance for LVDS transmission of *up to 30 m*, which places the Vod loss in the range of 10 mV.

Cables also attenuate an ac signal (TIA/EIA1–568-A). The permissible attenuation allowed for a CAT5 cable may be derived with the following equation;

Attenuation (f) = 
$$1.967\sqrt{f} + 0.023 \times f + \frac{0.050}{\sqrt{f}}$$

Where f is the applied frequency

Another consideration is a cable's characteristic impedance (Zo). The TIA/EIA-644 LVDS specifies the use of 90  $\Omega$  to 132  $\Omega$  transmission lines (other values may be used in nonstandard applications). Since the output impedance of an LVDS driver is significantly greater than Zo, reflections are created as signals propagate from the device, creating a trade-off between driver power dissipation and output impedance matching of the driver with the cable.

#### 3.2 Intersymbol Interference

Maximum signaling rate is also affected by intersymbol interference (ISI). While this discussion is not restricted to the multidrop application, the effect may be more pronounced in a multidrop system due to the increased capacitive loading of multiple receivers on a transmission line. Capacitive loading induced ISI causes errors that are pattern (or data) dependent. The influence of ISI on a driver's output signal is shown in Figures 10 and 11.

LVDS Multidrop Connections



Figure 10. Loading Effects at a Receiver Input

Capacitive loading may not be as apparent at lower signaling rates because a signal has time to make the transition and settle to a steady-state level before the next transition occurs. At higher signaling rates, as shown in Figure 11, a signal may not have sufficient time to make a transition detectable by a receiver, resulting in data errors.



#### 3.3 Skew in Parallel Buses

The output of a SN65LVDS31 driver changes state in about 500 ps. The interconnection to a receiver greater than a few centimeters can be closely modeled as a resistive load and a time delay. Systems that use multiple LVDS drivers to form a parallel bus need the same time delay for all channels, as differences will cause a timing skew and possible data errors between channels. For example, consider a parallel bus system with a 400 Mbps signaling rate, a timing budget of 650 pS for the rising edge, 650 pS for the falling edge, and 1200

8

SLLA054

Maximum Signaling Rate Obstacles

pS for the steady state level. If the propagation delay of the cable is 5 nS/meter, a 20 cm difference in cable length between two channels will cause a skew of 1 nS, or 40% of the timing budget. This problem becomes more manageable as many cable manufacturers now spec multiple twisted pair cables with a maximum skew between pairs, often listed as a difference in propagation delay between pairs of conductors per unit length of cable.

#### 3.4 Termination

The transmission line between driver and receiver is terminated at the receiver input, with a resistance approximately equal to the line's characteristic impedance, for two reasons. First, an LVDS driver is a current mode device and the differential voltage is generated at the receiver inputs across this termination resistor. Secondly, almost all transmission systems require some type of termination to minimize reflections back into the line. Higher frequency components (fundamental and harmonic) reflect back to the source if termination resistance does not closely match the characteristic impedance of a transmission line. While allowable reflection in a system depends upon its design and tolerable noise margin, matching the nominal characteristic impedance of the cable to  $\pm 10\%$  of the termination resistor value is generally sufficient. The TIA/EIA-644 specifies termination within the range of 90  $\Omega$  to 132  $\Omega$ , or a nominal value of 100  $\Omega$  across the inputs of an LVDS receiver.

A termination resistor is placed across the inputs of the last receiver in a multidrop application, which means that ideally, balanced driver current flows through the entire transmission line. Although other receivers connected to the line do not draw significant current, the connectors and short lines to each of the additional receivers create *stubs* on the transmission line. Each of these stubs is modeled as a small lumped capacitance attached to the line, creating a mismatch at that point on a transmission line. It is difficult to maintain the characteristic impedance of a line after the first stub, and the small mismatch increases with each successive *drop* along the line. The overall effect results in a degraded signal quality, slower signal transitions, and an increase in intermodulation products. It is therefore evident that a maximum possible signaling rate decreases as system noise and signal jitter increases with each additional drop.

#### 3.5 Allowable Jitter

The required quality of a signal leaving a receiver is ultimately dictated by the quality of the downstream equipment in a system. Signal quality is not a major concern if the downstream equipment is high-end decoding equipment with error correction and calibration capabilities. However, if downstream equipment is low end, then the quality of the receiver output may need to be extremely *clean*.

The most common method of quantifying signal quality is by measuring jitter in the eye-pattern of a receiver's output. An eye-pattern includes all the effects of systemic and random distortion and reveals the time during which a signal may be considered valid. Figure12 portrays a typical eye-pattern with the important parameters identified.

LVDS Multidrop Connections

Maximum Signaling Rate Obstacles



Figure 12. Typical Eye Pattern

The jitter values obtained from eye-pattern measurements are often reported as *percent jitter,* the percentage of time that jitter takes out of each bit.

 $Percent Jitter = \frac{Absolute Jitter}{Time Unit Interval} \times 100$ 

The time unit interval (UI) is the reciprocal of the signaling rate, therefore percent jitter represents the portion of UI during which a logic state should be considered indeterminate.

## 3.6 External Noise Coupling

One of the benefits of LVDS is the superior noise immunity of the balanced differential interface between driver and receivers. This benefit outweighs the fact that two wires and connector pins are required for data transmission. The effects of noisy environments and interference from other equipment are minimized because transient noise and spikes are coupled onto both conductors at the receiver input. The receiver responds to the *difference* in signal levels across the input and this transience is present on both input conductors, it is essentially ignored and has minimal impact on system performance. While differential signaling has this advantage over single-ended signaling, both techniques are still susceptible to the other external noise sources.

#### 3.7 Common Mode Voltage Range

Another obstacle of concern is ground potential differential voltage (Vgpd), which occasionally occurs when the driver and receiver are in different locations with separate power supplies. When the ground reference of the driver's and receiver's power supplies is not common, a dc offset between the driver and receiver may develop. The LVDS standard addresses this problem by requiring that any dc offset stay within a  $\pm 1$  Vdc range, a 3.3 V LVDS system may require that a dedicated ground line or *water-pipe* ground be used between the driver's and receiver's power supplies.

SLLA054

10

Huawei v. FISI Exhibit No. 1027 - 144/242
## **4 Bench Verification**

Now that the major obstacles limiting signaling rate have been addressed, the LVDS multidrop system is examined on the bench.

## 4.1 The Multidrop Setup

A basic multidrop system consists of one LVDS driver connected to multiple I VDS receivers. TI's LVDS evaluation module (EVM) is shown in Figure 13.



Figure 13. Multidrop System With TI LVDS Evaluation Modules

LVDS Multidrop Connections

Bench Verification

The EVM is constructed with SMA connectors on one receiver channel. The remaining channel connections lead to empty solder pads on the edge of the board. Two-wire terminal posts (Berg Sticks<sup>TM</sup>) are soldered to two of the receiver's edge pads. These posts facilitate the two-wire connection to an adjacent EVM receiver channel, providing for a *daisy-chain* of 36-receiver channels. Figure 14 is a closeup of the *Berg Sticks* installed on one EVM.



Figure 14. Berg Sticks Connected to One Receiver Channel on the EVM

The 36 EVMs are bolted together with threaded rod, slid through the banana jack connectors of each EVM, then fitted with flat washers and nuts on both sides of each EVM. This creates the equally spaced multidrop bank of 36 receivers shown in Figure 15. Power ( $V_{CC}$  and ground) is then applied to the bank by connecting a dedicated supply to the metal rods. Thirty-five 7,62 cm (3") length twisted pair wires are used as jumpers from one receiver connection to the next. A 100 W termination resistor is installed between the inputs of the last (farthest) EVM. Another EVM is set up as the *driver*, mounted and powered separately, from the *load bank* of receivers.

Berg Sticks is a trademark of Berg Electronics.

12 SLLA054

Bench Verification



Figure 15. Multidrop Bank of 36 Receivers

LVDS Multidrop Connections

#### Bench Verification

## 4.2 Equipment Setup

The Tektronix HFS-9003 signal generator in Figure 16 (top shelf on the left), employed as the signal source for the multidrop system is adjusted as follows:

- Pattern: NRZ, pseudo-random binary sequence (PRBS)
- Input high level: 2.7 Vdc
- Input low level: 0.0 Vdc
- Slew rate: 800 ps

The Tektronix HFS-9003 signal generator is capable of generating a pseudo-random binary sequence (PRBS) data pattern at signaling rates up to 630 Mbps, with data patterns not repeated in the same sequence for  $2^{16}$ –1 (64K) bits. The setup is monitored with the Tektronix 784D oscilloscope on the right side of the photo, and powered with the two small Hewlett Packard power supplies on the bench behind the load bank. One of these supplies the driver, while the other supplies the load bank, with both set to 3.3 Vdc.





SLLA054

At high data rates, the influence of equipment used to measure a signal of concern should be minimized, therefore probe heads should behave like a low-capacitance, high-impedance load with high bandwidth. For this test, the Tektronix 784D oscilloscope and Tektronix P6247 differential probes are used, since both scope and probe have a bandwidth of 1 GHz and a capacitive load of less than 1 pF. For signals in the range of 400 Mbps and above, an even higher bandwidth is recommended (as a rule of thumb, the fifth harmonic, i.e. 2 GHz, should be able to be detected), but at this time, no faster differential probe head is available.

The problems associated with the triggering jitter are eliminated by using a separate output channel from the HFS-9003, as the trigger source for the TDS784D oscilloscope.

The transmission cable is a Belden MediaTwist<sup>™</sup> (CAT5) cable containing four unshielded twisted pair (UTP) conductors. The jumpers used to connect each receiver together are constructed by cutting nine 7,62 cm (3") pieces of MediaTwist, removing the four pieces of twisted pair from each piece, then stripping about a half inch of insulation from both ends of each twisted pair.

#### 5 Measurement Results

Four series of tests will be completed in order to determine the receiver number vs cable length and the receiver number vs signaling rate:

- Output Jitter vs Signaling at Different Cable Lengths
- Output Jitter From a Single Point-to-Point Receiver
- Output Jitter of Varied Load Conditions
- Output Jitter Percent From Every Fourth Load

## 5.1 Output Jitter From Receiver 36 With Different Cable Lengths

The first series of signal length (Mbps) measurements will be taken between the driver and the 36<sup>th</sup> receiver load bank. The measurements will be performed using varied lengths of cable to examine the system response to all 36 of the EVM receivers.

- Insert the 100 m cable connectors into the driver EVM Berg-Stick connectors.
- Insert the 100 m cable connectors into the first driver EVM Berg-Stick connectors (Receiver 1).
- Record data from the 36<sup>th</sup> EVM receiver for each signaling rate (Mbps) Figure 17.
- Shorten the cable (90 m, 80 m through 1 m) between the driver and the receiver load bank.
- Repeat the series of signal length (Mbps) measurements for each cable length and record the data.

MediaTwist is a trademark of Belden Wire and Cable Company.

LVDS Multidrop Connections





The results of the tests are presented in Figure 17 and clearly show that output jitter is proportional to cable length, but the data format is not in the *conventional* format for percent jitter. In Figure 18 the same data is replotted as percent jitter.



Figure 18. Output Jitter vs Signaling Rate at Different Cable Lengths

SLLA054

16

Huawei v. FISI Exhibit No. 1027 - 150/242

# 5.2 Output Jitter From a Single Point-to-Point Receiver

The second series of signal length (Mbps) measurements will be taken between the driver and the 36<sup>th</sup> EVM receiver only. The measurements will be performed using varied lengths of cable to examine the system response to the 36<sup>th</sup> EVM receiver only.

- Remove the jumper wires between the 35<sup>th</sup> and 36<sup>th</sup> EVM receivers.
- Insert the 30 m cable connectors into the driver EVM Berg-Stick connectors.
- Insert the 30 m cable connectors into the 36<sup>th</sup> EVM receiver Berg-Stick connectors.
- Record data from the 36<sup>th</sup> EVM receiver for each signaling rate (Mbps) Figure 19.
- Shorten the cable (10 m, 3 m, and 1 m) between the driver and the 36<sup>th</sup> EVM receiver.
- Repeat the series of signal length (Mbps) measurements for each cable length and record the data.

The results of the tests are presented in Figure 18.



Signaling Rate (Mbps)

# Figure 19. Output Jitter From a Single Point-to-Point Receiver

## 5.3 Output Jitter of Varied Load Conditions

The third series of signal length (Mbps) measurements will be taken between the driver and varied EVM receiver load drops. The measurements will be performed using varied lengths of cable to examine the system response to the varied EVM receiver load drops.

- Remove the jumper wire between the ninth and tenth EVM receivers.
- Insert the 30 m cable connectors into the driver EVM Berg-Stick connectors.
  Insert the 30 m cable connectors into the ninth EVM receiver Berg-Stick
- connectors.

LVDS Multidrop Connections

## Measurement Results

- Record data from the ninth EVM receiver for each signaling rate (Mbps) Figure 20.
- Shorten the cable (10 m, 3 m, and 1 m) between the driver and the ninth EVM receiver.
- Repeat the series of signal length (Mbps) measurements for each cable length and record the data.
- Remove the jumper wire between the 18<sup>th</sup> and 19<sup>th</sup> EVM receivers.
- Insert the 30 m cable connectors into the driver EVM Berg-Stick connectors.
- Insert the 30 m cable connectors into the 18<sup>th</sup> EVM receiver Berg-Stick connectors.
- Record data from the 18<sup>th</sup> EVM receiver for each signaling rate (Mbps) Figure 21.
- Shorten the cable (10 m, 3 m, and 1 m) between the driver and the 18<sup>th</sup> EVM receiver.
- Repeat the series of signal length (Mbps) measurements for each cable length and record the data.
- Remove the jumper wire between the 27<sup>th</sup> and 28<sup>th</sup> EVM receivers.
- Insert the 30 m cable connectors into the driver EVM Berg-Stick connectors.
- Insert the 30 m cable connectors into the 27<sup>th</sup> EVM receiver Berg-Stick connectors.
- Record data from the 27<sup>th</sup> EVM receiver for each signaling rate (Mbps) Figure 22.
- Shorten the cable (10 m, 3 m, and 1 m) between the driver and the 27<sup>th</sup> EVM receiver.
- Repeat the series of signal length (Mbps) measurements for each cable length and record the data.
- The results of the tests are presented in Figures 20, 21, and 22.

18 SLLA054



Figure 21. Output Jitter of an Eighteen Receiver Load Bank

LVDS Multidrop Connections

Measurement Results



Figure 22. Output Jitter of a Twenty-Seven Receiver Load Bank

Combine the jitter data test results from all three series of tests (Figures 18 through 22). Examine the effect of an increasing number of loads at a fixed cable length Figures 23 through 26.



Figure 23. Output Jitter With a 1 m Cable and a Varied Number of Receivers

SLLA054

Measurement Results



Figure 25. Output Jitter With a 10 m Cable and a Varied Number of Receivers

LVDS Multidrop Connections





Figure 26. Output Jitter With a 30 m Cable and a Varied Number of Receivers

#### 5.4 Percent Output Jitter From Every Fourth Load

The fourth series of signal length (Mbps) measurements will be taken first between the driver and the first EVM receiver only, then from every fourth EVM receiver in the 36 EVM receiver load bank. The measurements will be performed using a 15,24cm (6") cable. The HFS-9003 will be adjusted for a signaling rate of 50 Mps, then incremented in 50 Mps steps to 300 Mps, measuring the output jitter at each increment.

• Remove the jumper wires between the first and second EVM receivers.

- Insert the six-inch cable connectors into the driver EVM Berg-Stick connectors.
- Insert the six-inch cable connectors into the first EVM receiver Berg-Stick connectors.
- Adjust the HFS-9003 signaling rate to 50 Mps
- Record data from the first EVM receiver for each signaling rate (Mbps) Figure 27.
- Adjust the HFS-9003 signaling rate in increments of 50 Mps, up to 300 Mps, and measure the output jitter at each increment.
- Connect the jumper wires between the first and second EVM receivers.
- Continue testing every fourth EVM receiver load in the 36 EVM receiver load bank.

The results of the tests are presented in Figure 27.

SLLA054



Figure 27. Percent Output Jitter From Every Fourth Load

This report provides basic design guidelines and recommendations for determining operating margins, distance between the transmitter and the receivers, and the optimal signaling rates to the number of LVDS receivers.

## 6.1 Receiver Number vs Cable Length

While the effect of increased cable length is apparent in Figure 18, performance of the shorter length cables (30 m) indicates that load number impacts a system as much as cable length. This is obvious when the multidrop system plots in Figure 18 are compared with the single point system plots in Figure 19. The point at which each plot crosses the 20% jitter line in Figure 20 through Figure 22 clearly demonstrates this increased loading effect.

Not as obvious in Figure 20 through Figure 22 is that the longer cables in these plots appear to both delay and attenuate reflected signals more than the shorter cables. It appears that although cable length increases jitter, length seems to reduce the high and low peaks of the output jitter caused by jumpers and stubs in the load bank. Figure 23 through Figure 26 display this unexpected characteristic with a decrease in the dramatic fluctuations of the 1 m and 3 m plots, on the 10 m and 30 m plots. The longer cables effectively smooth out the minimum and maximum peaking evident in the shorter lengths, however overall performance of the system still degrades rapidly with increased cable length.

LVDS Multidrop Connections

Figure 27 illustrates the fact that data taken at the last receiver (EVM #36), does not represent the worst case jitter in the load bank. It appears that the stub lengths and connectors along the load contribute noise and jitter to the system, but the fact that the slope is negative between loads 32 and 36 implies that the termination at the last load attenuates jitter. The positive slope of the first four loads (except at 200 Mbps) indicates that the cable and driver also attenuate system jitter generated along the load bank. These effects are amplified in the higher signaling rates.



Figure 28. Percent Output Jitter From Each Multidrop Load

An examination of possible attenuation by the transmission cable and driver with a 1 m cable is recorded in Figure 28 as the output jitter from each load. These results again present a positive slope at the beginning of the load bank and a negative slope at the end. While a gradual noise increase is expected with an increase in cable length, clearly this extra noise is being generated by the stub and connectors along the load bank.

It is also apparent that jitter levels shift along the load bank as the signaling rate is changed, establishing a *characteristic wave* of the load bank. The number of loads and the propagation delays introduced by the cables between receivers directly influence this wave, which in the test setup are the 7,62 cm (3'') jumpers between EVMs. Based on these results, measurements of the propagation delay are made across the entire load bank. The fundamental and harmonic signaling rates related to this delay are examined.

Huawei v. FISI Exhibit No. 1027 - 158/242

SLLA054

A delay of 20.9 ns is measured from the output of the first receiver (#1) to the output of the last receiver (now #35 since the receiver output pins on one of the loads was damaged during the previous test). This 20.9 ns delay equates to a characteristic signaling rate of 47 Mbps (1/21 ns), and a third harmonic of 141 Mbps. If a standing wave is being generated along the load bank, then this wave should shift along the load bank as the signaling rate is changed.

Increasing the signaling rate in quarter-wave increments of 12 Mbps, the next series of tests are performed with an initial signaling rate of the third harmonic. The second test is performed with the signaling rate increased to 155 Mbps, then increased again to 167 Mbps, and finally 179 Mbps. The results are plotted with third order poly nominal trend lines in Figure 29, employed to examine the wave more clearly.

Next, the load bank is reconfigured to approximate the same characteristic wave using half the number of receivers (#19 - #36) and doubling the line length between EVMs from 7,62 cm (3") to 15,24 cm (6"), using a 1 m cable from the driver to EVM #19. This should create a load bank of 18 receivers with a propagation delay somewhere near the original.

The delay between the output of the first load (#19) and the last load (#36) was 17.2 ns, corresponding to a characteristic rate of 58 Mbps. As done previously, the third harmonic with quarter wavelength increases in the signaling rate are now applied to the driver, with results plotted in Figure 30.



Figure 29. Percent Output Jitter From a 35 Drop 21 ns Load

LVDS Multidrop Connections





Figure 30. Output Jitter From an 18-Receiver 17.1 ns Load

The wave, generated by reflections from connectors and stubs present on each EVM, shifts along the load bank as a function of the signaling rate. The output jitter of the first load *will* not be the worst case, and the output jitter from the last load *may* not be the worst case in a system.

A closer examination of another source of jitter is made at the termination resistor, across the inputs of the last receiver in the load. As expected, the rise and fall times of the signal are much faster with this 18-receiver load bank than with the 36-receiver load bank. To analyze this apparent signal decay more closely, the short 7,62 cm (3") jumpers are reinstalled across the 35-receiver loads and a 500 O series resistor is added in series with the bank on a short cable from the driver. The 100 O termination resistor is removed to effectively measure the time constant of the signal decay.

The HFS-9003 is adjusted for a 1 Vp-p 1 kHz pulse and applied to the driver input. The decay time of the signal is measured across the receiver inputs of the last load; this decay time divided by the 500 O resistance results in a total value of 640 pF for the entire bank. This breaks down to just over 18 pF (640/35) for each EVM and jumper, and it increases to 20 pF with the long 15,24 cm (6") jumpers installed.

Increased capacitance causes slower rise and fall times, therefore the time that edges are within a receiver threshold window increases. With this effect, jitter at the input of a receiver is presented for a longer period of time, then the receiver itself increases this jitter again as a near-linear function of signaling rate (approximately 1 ps of jitter per Mbps).

SLLA054

26

Huawei v. FISI Exhibit No. 1027 - 160/242

# 6.2 Receiver Number vs Signaling Rate

Guidelines for determining the maximum allowable signaling rate that can be used with a particular number of receivers can now be established. It has already been determined that one load (EVM and jumper) adds approximately 1 ns of propagation delay and 20 pF of capacitance. Therefore, a plot of propagation delay (# of loads) versus the signaling rate that results in an output jitter of 15% becomes a practical design tool. More propagation delay measurements are needed to complete this graph.

The next series of measurements made on a 13-receiver load (#24 through #36) with 15,24 cm (6") jumpers, yields a propagation delay of 12.3 ns. Based on the previous results, signaling rates approximately twice the fundamental period, result in jitter levels near 15%, signaling rates of 162 Mbps ( $2 \times 1/12.3$  ns) and 142.5 Mbps ( $1.75 \times 1/21.3$  ns) for the quarter wavelength shift are used with results plotted in Figure 31.



Figure 31. Output Jitter From an 13-Receiver 12.3 ns Load

The 2x signaling rate yields a peak jitter of 16%. The load bank is increased to 15 receivers and a 14.3 ns load delay is measured. Signaling rates of 140 Mbps  $(2 \times 1/14.3 \text{ ns})$ , 157 Mbps  $(2.24 \times 1/14.3 \text{ ns})$ , and 175 Mbps  $(2.5 \times 1/14.3 \text{ ns})$  will be used for this test. The resulting 2.25x quarter-wave shifted rate of 157 Mbps nearly reaching the 15% jitter mark is shown in Figure 32.

LVDS Multidrop Connections



Figure 32. Output Jitter From an 15-Receiver 14.3 ns Load

Remove four jumpers from the load bank to create an 11-drop, 10.4 ns load. When the value of the 2x ( $2 \times 1/10.4$  ns = 192 Mbps) was recorded, the results were already above 15% jitter. Tests were then made with *1.75x* (168 Mbps) and *1.5x* (149Mbps) signaling rates. The results are shown in Figure 33.



Figure 33. Output Jitter From an 11-Receiver 10.4 ns Load

SLLA054

Tests are repeated with loads of 30, 11, 6, and 3 receivers, and the measurements are combined with earlier results for the plot in Figure 32. The graph confirms expectations of a linear relationship between propagation delay and a 15% jitter signaling rate. (This graph could be titled *Load Capacitance vs Signaling Rate.*)

The data in Figure 34 may be useful in multidrop system development, if the same constraints utilized in the test setup are maintained. Stub lengths are 4 cm or less and the single drop capacitance is approximately 20 pF if the 15,24 cm (6") cable length between loads is used. The transmission cable from the driver to the receiver bank is 1 m, however, this can be relaxed up to 10 m since there is very little performance difference in cables from 1 m to 10 m length (Figures 18 through 22).



Signaling Rate (MB/sec)



## 6.3 Receiver Number vs Common Mode Voltage Range

Earlier this report mentions that the common mode output current (loc) of an LVDS receiver is not specified in the LVDS standard, and that as a result the ground potential difference voltage, (Vgpd) may be affected as receivers are added to the output of a single driver. Testing for this condition, a third power supply (Tekronix Model PS280) is added to the test setup for monitoring any change in Vgpd. The positive lead of the power supply is connected to the ground of the LVDS31 line driver's V<sub>CC</sub> supply, and the negative lead is connected to the ground of the load bank's V<sub>CC</sub> supply. With all jumpers removed from the load bank, the cable from the driver is then attached to load #36, a single receiver. The signaling rate on the HFS-9003 is set to 100 Mbps, and the output of the receiver is monitored while this common mode voltage is gradually increased.

The test is repeated with the addition of each load until all 36 receivers are connected to the single driver, then the polarity connections on the PS280 power supply are reversed and the tests repeated.

LVDS Multidrop Connections





Number of LVDS Loads

Figure 35. Receiver Number vs Common Mode Voltage Range

The results presented in Figure 35 confirm that common mode voltage is impacted by signaling rate. This is due to the gain roll off of the receiver, and is documented and reported in several point-to-point applications. Also evident in Figure 35 is the increased common mode loading of the receivers linearly loading the 1.2 V common mode voltage source of the driver, as predicted earlier in the common mode model discussion.

Clearly the common mode voltage range decreases as additional receivers are added to the output of a single LVDS driver, and as the signaling rate increases.

#### 7 References

- 1. Data sheet, SN65LVDS31 (Literature Number SLLS261A)
- 2. Data sheet, SN65LVDS32 (Literature Number SLLS262B)
- 3. Design Note, Low Voltage Differential Signaling (LVDS) Design Notes (Literature Number SLLA014)
- 4. Application Report, *Printed Circuit Board Layout for Improved Electromagnetic Compatibility* (Literature Number SDZAE06)
- 5. Application Report, What A Designer Should Know (Literature Number SDZAE03)
- 6. Seminar Manual, *Data Transmission Design Seminar* (Literature Number SLLDE01C)
- 7. Seminar Manual, Digital Design Seminar (Literature Number SDYDE01B)
- 8. Seminar Manual, Linear Design Seminar (Literature Number SLYDE05)
- 9. Paper, Communicate, Issue June 1998
- 10. LVDS Standard (TIA/EIA 644)
- 11. Commercial Building Telecommunications Cabling Standard (ANSI/TIA/EIA–568–A)
- 12. IEEE 1596.3–1995, Draft Standard for Low–Voltage Differential Signals (LVDS) for Scalable Coherent Interfaces (SCI) Draft 1.3

SLLA054

Glossary

## Appendix A Glossary

**Signaling Rate:** 1/T, where T is the time allocated for one data bit. Therefore, in a transmission system with a 400 Mbps signaling rate, the width of one data bit is 2.5 ns. LVDS, as standardized in TIA/EIA-644, specifies a maximum signaling rate of 655 Mbps, where one bit has a duration of 1.5267 ns. In practice, a maximum signaling rate is determined by the quality of interconnection between line drivers and receivers, since transmission line length and line characteristics ultimately determine the maximum unusable signaling rate. However, the TIA/EIA-644 standard deals with the electrical characteristics of data interchange only, therefore mechanical specifications, bus structure, protocol, and timing are left to the referencing standard.

**Data Rate:** The number of data bits per second transmitted from driver to receiver. There are nondata bits, such as start bits, stop bits, parity bits, etc., used by many systems, but they are not, strictly speaking, actual data bits. If a transmission system is unformatted, and only data bits are transmitted, then the data rate is equal to the signaling rate.

**Jitter:** The time frame during which the logic state transition of a signal occurs. The jitter may be given either as an absolute number or as a percentage with reference to the time unit interval (UI). This UI or *bit length* equals the reciprocal value of the signaling rate, and the time during which a logic state is valid is just the UI minus the jitter. Percent jitter (the jitter time divided by the UI times 100) is more commonly used and represents the portion of UI during which a logic state should be considered indeterminate.

**Eye-Pattern:** A useful tool for measuring overall signal quality at the end of a transmission line. It includes all of the effects of systemic and random distortion, and displays the time during which the signal may be considered valid. A typical eye-pattern is illustrated in Figure 12 with its significant attributes identified.

Several characteristics of an eye-pattern indicate the signal quality of a transmission circuit. The height or *opening* of the eye above or below the receiver threshold level at the sampling instant is the noise margin of the system. The spread of the transitions across the receiver thresholds measures the peak-to-peak jitter of the data signal. The signal rise and fall times can be measured relative to the 0% and 100% levels provided by the series of low and high levels.

A-1

A-2 SLLA054

Huawei v. FISI Exhibit No. 1027 - 166/242

#### IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

	•	Curling States of Ment	UNITED STA Patent and Trac Address: COMMISS Washingto	S DEPARTME Jemark Office SIONER OF PATENT In, D.C. 20231	INT OF COMMERCE
APPLICATION NO.	FILING DATE	FIRS	NAMED INVENTOR	<i>\</i>	ATTORNEY DOCKET NO.
09/655,168	09/05/00	GHIA		A	X-784 US
			(	E	EXAMINER
ENCI M VOID	ura:	MM91/	0910	(THE AND (THE	¥.,
XILINX INC	99.04		[	ART UNIT	PAPER NUMBER
2100 LOGIC San Jose Ca	DRIVE 95124			2819 DATE MAILED:	
					09/10/01 3/a

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

PTO-90C (Rev. 2/95)

1- File Copy

------

	Application No.	Applicant(s)							
	09/655.168	GHIA ET AL.							
Notice of Allowability	Examiner	Art Unit							
	Daniel D. Chang	2819							
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.									
<ol> <li>This communication is responsive to <u>Application filed 9/5/00</u>.</li> <li>The allowed claim(s) is/are <u>1-23</u>.</li> <li>The drawings filed on <u>05 September 2000</u> are accepted by the Examiner.</li> <li>Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).         <ul> <li>a) □ All</li> <li>b) □ Some* c) □ None of the:                  <ul></ul></li></ul></li></ol>									
2. Certified copies of the priority documents have	e been received in Application No.	·							
<ul> <li>3. Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* Certified copies not received:</li> <li>5. Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).</li> <li>(a) The translation of the foreign language provisional application has been received.</li> <li>6. Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 120 and/or 121.</li> </ul>									
Applicant has THREE MONTHS FROM THE "MAILING DATE" of below. Failure to timely comply will result in ABANDONMENT of	Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application. THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.								
7. A SUBSTITUTE OATH OR DECLARATION must be subr INFORMAL PATENT APPLICATION (PTO-152) which gives rea	nitted. Note the attached EXAMIN son(s) why the oath or declaration	ER'S AMENDMENT or NOTICE OF is deficient.							
<ul> <li>8. CORRECTED DRAWINGS must be submitted.</li> <li>(a) including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached</li> <li>1) hereto or 2) to Paper No</li> <li>(b) including changes required by the proposed drawing correction filed, which has been approved by the Examiner.</li> <li>(c) including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No.</li> </ul>									
ldentifying indicia such as the application number (see 37 CFR of each sheet. The drawings should be filed as a separate pape	1.84(c)) should be written on the dra r with a transmittal letter addressed	wings in the top margin (not the back) to the Official Draftsperson.							
9. DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.									
Attachment(s)									
<ul> <li>1 ⊠ Notice of References Cited (PTO-892)</li> <li>3 ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)</li> <li>5 ⊠ Information Disclosure Statements (PTO-1449), Paper No. 2</li> <li>7 ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material</li> </ul>	2 Notice of Info 4 Interview Sun 2. 6⊠ Examiner's A 8⊠ Examiner's St 9 Other	rmal Patent Application (PTO-152) nmary (PTO-413), Paper No mendment/Comment tatement of Reasons for Allowance							
U.S. Patent and Trademark Office PTO-37 (Rev. 04-01)	lotice of Allowability	Part of Paper No. 3 .							

.

Application/Control Number: 09/655,168 Art Unit: 2819

Page 2

## **EXAMINER'S AMENDMENT**

An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with

Ms. Edel Young on September 4, 2001.

The application has been amended as follows:

IN SPECIFICATION:

On page 9, lines 26, "??? HOW SO??????" has been deleted.

 $\checkmark$ 

IN CLAIMS:

In Claim 10, line 17, the recitation, "high-side" has been deleted and replaced by --low-

side--.

In Claim 15, line 1, the number, "13" has been deleted and replaced by --14--.

#### **Reasons for Allowance**

Claims 1-23 are allowed.

The following is an examiner's statement of reasons for allowance:

No prior art has been found to meet the limitations of claims 1-23. The prior art of record does not teach or fairly suggest a differential amplifier or a programmable logic device which comprises the following:

## Application/Control Number: 09/655,168 Art Unit: 2819

17

With respect to claim 1, in addition to other limitations in the claim, the prior art does not show two differential-amplifier stages, each having two differential input terminals and two differential output terminals and the second amplifier stage having an enable terminal, their interconnections, and a programmable memory cell connected to the enable terminal, wherein the second differential amplifier stage amplifies the input signal when the memory cell is in the programmed state and does not amplify the input signal when the memory cell is in the deprogrammed state, as set forth in the claim.

With respect to claim 10, in addition to other limitations in the claim, the prior art does not show first high and low side differential amplifiers, second high and low side differential amplifiers, a delay element, and their interconnections, as set forth in the claim.

With respect to claim 20, in addition to other limitations in the claim, the prior art does not show a pre-driver having complementary output terminals, first and second programmable output blocks, each having a differential amplifier, I/O pins, and their interconnections, as set forth in the claim.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to *Daniel D. Chang* whose telephone number is (703)306-4549.

Page 3

Application/Control Number: 09/655,168 Art Unit: 2819

The examiner can normally be reached between the hours of 6:30 AM to 4:00 PM Monday through Thursday and every other Friday (first Friday of the bi-week).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956.

Daniel D. Chang Patent Examiner, Art Unit 2819 September 4, 2001

Wichard I Tolean

Michard Mithel Suppliant of the short Technicky System 20

Huawei v. FISI Exhibit No. 1027 - 172/242

Page 4

	Туре	Hits	Search Text	DBS
н	BRS	198	<pre>(differential adj amplifier) and (programmable adj memory)</pre>	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB
7	BRS	19	<pre>((differential adj amplifier) and (programmable adj memory)) and (326/\$7.ccls. or 327/\$7.ccls.)</pre>	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB
ю	BRS	11556	(differential adj amplifier) and memory	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB
4	BRS	2252	((differential adj amplifier) and memory) and programmable	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB
ى ك	BRS	252	<pre>(((differential adj amplifier) and memory) and programmable) and (326/\$7.ccls. or 327/\$7.ccls.)</pre>	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB
9	BRS	229	326/30.ccls. and differential	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB

,

08/30/2001, EAST Version: 1.02.0008

		Notice of Reference	es Cited	Application/ 09/655,168	Control No.	Applicant(s)/F Reexaminatio GHIA ET AL	Patent Unde	r
		·		Examiner Daniel D. C	hang	Art Unit 2819	Page	1 of 1
		· · · · · · · · · · · · · · · · · · ·	,	U.S. PATENT DOCUM			· · · ·	
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY		Name		Class	ification
*	A	US-5355035	10-1994	Vora et al.			327	433
*	В	US-5812461	09-1998	Komarek et al.			365	189.05
	с	US-						
	D	US-						
	Е	US-						· · · · · · · · · · · · · · · · · · ·
	F	US-						
	G	US-						
	н	US-						
,	I	US-						
	J	US-	· · · ·					
	к	US-						
	L	US-						
	м	US-						
				OREIGN PATENT DOC	UMENTS			I
*		Document Number	Date	auntru .	Ne		<u></u>	e

*		Country Code-Number-Kind Code	MM-YYYY	Country	Name	Classi	fication
*	N	JP60260254	06-1987	JP	Taniguchi et al.	326	30
	0			1			
	Ρ			1			
	Q						
	R						
	s						
	Т						

NON-PATENT	DOCUMENTS	

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	
	v	
	w	
	x	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

•

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 3

.

# United States Patent [19]

## Vora et al.

## [54] HIGH SPEED BICMOS SWITCHES AND MULTIPLEXERS

- [76] Inventors: Madhukar B. Vora, 110 Lansberry Ct., Los Gatos, Calif. 95032; Burnell G. West, 46750 Sentinel Dr., Freemont, Calif. 94539
- [21] Appl. No.: 2,172
- [22] Filed: Jan. 8, 1993
- Int. Cl.5 ...... G06G 7/12; H03K 17/56 [51]

- [56] **References** Cited

## U.S. PATENT DOCUMENTS

3,638,131	1/1972	Sakhissian	307/243	
4,214,213	7/1980	Ferrie	328/154	
4,611,130	9/1986	Swanson	307/494	
4,724,339	2/1988	Ishida	307/355	

# 

[11]	Patent Number:	5,355,035
[45]	Date of Patent:	Oct. 11, 1994

4,963,767	10/1990	Sinh	307/243
5,045,804	9/1991	Sugawara et al	328/154
5,196,733	3/1993	Shin	328/154
5,289,048	2/1994	Ishihara et al	307/243

Primary Examiner-Timothy P. Callahan Assistant Examiner-Toan Tran Attorney, Agent, or Firm-Ronald Craig Fish

#### [57] ABSTRACT

A high speed switching technology suitable for imple-menting field programmable gate arrays using current mode logic in the high speed data path, and CMOS steering logic outside the high speed data path to enable the high speed switching logic and to implement multiplexer, selector and crossbar switch functions. High speed emitter follower logic compatible with the high speed switching logic for level shifting, buffering, and providing more current sink or source capacity is also disclosed.

#### 6 Claims, 4 Drawing Sheets







# U.S. Patent





Huawei v. FISI Exhibit No. 1027 - 177/242





FIG. 6

5

#### HIGH SPEED BICMOS SWITCHES AND MULTIPLEXERS

1

#### BACKGROUND OF THE INVENTION

The invention pertains to the field of custom circuits, and, more particularly, to the field of components and cells from which field reprogrammable logic circuits may be constructed and field programmable logic circuits themselves.

Logic designers have long had the need for custom logic circuits to implement their designs. In the 1970's, this need gave rise to programmable logic arrays, programmable array logic and programmable read only memory. Later in the decade, custom circuits were <sup>15</sup> made by customizing the metal layer of integrated circuits which had standard cells formed in the layers below the metal layer. The customized metal layer interconnected the standard cells in a manner defined by the customer of the gate array manufacturer. <sup>20</sup>

Gate arrays are only a good choice where the desired function to be performed by the gate array can be determined with certainty in advance. However, gate arrays are not a good choice where the desired function can change over time with changing requirements. This can <sup>25</sup> happen when a circuit design is being evaluated and testing over time reveals the need for changes in the design. Another shortcoming of gate arrays was that they could not perform the function of packet encapsulation and delivery in network settings where packet <sup>30</sup> construction was subject to a variety of different protocols and where packet headers change as the packets circulate, for example in token ring networks. This function has been done in software in the prior art, but increasing network speeds demands more speed which <sup>35</sup> requires that this function be done in hardware.

Another application in which fixed gate arrays had shortcomings in where data flow paths change over time as a function of changes in the process that is being emulated by a particular circuit. Thus, a need arose for more flexibility in custom circuits such that the functions thereof can be changed.

Reprogrammable gate arrays, also called field programmable gate arrays or FPGAs, were developed in response to this need. However, these gate arrays were 45 implemented in CMOS technology. Although CMOS has significant advantages such as low power, high circuit density, good reliability and low cost, CMOS is not fast enough for very high speed custom circuits needed in applications such as supercomputers, communication systems, high speed workstations, networks, automatic test equipment, parallel processor interconnects and design emulation systems. In very fast applications such as these, having any MOS device in the signal path seriously impedes the switching speed and 55 impairs the performance of the machine. This is because the resistivity of CMOS and MOS devices is too high, and this coupled with the junction capacitances and other capacitances intrinsic to MOS devices causes delays.

Accordingly, the need has arisen for a much faster technology that can be substituted for field programmable gate array circuits in extremely high speed applications.

#### SUMMARY OF THE INVENTION

According to the teachings of the invention, reprogrammable logic circuitry is implemented with multiplexer cells using high speed devices such as ECL circuitry in the data path with CMOS devices doing the function of steering the high speed signals in the data path to one or more of the high speed devices. In other words, the CMOS devices are generally kept out of the data path and only are used to program the selection of which input signals are coupled to which outputs through the high speed devices. In the preferred embodiment, the high speed devices are ECL technology devices, but in other embodiments, they may be bipolar devices or any other high speed technology.

In one embodiment of the invention, a high speed selector is implemented in differential current mode logic with CMOS steering transistors to enable the high speed switching transistors with the CMOS devices out of the high speed data path. This embodiment uses a pair of differentially coupled ECL transistors for each of a plurality of output pairs of high speed, complemendata output signals. Each of these pairs of ECL tary switching transistors have bases which are coupled to a shared pair of inputs for receiving a pair of high speed, complementary data inputs. Each of these pairs of ECL switching transistors also shares a common emitter node coupled selectively to the low voltage supply by a constant current source and an NMOS transistor which is part of the enabling mechanism. This enabling transistor is out of the high speed data path, and receives a steering signal which in one state turns the NMOS transistor and couples the constant current source to the low voltage supply thereby enabling the switching transistors. The other state of the steering signal turns the NMOS transistor off thereby disconnecting the con-stant current source from the low voltage supply and disabling the switching transistors. The other part of the enabling mechanism is a PMOS transistor which is coupled to the steering signal and selectively couples the common emitter node to the high voltage supply. When the NMOS transistor is on, the PMOS transistor is off thereby allowing the ECL transistors to operate in dif-ferential mode. When the NMOS transistor is off, the PMOS transistor is on and lifts the common emitter node to the voltage of the high voltage supply thereby turning the ECL transistors off by reverse biasing their base-emitter junctions.

In another embodiment of the teachings of the invention, a multiple-input, single-output multiplexer is disclosed. The basic ECL switching cell used in this multiplexer is the same except that one differentially coupled 50 ECL pair is coupled to one pair of high speed data inputs and the shared pair of high speed differential outputs, and is coupled to the high voltage supply through a pair of pull up resistors. All other differential pairs coupled to high speed data input pairs are coupled 55 to the same shared pair of high speed data outputs and share the single set of pullup resistors. Each differential pair of ECL transistors has its own constant current source and its own enabling circuitry and has a dedicated steering signal coupled to the corresponding en-60 abling circuit. The enabling circuitry is identical to the enabling circuity described for the selector and works the same way and has the same attributes.

In another embodiment of the invention a multipleinput, multiple-output crossbar switch can be imple-65 mented using the multiple-input, single-output multiplexer described above. In this embodiment, a first series of high speed data input pairs are coupled to a series of differentially coupled ECL switches linked together
to share a common high speed data output pair in the manner just described for the multiplexer. Another series of high speed, differentially coupled ECL switches coupled together so as to share a second high speed, complementary data output pair which is common only to this second series of ECL switch pairs as described above for the multiplexer structure is then coupled so as to share the same high speed, complementary data inputs used by the first series of differentially coupled ECL switches. This structure can be repeated 10 for a large number of series of such multiplexers sharing the same input signals to extend the number of outputs in the crossbar switch, the upper limit being more a function of how much degradation of the switching speed is tolerable under the circumstances. This switch 15 ing speed degradation is a function of the number of ECL switching pairs which load each high speed data

3

input. Another embodiment according to the teachings of the invention is a high speed emitter follower structure 20 which can be used in conjunction with the foregoing structures for level shifting, output buffering, increasing the output current source or sink capacity or in a stand-alone mode to implement another form of a cross-bar switch. In this embodiment, a bipolar transistor such as 25 an ECL device is coupled as an emitter follower to a constant current source. The high speed data input is selectively coupled to the base of the emitter follower through a PMOS transistor which is part of the enabling circuitry. The constant current source is coupled to the 30 low voltage supply selectively through an NMOS transistor which also is part of the enabling circuitry. An-other NMOS transistor selectively couples the base of the emitter follower transistor selectively couples the base of the emitter follower transistor to the low voltage sup-ply. Multiple structures or "cells" like the structure just 35 described can be used, with each such cell being cou-pled to one high speed data input and one high speed data output. Each cell receives two complementary steering signals which enable or disable it. When the steering signals are in a state to enable the cell, the first 40 NMOS transistor coupled to the first steering signal couples the constant current source to the low voltage supply, and the second NMOS transistor coupled to the second steering signal decouples the base of the emitter follower from the low voltage supply. The PMOS tran-sistor in the enabling circuitry coupled to the second steering signal, then couples the high speed data input to the base of the emitter follower. In the second, complementary state of the steering signals, the base of the emitter follower is decoupled from the high speed data 50 input and coupled to the low voltage supply to reverse bias the base-emitter junction. Simultaneously, the con-stant current source is decoupled from the low voltage supply thereby disabling the emitter follower further. Multiple such cells coupled to multiple inputs and out- 55 puts can be used to implement selectors, multiplexers or crossbar switches.

The structures just described can also be implemented using single ended ECL logic, non-current mode bipolar logic or other types of high speed technol- 60 ogies wherein the enabling circuitry that provides field programmability can be implemented in CMOS or other switching technologies which, although slower, can be kept out of the data path. Generally, current mode logic is preferred for the switching technology 65 because of its speed, and CMOS technology is preferred for the enabling switches because of its small size and low power consumption. Low power consumption is 4

important especially in integrated ECL switching embodiments, because the ECL transistors dissipate large amounts of power, and this power must be dissipated which can be a problem for highly dense integrated structures. If the power is not properly dissipated and the temperature of the chip kept under control, thermal runaway problems and temperature compensation problems become a factor to be dealt with thereby complicating the design and increasing the expense and complexity thereof. Further, yield for integrated circuit production decreases when die size is increased which occurs when either more transistors are added or when the same number of transistors are implemented in technologies which are larger per transistor in terms of chip real estate consumed. Since every ECL pair and every emitter follower needs two or more enabling transistors, effectively doubling or tripling the density per switching function, it is especially useful to implement the enabling function in CMOS so as to not aggravate the power dissipation problem. Further, since MOS transistors are smaller than corresponding bipolar transistors, implementing the enabling function in CMOS uses less area and allows more switching functions to be put on the same die or allows the same number of switching functions to be put on a smaller die. Therefore, the characteristics of ECL and CMOS technologies are preferred when the circuits according to the teachings of the invention are to be fabricated as integrated circuits.

However, where chip real estate, switching speed or power consumption are not issues, bipolar or other switching enabling technology can be used to enable the switches in the high speed data path. Also, other types of architectures or other slower, cheaper, smaller or otherwise different technologies may be used for the switches in the high speed data path.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a circuit diagram of the preferred embodiment of multiplexer according to the teachings of the invention.

FIG. 2 is a circuit diagram for a multiple-input, single-output multiplexer according to one aspect of the teachings of the invention.

FIG. 3 is a circuit diagram of another notation for the multiplexer of FIG. 2 having four inputs and a single output.

FIG. 4 is a circuit diagram for a crossbar switch having four inputs and three outputs using the notation of FIG. 3.

FIG. 5 is a circuit diagram of a typical set of high speed emitter followers for use with the circuits of FIGS. 1-4 or as a stand-alone, field-programmable switching array.

FIG. 6 is a circuit diagram of one example of how the structures of FIGS. 1-4 can be implemented in single ended ECL technology.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 1, there is shown a circuit diagram for a one-input-two-output multiplexer according to the teachings of the invention suitable for use in implementing programmable logic circuitry. In the embodiment shown in FIG. 1, emitter-coupled-logic (ECL) circuitry is used in the data path, and CMOS circuitry is used for steering the input signals from the inputs to one or more of the outputs. In other embodiments, other fast tech-

nologies may be used in the data path such as bipolar, Josephson junction, ballistic effect devices etc. The data inputs for high speed data are shown at A and A. These two inputs are coupled to two ECL differential pairs comprised of a first pair of transistors E1 and E2 and a second pair of transistors E3 and E4. Transistors E1 and E2 have load resistors R1 and R2, respectively. Transistors E3 and E4 have load resistors R3 and R4, respectively. The first data input A is coupled to the bases of ECL transistors E1 and E3. The complementary data 10 input A- is coupled to the bases of ECL transistors E2 and E4. The collectors of the E1 and E2 pair are cou-pled to the Y1 and Y1- outputs, respectively. The collectors of the E3 and E4 pair are coupled to the Y2 and Y2- outputs, respectively. Each of the ECL transistors 15 is coupled to the high voltage supply rail 10 via a collector load resistor where R1 is the load resistor for transistor E1 and R4 is the load resistor for E4 etc.

The emitters of transistors E1 and E2 are coupled so as to share a common constant emitter current regu- 20 lated by current source transistor CS1, and the emitters of transistors E3 and E4 are coupled so as to share a common constant emitter current regulated by current source transistor CS2. The bases of these two current source transistors are coupled to a reference voltage 25 VREF, and the emitters are coupled to the low voltage supply 12 through emitter feedback resistors 14 and 16 and through NMOS steering transistors N1 and N2. The gate terminals of transistors N1 and N2 are coupled to enable signal lines EN1 and EN2, respectively. These two enable signal lines are also coupled to two PMOS steering transistors P1 and P2, respectively, which are coupled between the high voltage supply 10 and the common emitter nodes 18 and 20.

The operation of the circuit 1 is as follows. The fun- 35 damental purpose of the circuit is to steer the signals in the data path on complementary signal lines A and A-onto one or both of the complementary output signal pairs Y1/Y1- or Y2/Y2- to implement a one-input-two-output multiplexer. This is done using the EN1 and 40 EN2 enable or steering signals and the CMOS steering transistor pairs N1/P1 and N2/P2 outside the data path. Those skilled in the art will appreciate that the concept illustrated in the circuit of FIG. 1 can be extended to more outputs than two and can be reversed to steer 45 input signals on one of a plurality of inputs onto a single output.

Assuming now for illustration that the EN1 enable signal is active, i.e., high. This causes the steering transistor N1 to conduct thereby connecting the steering transistor N1 to the low voltage power supply and causes the steering transistor P1 to be nonconductive. This has the effect of activating the output pair Y1 and Y1- by enabling the current source CS1 to draw the fixed current represented by arrow 24 out of node 18. Current source transistor CS1 stabilizes the current flow out of node 24 by virtue of the negative feedback to the emitter caused by emitter resistor 14 as is wellknown in the art. Because transistor P1 is nonconductive, the common emitter node 18 is not held at the voltage of the high voltage supply 10, and the ECL transistors E1 and E2 are free to drive the outputs Y1 and Y1- as an ordinary current mode logic buffer/inverter under the influence of whatever data signals are present on the data inputs A and A- as in normal ECL differential mode operation. If the EN2 steering signal is not active, i.e., low, simultaneously with the active high state of the EN1 steering signal, the Y2 and Y2- outputs

are deactivated. This results from the fact that the steering transistor N2 is not conductive thereby disabling the current source transistor CS2 from drawing current from common emitter node 20. When steering signal EN2 is low, the PMOS steering transistor P2 is conductive thereby driving the common emitter node 20 to the voltage of the high voltage source 10. This affirma-tively reverse biases the base-emitter junctions of the ECL transistors E3 and E4 rather than leaving the common emitter node 20 floating so as to positively cut off the E3 and E4 transistors and prevent any signal leakage from the inputs A and A- to the outputs Y2 and Y2

In some embodiments where this positive cutoff of the ECL transistors of the pair associated with what-ever steering signal EN1 or EN2 is low, is not necessary and a floating common emitter node 18 or 20 provide adequate isolation between the input and output when the associated current source is not active, the PMOS transistors P1 and P2 can be eliminated.

If the enable signal EN2 is high, the NMOS steering transistor N2 is conductive and the PMOS steering transistor P2 is rendered nonconductive. This has the effect of activating the two outputs Y2 and Y2- by connecting the current source transistor CS2 to the low voltage supply thereby causing the transistors E3 and E4 to drive the outputs Y2 and Y2- in accordance with whatever data signals are on the A and A-data inputs. This is true regardless of whether steering signal EN1 is simultaneously active high. If EN1 is simultaneously low when EN2 is high, steering transistor N1 is noncon-ductive and steering transistor P1 is conductive. This drives common emitter node 18 to the voltage of the high voltage rail and reverse biases the emitter-base junctions of the ECL transistors E1 and E2 thereby isolating the inputs A and A- from the outputs Y1 and Y1.

By controlling which of steering signals EN1 and/or EN2 are high, it is possible to connect the input signal pair A, A- to either or both of the output signal pairs Y1, Y1- or Y2, Y2-. Thus, by control of the states of signals EN1 and EN2, it is possible to electronically control the switching of very high speed signals at an input to any of a plurality of outputs without substantially slowing down the signals even though CMOS steering transistors are used. Because the resistivity of the NMOS steering transistors N1 and N2 is much lower than the resistance of the emitter feedback resis tors 14 and 16, the presence of the NMOS transistors N1 and N2 in the path between the emitters of the current source transistors CS1 and CS2 to the low voltage rail does not appreciably affect the speed of operation of the circuit.

The structure of FIG. 1 can be extended to more ECL differential pairs driving more output pairs, but there is a limit imposed by the loading on the input signal lines A and A- caused by the junction capacitances of the ECL transistor bases. Also, since the beta factor of the ECL pairs is not infinite, adding more ECL pairs causes the base current to exceed accepted ECL limits of no more than 10-20 bases coupled to one signal. The preferred limit of the number of bases which can be coupled to input signal lines A and A- is from 4 to 8. It is preferable for the load on A and A-signal lines to not be dependent upon the number of transistors

Referring to FIG. 2, there is shown a circuit diagram for a two-input-single-output multiplexer circuit ac-

connected thereto

cording to the teachings of the invention. A first ECL transistor pair E5 and E6 share a common emitter node 30, while a second ECL transistor pair E7 and E8 share a common emitter node 32. Common emitter node 30 is coupled to a constant current source comprised of transistor CS3 and emitter feedback resistor 34. This con-stant current source is turned off and on by an NMOS steering transistor N3 which couples the current source to the low voltage supply line 36. The transistor pair E5 and E6 each have a load resistor, R5 and R6, respectively, which is shared with a second ECL transistor pair E7 and E8 via a pair of single output lines Y and Y-. The second transistor pair E7 and E8 share emitter node 32 and share a constant current source comprised of transistor CS4 and emitter feedback resistor 38. The CS4 constant current source is selectively coupled to the low voltage supply rail 36 by an NMOS steering transistor N4. As in the case of the embodiment of FIG. 1, two PMOS steering transistors P3 and P4 are used to positively control the voltage of common emitter nodes 20 30 and 32, respectively.

The first ECL transistor pair E5 and E6 is enabled when the enabling signal EN1 is high. This condition turns the NMOS transistor N3 on and couples the current source transistor CS3 to the low voltage supply 36. 25 The transistors E5 and E6 are coupled to a high voltage supply line 40 through their respective load resistors R5 and R6. When EN1 is high, PMOS transistor P3 is off which releases the common emitter node 30. Thus, transistors E5 and E6 are enabled to drive the output 30 lines Y and Y- under the influence of whatever signals are on the high speed input signal lines A and A-. Note that if EN1 is high, care must be taken to insure that EN2 is not simultaneously high as this would cause a conflict in that ECL pair E7 and E8 would be simulta- 35 neously trying to drive the output lines Y and Y- at the same time transistors E5 and E6 were trying to drive the same lines, possibly with conflicting signal levels. This conflict is avoided if the steering signal EN2 is low when steering signal EN1 is high, because a low EN2 40 causes PMOS transistor P4 to be turned on which drives the shared emitter node 32 to the voltage of the high voltage supply line 40. This disables E7 and E8 by reverse biasing the emitter-base junctions thereof. Like wise, when EN1 is low, transistors E5 and E6 are dis- 45 abled in the same way

In alternative embodiments of the circuit of FIG. 2 circuitry is employed to prevent both EN1 interlock and EN2 from being active high simultaneously. Also, in some embodiments, the PMOS transistors P3 and P4 50 can be omitted where leaving the shared emitter node floating is an acceptable way of disabling the ECL transistor pairs. The multiple input, single output arrangement of FIG. 2 can be extended to many different input pairs driving many different ECL pairs sharing a 55 single output pair, as will be apparent to those skilled in the art. If such a circuit were to be implemented as an integrated circuit, all transistors whose collectors are connected to the same output line could share the same collector tub on the integrated circuit die thereby creat- 60 ing vast savings in layout area. Thus, for example, four separate input pairs could drive four ECL transistor pairs sharing a single output pair and a single pair of load (pull up) resistors. The four transistors coupled to one output line of the output pair would share the same 65 collector tub and likewise for the four transistors coupled to the other output line. At most one of the four ECL pairs would be enabled by its corresponding steer-

ing signal while all other steering signals would be inactive.

Such an embodiment is shown symbolically in FIG. 3. In the notation used in FIG. 3, ECL pair E5 and E6 with pull up resistors R5 and R6 and their associated current sources and MOS steering transistors are represented by switch 50 while ECL pairs without pullup resistors such as transistors E7 and E8 and their associated current sources and MOS steering transistors are represented by switches 52, 54 and 56.

In FIG. 3, the first ECL transistor pair is driven by high speed signal input lines A and A- in the data path, while the second ECL transistor pair is driven by high speed input signal lines B and B-. Both ECL transistor pairs drive a single pair of shared output signal lines Y and Y- and share a single pair of pull up resistors.

Referring to FIG. 4, there is shown a symbolic diagram of a four-input-three-output crossbar switch comprised of three modules like that shown in FIG. 3 interconnected such that the data inputs of the first module comprised of switches 58, 60, 62 and 64 also drive the data inputs from corresponding switches in the other two modules. Specifically, the A and A- data inputs to switch 58 are coupled not only to the data inputs of switch 58, but also to the data inputs of switches 66 and 68 via lines 59 and 61, and the B and B- data inputs drive the data inputs of both the switch 60 and the switch 68 and 72 via lines 63 and 65. The C and C- data inputs are similarly connected so as to drive the data inputs of switches 62, 74 and 76 via lines 67 and 69, and the D and D- data inputs are coupled to drive the data inputs of switches 64, 78 and 80. For clarity of the figure, the separate enable inputs of each switch are not shown, but each switch has an enable input coupled to receive a steering signal such as the signal ENI in FIGS. 1 or 2. These steering signals are coupled to the CMOS steering transistors that control enabling of the ECL transistor pair of each switch in the manner described above for the circuits of FIGS. 1 and 2.

Operation of the crossbar switch of FIG. 4 is a straightforward function of activating selected ones of the steering signals. For example, if it is desired to pass the D and D- signals on to only the W and W- outputs, the enable signal to switch 64 would be activated and all other enable signals to all other switches would be inactive. If the D and D- outputs were to be steered to the X and X- outputs, the enable signal for only switch 78 would be active, and all other enable signals to all other signals to all other switches would be inactive.

Any input pair can be coupled to any one or more output pairs in the architecture of FIG. 4, and two or more inputs can be coupled to two or more outputs simultaneously as long as no output is coupled to more than one input at any particular time. For example, the A and A- inputs can be coupled to the W and W- and X and X- inputs simultaneously while the D and D- inputs are simultaneously coupled to the Y and Y- inputs. Many other combinations are also possible as will be apparent to those skilled in the art.

The architecture of the crossbar switch of FIG. 4 can be extended to larger numbers of input pairs and/or output pairs.

Simulations of the operation of a  $4 \times 4$  (four input pairs and four output pairs) crossbar switch having an architecture like that of the circuit of FIG. 4 has shown propagation delays of about  $\frac{1}{4}$  nanosecond. This is much faster than the propagation delays of such crossbar switch circuits implemented using CMOS in the data path. That is, the time it takes for a change of level on any output pair to propagate through the circuit and cause a corresponding change in level on any one or more selected output pair is  $\frac{1}{4}$  nanosecond. The circuits shown in FIGS. 1 through 4 all use cur- 5

0

The circuits shown in FIGS. 1 through 4 all use current mode logic which has a maximum output voltage swing on the order of 300 millivolts. If the output voltage swing is stretched to a value more than 300 millivolts, soft saturation or total saturation can occur in the ECL transistors. This is highly undesirable because saturation or soft saturation of current mode logic switches substantially decreases the switching speed thereof. Thus, in the preferred embodiment, emitter followers are used as output buffers so as to increase the permissible output voltage swing.

There are other reasons to use emitter followers. Specifically, emitter followers can be used to shift the voltage levels so as to drive other logic families, or they can be used to create higher current source or sink capacity for driving long lines etc. To provide maximum flexibility, it is desirable to be

To provide maximum flexibility, it is desirable to be able to couple the output of a current mode logic switch according to the teachings of the invention to any one or more of a number of emitter follower arrangements, some of which may have different characteristics such 25 as different output voltage levels, logic swing or current source or sink capacity.

To provide this flexibility, the circuit of FIG. 5 may be used according to the teachings of the invention. In the circuit of FIG. 5, a data output line A from the 30 output of a current mode logic switch or any other type of similar logic switch circuit is coupled via line 51 to two emitter followers comprised of ECL transistors E9 and E10 which drive output lines F1 and F2. Each of these emitter follower transistors has an associated cur- 35 rent source and associated CMOS enabling circuitry. Specifically, transistor E9 drives output line F1 and has its emitter coupled to a current source transistor CS5 which has an emitter feedback resistor R7 and which has its base coupled to a constant reference voltage Vref 40 as was the case with the current source transistors of the circuits of FIGS. 1-4. Tile CMOS enabling circuitry for emitter follower transistor E9 is comprised of NMOS transistors N6 and N7 and PMOS transistor P6. Likewise, emitter follower transistor E10 has its emitter 45 coupled to a current source transistor CS6 having emit-ter feedback resistor R8. The base of the current source transistor CS6 is coupled to the constant reference voltage line Vref. The enabling CMOS circuitry for the current source E10 is comprised of NMOS transistors 50 N8 and N9 and PMOS transistor P7.

Emitter follower E9 is enabled when the steering signal EN9 is active high and complementary steering signal EN9- is active low. This state causes NMOS transistor N7 to be turned on thereby activating the 55 current source transistor CS5 by coupling its emitter to the low voltage supply line 52. Because EN9- is active low, NMOS transistor N6 is turned off and PMOS transistor P6 is turned on thereby allowing the base of transistor E9 to assume whatever voltage high speed 60 input signal A currently has. Note that although a PMOS transistor P6 is in the high speed signal path, the load on this transistor is very light comprised of only one ECL transistor base and one NMOS transistor drain. This light load does not appreciably slow down 65 signal propagation. It is necessary to use the P6 transistor in the embodiment shown in FIG. 5 because it is necessary to disconnect the high speed signal A from

# 10

the base of transistor E9 when the base is coupled to the low voltage supply 52 so that the high speed data signal is not loaded down thereby slowing signal propagation. To disable emitter follower E9, steering signal EN9 is

5 driven to its inactive low state and complementary steering signal EN9 is driven to its inactive high state. This state causes NMOS transistor N7 to turn off and NMOS transistor N6 to turn on simultaneously with PMOS transistor CS5 to be disconnected from the low voltage supply line 52 and become inactive thereby disabling the emitter follower transistor E9. Simultaneously, the base 54 of NPN transistor E9 is coupled to the low voltage supply 52 to reverse bias the base-emit-15 ter junction and the base 54 is cut off from the A data input line 51 by virtue of transistor E9 to the low voltage supply, the base-emiter junction of NPN transistor is reverse biased thereby preventing any voltage source 20 coupled to the F1 output from accidentally turning transistor E9 on.

Emitter follower E10 works in the same fashion as emitter follower E9. However, it may have a different physical geometry or emitter feedback resistor R8 may have a different value so as to present different voltage levels on output line F2. Further, emitter follower E10 may be designated so as to be able to source more current to output line F2 to drive a long line. Thus, when steering signal EN10 is active high and steering signal EN10 is active low, NMOS transistor N9 is on enabling the current source transistor CS6 and NMOS transistor N8 is off while PMOS transistor P7 is on thereby connecting the base 56 of NPN transistor E10 to high speed data input A. To turn off E10, steering signal EN10 is made inactive low and steering signal EN10- is made inactive high.

Note that the architecture of the circuit of FIG. 5 allows the high speed data signal A to drive either output F1 or output F2, or both simultaneously or neither depending upon the states of the steering signals EN9 and EN10 and their complements.

Another high speed data input, B, on line 51 is coupled to the base of an NPN emitter follower transistor E11 which also drives output F2. If level shifting of the output swing of output F2 were desired when driven by input B, emitter follower transistor E11 could be replaced by two transistors in series such that two base emitter drops of approximately 850 millivolts would be imposed between the high voltage supply line 60 and the output F2 when the emitter follower E11 is turned on. Emitter follower E11 and its steering circuitry works the same way as emitter followers E9 and E10. Specifically, when steering signal EN11 is active high and its complement EN11- is active low, NMOS transistor N10 is on and activates current source transistor CS7 by coupling the emitter thereof to low voltage supply line 52. The base of transistor CS7 is coupled to the constant reference voltage Vref as are the bases of current source transistors N11 is turned off by the low state of EN11- and PMOS transistor P8 is turned on thereby connecting the high speed data input B to the base of emitter follower transistor E11. This causes the changes in logic level of high speed data input signal B to be reflected on output F2 while imposing the buffering, level shifting and current boosting benefits of the emitter follower E11 between the high speed data input signal B and the output signal F2 which follows it. Thus, by driving steering signal EN11 active high and steering signal EN10 inactive low and the complementary steering signals to their corresponding active/inactive states, it is possible to drive output F2 with input B. Likewise, by driving steering signal EN10 5 active high and steering signal EN11 inactive low and the complementary steering signals to their corresponding active/inactive states, it is possible to drive output F2 with input A. It is not permitted to have both steering signals EN10 and EN11 active high at the same 10 time, although it is permitted to have both inactive low simultaneously.

11

Note that the inputs A and B on lines 51 and 53 may be coupled to any of the outputs shown in FIG. 1-4 such as Y or Y- etc., and note that duplicate emitter 15 follower circuitry may be used to couple to the complementary outputs. Also, the outputs F1 and F2 may be coupled to the inputs of the single ended circuit of FIG. 6 to provide any necessary one Vbe drop (base-emitter voltage drop) to properly bias that circuit. The number 20 of possible permutations and combinations of the fast switching circuits and emitter follower circuitry that does not impede the switching speed according to the teachings of the invention are too numerous to draw them all, but they will be apparent to those skilled in the 25 art. Any fast switching circuit that uses MOS enabling circuitry that is substantially removed from the data path to enable the switch or do a steering function for the high speed data signals is equivalent to what is taught herein and intended to be within the scope of the 30 claims appended hereto.

claims appended hereto. The consequence of use of the architecture of FIG. 5 in conjunction with the architecture of any of FIGS. 1-4 is that the high speed switches of FIGS. 1-4 may be coupled to any other type of logic family regardless of 35 the logic levels of the logic family to which the high speed switches are to be coupled. The level of the output signals at outputs F1 and F2 can be raised by raising the voltage at the high voltage supply line 60 or changing the values of emitter feedback resisters R7, R8 and R9 and changing the characteristics of the current source transistors and/or changing the reference voltage Vref to alter the level of current flowing through the emitter feedback resisters. Likewise, output level voltages can be shifted downward by coupling more emitter follower transistors in series so that all transis-tors in the chain turn on or off simultaneously with changes in the input signal levels and so as to impose their base-emitter voltage drops in series between the high voltage supply line 60 and the corresponding output. This level shifting can be done without loss of the advantage of ECL speeds. This provides great flexibil-ity to designers. For example, in well-known differential mode cascade logic, one set of data inputs coupled to the lower differential pair substituted for the normal 55 current source must be driven between level changes which are uniformly one base-emitter voltage drop (approximately 850 millivolts) below the corresponding levels of the other set of data inputs coupled to the upper differential pair. This can be done using the emitter follower technology of FIG. 5, for example by driv-ing one set of inputs with the F1 output and driving the other set of inputs coupled to the lower differential pair with output F2 and substituting a pair of series coupled emitter followers for single emitter followers E10 and 65 E11.

Those skilled in the art will appreciate that the concepts illustrated in FIG. 5 can be extended such that input A can drive more emitter followers and more outputs, and the crossbar switching capabilities of input A or B being able to drive input F2 can be extended to more inputs and outputs by modification of the circuit of FIG. 5. Likewise, the concepts illustrated in FIGS. 1-4 may be extended to more inputs and more outputs and can be extended to single ended technology. Generally, differentially coupled current mode logic devices are preferred, because the logic swing can be reduced with adequate noise immunity and therefore great speeds can be achieved. However, where integrated circuit space is an issue, and the number of transistors is to be held down, single ended logic can also be used.

For example, a single-ended, fast OR gate employing the teachings of the invention is shown in FIG. 6. In this circuit, a differentially coupled pair current mode NPN transistors 80, 81 and 84 are coupled to share a common node 83. A reference signal Vbb is coupled to the base of transistor 81, and high speed data input signals A and B coupled to the bases of transistors 80 and 81 have logic states which swing both above and below the level of Vbb. A constant current source comprised of transistor 86 and resistor 88 selectively drives the com-mon node 83 when NMOS transistor 90 is turned on. This occurs when steering signal EN12 is active high. When this occurs, PMOS transistor 82 turns off and common node 83 is free to seek whatever voltage it normally assumes when the differential pair is enabled. The transistors 84, 80 and 81 then drive the outputs Y and Y-. Pullup resistors 92 and 94 couple the outputs to the high voltage source. The voltage swings of the signals on inputs A and B can be increased to increase noise immunity, but the high level of either signal cannot be higher than one base-emitter voltage drop below the level of Vh on the 100. Thus, an emitter follower according to the teachings of FIG. 5 could be used to drive the A and B inputs if necessary to provide the necessary one base-emitter drop. The concept of FIG. 6 can be extended to any of the other switches or arrays shown in FIGS. 1-4 as will be apparent to those skilled in the art. Further, although NPN bipolar current mode logic technology is used for illustration, PNP bipolar technology could also be used, and any differentially coupled circuit could also be single ended. Further, other high speed switching technologies either now existing or to be invented in the future could also be used to implement the teachings of the invention if the slower enabling/steering logic is kept out of the high speed data path.

What is claimed is:

- 1. A high speed switch, comprising:
- a pair of data inputs for receiving high speed, complementary input signals; one or more pairs of high speed complementary data outputs;
- a high voltage supply;
- a low voltage supply;
- one or more differential pairs of current mode logic transistors having base terminals coupled to said data inputs, each pair having a pair of collectors coupled to said high voltage supply and to one of said pairs of high speed complementary data outputs, and each pair having emitters coupled to a common node;
- an essentially constant current source corresponding to each said differential pair of current mode logic transistors selectively coupling said common node to said low voltage supply;

one or more steering signal inputs, each steering sig-nal input corresponding to one of said differential pairs of current mode logic transistors, each steer ing signal input for receiving a steering signal; and enabling means for selectively coupling said constant current source for each said differential coupled pair of current mode transistors to said low voltage supply and for decoupling the common node of each said differential pair to said high voltage supply when the corresponding steering signal is in a 10 first state, and for decoupling said constant current source for each said differential coupled pair of current mode logic transistors from said low voltage supply and coupling the common node of each said differential coupled pair of current mode logic 15 transistors from said high voltage supply when the corresponding steering signal is in a second state, thereby allowing any of said differential coupled pairs of current mode logic transistors to drive the corresponding pair of high speed data outputs 20 under the influence of the high speed data input signals received at said data inputs by control of the states of said steering signals. 2. The apparatus of claim 1 wherein said enabling

13

means comprises for each said differential pair of cur- 25 rent mode logic transistors, a PMOS transistor coupling said common node to said high voltage supply, and an NMOS transistor coupling said current source to said low voltage supply, each of said NMOS and PMOS transistors having their gates coupled to said steering 30 signal

- 3. A high speed switch comprising: at least two pairs of high speed data inputs, each pair for receiving a pair of high speed, complementary data signals; 35
- a pair of outputs for outputting a complementary pair of high speed output signals;
- a high voltage supply;
- a low voltage supply;
- a pair of shared pullup resistors coupled to said high 40 voltage supply; a pair of differential current mode logic transistors,
- each having a collector coupled to one of said pair of pullup resistors and to one of said outputs of said output pair, and having base terminals each of 45 which is coupled to one of the signal inputs of a selected pair of said high speed data inputs, and having a pair of emitter terminals coupled to a common node;
- one or more pairs of differential coupled, current 50 mode logic transistors, each having a collector coupled to one of said outputs of said output pair, and having base terminals each of which is coupled to one of the signal inputs of a selected pair of said high speed data inputs different from the high 55 speed data input pairs coupled to each other said differential coupled pair of current mode logic transistors, each said differential coupled pair of current mode logic transistors having a pair of emitter terminals coupled to a common node; 60
- one or more essentially constant current sources, each for selectively coupling one of said common nodes to said low voltage supply; one or more steering signal inputs, each for receiving
- a steering signal for controlling the enabled or 65 disabled state of a corresponding one of said differential coupled pair of current mode logic transistors; and

enabling means for selectively coupling said constant current source for each said differential coupled pair of current mode transistors to said low voltage supply and for decoupling the common node of each said differential pair to said high voltage sup-ply when the corresponding steering signal is in a first state, and for decoupling said constant current source for each said differential coupled pair of current mode logic transistors from said low voltage supply and coupling the common node of each said differential coupled pair of current mode logic transistors from said high voltage supply when the corresponding steering signal is in a second state, thereby allowing any of said differential coupled pairs of current mode logic transistors to drive the corresponding pair of high speed data outputs under the influence of the high speed data input signals received at said data inputs by control of the states of said steering signals.

4. The apparatus of claim 3 wherein said enabling means comprises for each said differential coupled pair of current mode logic transistors, a PMOS transistor coupling said common node to said high voltage supply, and an NMOS transistor coupling said current source to said low voltage supply, each of said NMOS and PMOS transistors having their gates coupled to said steering signal.

5. A high speed, multiplexer comprising:

- switching means including first and second differential inputs and a plurality of high speed differential amplifiers, each differential amplifier having a common power return node for selective connection to a low voltage supply, and each differential amplifier coupled to receive high speed data signals from said first and second differential inputs, and each differential amplifier having a pair of differen-tial outputs, said switching means for receiving high speed data signals, and, when enabled, for coupling said high speed data signals to a selected output; and
- enabling means having an enable input corresponding to each said differential amplifier including CMOS switching means corresponding to each said differential amplifier and coupled to the enable input and common power return node of the corresponding differential amplifier, said CMOS switching means for selective enabling or disabling the corresponding differential amplifier, said enabling means for enabling the corresponding differential amplifier by selective coupling of each said differential amplifier means common power return node to said low voltage supply via the corresponding CMOS switching means when the corresponding enable input receives an activated enable signal indicating the corresponding differential amplifier is to be rendered operational thereby differentially amplifying the high speed data signals at said first and second differential inputs and outputting the data signals so amplified to the corresponding pair of differential outputs, and for disabling a differential amplifier by coupling said common power return node to a high voltage supply via the corresponding CMOS switching means when the corresponding enable signal is not active.

6. A crossbar switch, comprising:

a first multiplexer having a plurality of data inputs and a shared data output comprised of a plurality of switching devices each of which is coupled to one of said plurality of data inputs and each of which can be individually enabled under the influence of a corresponding steering signal associated with that switching device so as to be able to drive said shared data output in accordance with the data 5 received at the corresponding data input; one or more other multiplexers each having inputs

15

- one or more other multiplexers each having inputs coupled to the same plurality of data inputs coupled to said first multiplexer, and each having a shared data output, and each comprised of a plural- 10 ity of switching devices each of which is coupled to one of said plurality of data inputs coupled to a corresponding switching device of said first multiplexer, each of said switching devices of said one or more other multiplexers including enabling cir-15 cuitry coupled to the associated switching device such that the associated switching device can be individually enabled under the influence of a corresponding steering signal so as to be able to drive the corresponding said shared data output in accor- 20 dance with the data received at the corresponding data input, such that by proper manipulation of said steering signals for said first multiplexer and said one or more other multiplexers, each of the shared outputs can be driven by any of the data inputs so 25 long as no more than one data input is used to drive any shared data output at any particular time and wherein each of said multiplexers is comprised of:
- at least two pairs of high speed data inputs, each pair for receiving a pair of high speed, complementary 30 data signals;
- a pair of outputs for outputting a complementary pair of high speed output signals;
- a high voltage supply;
- a low voltage supply; 35 a pair of shared pullup resistors coupled to said high voltage supply;
- a pair of differential current mode logic transistors, each having a collector coupled to one of said pair of pullup resistors and to one of said outputs of said 40 output pair, and having base terminals each of which is coupled to one of the signal inputs of a

selected pair of said high speed data inputs, and having a pair of emitter terminals coupled to a common node;

- one or more pairs of different coupled, current mode logic transistors, each having a collector coupled to one of said outputs of said output pair, and having base terminals each of which is coupled to one of the signal inputs of a selected pair of said high speed data inputs different from the high speed data input pairs coupled to each other said differential coupled pair of current mode logic transistors, each said differential coupled pair of current mode logic transistors having a pair of emitter terminals coupled to a common node;
- one or more essentially constant current sources, each for selectively coupling one of said common nodes to said low voltage supply;
- one or more steering signal inputs, each for receiving a steering signal for controlling the enabled or disabled state of a corresponding one of said differential coupled pair of current mode logic transistors; and
- enabling means for selectively coupling said constant current source for each said differential coupled pair of current mode transistors to said low voltage supply and for decoupling the common node of each said differential pair to said high voltage supply when the corresponding steering signal is in a first state, and for decoupling said constant current source for each said differential coupled pair of current mode logic transistors from said low voltage supply and coupling the common node of each said differential coupled pair of current mode logic transistors from said high voltage supply when the corresponding steering signal is in a second state, thereby allowing any of said differential coupled pairs of current mode logic transistors to drive the corresponding pair of high speed data outputs under the influence of the high speed data input signals received at said data inputs by control of the states of said steering signals.

45

50

55

60

65

# United States Patent [19]

Komarek et al.

- [54] DRIVER CIRCUIT FOR ADDRESSING CORE MEMORY AND A METHOD FOR THE SAME
- [75] Inventors: James A. Komarek, Newport Beach; Clarence W. Padgett, Westminster; Robert D. Amneus, Harbor City; Scott B. Tanner, Irvine, all of Calif.
- [73] Assignce: Creative Integrated Systems, Inc., Santa Ana, Calif.
- [21] Appl. No.: 741,207
- [22] Filed: Oct. 29, 1996

### Related U.S. Application Data

- [63] Continuation-in-part of Ser. No. 16,811, Feb. 11, 1993, Pat. No. 5,459,693, and a division of Ser. No. 487,841, Jun. 7, 1995, Pat. No. 5,594,696, which is a continuation-in-part of Ser. No, 912,112, Jul. 19, 1992, Pat. No. 5,241,497, which is a continuation of Ser. No. 538,185, Jun. 14, 1990, abandoned.
- [51] Int. Cl.<sup>6</sup> ...... G11C 7/00; H03K 19/00

### [56] References Cited

# U.S. PATENT DOCUMENTS

5,146,111	9/1992	Ciraula	326/58
5,165,046	11/1992	Hesson	326/58
5,436,577	7/1995	Lee	326/58



[45] Date of Patent: Sep. 22, 1998

Primary Examiner—David C. Nelms Assistant Examiner—Son Mai Attorney, Agent, or Firm—Daniel L. Dawes

# [57] ABSTRACT

The invention is an improved bank select read only memory in which the bit lines and virtual ground lines are precharged to ground instead of being precharged to an internal low supply voltage. Both of the two virtual ground lines are selected for the selected bit and both selected virtual ground lines are driven to ground during the precharge phase. At the top of the memory array, all virtual ground lines in the memory array are precharged to ground during the precharge phase. Next, during the sensing phase, the operation of the two virtual ground lines for the selected bit is changed to selectively hold one virtual ground line at ground and switch the second virtual ground line to a positive voltage. All bit lines are precharged to ground during the precharge phase. In the following sensing phase, the selected bit line is driven positive by the selected memory core FET if it is programmed with a low threshold voltage. If the selected memory core FET is programmed with a high threshold voltage, the bit line remains floating at the ground level, or it may be held at ground by means of the second virtual ground line, which is held at ground, and by low threshold core FETs, adjacent to the selected core FET, which are connected to the selected word line. The total diffusion capacitance on a virtual ground line is minimized when the memory cells connected to the line are programmed with more logic zeros than logic ones.

# 9 Claims, 12 Drawing Sheets





Fig. 1



Fig. 2



Fig. 3

Fig.4

# LOGIC ZERO MAXIMUM VOLTAGE MAIN BIT LINE GROUNDED CORE

	CORE F	ETS ON	WLI	MAXIMUM VOLTAGE				
	22(2)	22(1)	22(3)	22(4)	MAIN BIT LINE 12			
1	С	IC	IC	IC	VGLI			
2	с	IC	IC	С	VGLI			
3	C	IC	с	IC	0.46 VGL1			
4	С	IC	С	C	0.38 VGLI			
5	C	C	IC	IC	VGLI			
6	С	С	IC	С	VGLI			
7	C	с	С	IC	0.53 VGLI			
8	С	С	C	С	0.46 VGL1			

C: LOW THRESHOLD VOLTAGE IC: HIGH THRESHOLD VOLTAGE VGLI : VIRTUAL GROUND LINE / VOLTAGE = 2 VOLT VGL2: VIRTUAL GROUND LINE 2 VOLTAGE = GROUND



F19. 5

























# DRIVER CIRCUIT FOR ADDRESSING CORE MEMORY AND A METHOD FOR THE SAME

1

# RELATED APPLICATIONS

This is a divisional of application Ser. No. 08/487,841 <sup>5</sup> filed on Jun. 7, 1995, U.S. Pat. No. 5,594,696, which is a continuation in part of application Ser. No. 07/912,112 entitled VLSI Memory with Increased Memory Access Speed, Increased Memory Cell Density and Decreased Parasitic Capacitance, filed on Jul. 9, 1992, which issued as U.S. <sup>10</sup> Pat. No. 5,241,497, and which in turn is a file wrapper continuation of application Ser. No. 07/538,185 filed on Jun. 14, 1990, and now abandoned. This application is also a continuation in part of application Ser. No. 08/016,811, entitled Improvements in a Very Large Scale Integrated <sup>15</sup> Planar Read Only Memory, filed on Feb. 11, 1993, which issued as U.S. Pat. No. 5,459,693. Each of the foregoing referenced parent applications are explicitly incorporated herein by reference. <sup>20</sup>

### BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to the field of semiconductor memories and in particular to memory cores for read only memories (ROM, EPROM) or flash memories (EEPROM). Specifically, the invention relates to improvements in a method of precharging a memory core, sensing of the data lines in a memory core, and address decoding of the memory core.

2. Description of the Prior Art

Grounded Memory Core Design and Methodology

Architectures for very large scale integrated (VLSI) ROMs using virtual ground lines and diffusion bits lines to access banks of core cells are well known Descriptions of such architectures can be found in Okada, et.al. "18 *Mb ROM Design Using Bank Select Architecture*," Integrated Circuits Group, Sharp Corp. However, such architectures are subject to several limitations and drawbacks as a discussed in the parent applications of this application and as are implicitly further detailed in the brief summary below wherein the improvements of the invention of the prior art and over the art of the parent application are explained.

## Differential Sense Amplifier

Although not prior art, the parent application shows a sense amplifier approach using a current mirror. A schematic drawing of this previous sense amplifier is presented in FIG. **21** of the parent, which is reproduced here as FIG. **5**, since many of the improvements of the invention are best understood in comparison to the design in the parent application.

Both approaches use the same clocking signals and have the same timing. Also, both approaches amplify voltage differences of about 0.15 volts. The previous design amplifies voltages that are close to 2.0 volts with differences of about 0.15 volts.

The current mirror approach used in the previous design loads the differential amplifier output nodes with an unbalanced capacitive load. This unbalanced load favors one side of the latch over the other side of the latch. It would be 60 possible to add capacitance to the previous design to balanced the nodes, but extra capacitance slows the latch and reduces the transient response of the latch.

Because of the small difference in voltages being sensed, small imbalances in the previous design of the differential amplifier may have a large enough effect to cause the differential amplifier to fall into the wrong state. Virtual Ground and Bit Line Decoder

A design for a virtual ground and bit line decoder is described in the copending parent application in connection with FIGS. **18–20** (N387). Another design for a virtual ground and bit line decoder is shown in copending application N051-D in connection with FIGS. **1–2**.

A previous interlock method was used in the CMOS 4 Megabyte ROM circuit. A schematic diagram of a previous interlock method is presented in FIG. **8**.

The designs in the parent application both show approaches to decoding virtual ground lines and bit lines in a ROM. These previous decoder circuits are similar to the present decoder circuit, but the methods of decoding are different as will be described below.

The interlock method shown in FIG. 8 is an example of a previous interlock method. The present interlock method is an improvement of this design.

## BRIEF SUMMARY OF THE INVENTION

Grounded Memory Core Design and Methodology

The memory core design of the invention is diagrammatically shown in the chip layout depiction of FIG. 1 and in the corresponding schematic of FIG. 2. The operation of the bit lines and virtual ground lines of the circuit of the invention as shown in FIGS. 1 and 2 is very different from that described in the copending parent of this application. The operation of the polysilicon word lines, WL1–WLn, or the polysilicon select lines BS, CA, and CB are the same as described in the parent, which is expressly incorporated herein by reference, and therefore will not be described in a detail greater than necessary to provide contextual support in this specification.

There are at least five separate improvements in operation for the invention. First, the bit lines and virtual ground lines are all precharged to ground instead of being precharged to an internal low supply voltage of about 2 volts. In the parent application, the internal low voltage supply or precharge voltage is referred to as VPC. The VPC voltage is not required for the invention.

Second, the operation of the virtual ground lines in the parent was to first precharge all virtual ground lines to VPC, then select one of the two virtual ground lines for the selected bit and switch it from VPC to ground.. The second virtual ground line for the selected bit remained floating at the VPC voltage level.

In the invention, both of the two virtual ground lines are selected for the selected bit and both selected virtual ground lines are driven to ground during the precharge phase. At the top of the memory array, all virtual ground lines in the memory array are precharged to ground during the precharge phase. Next, during the sensing phase, the operation of the two virtual ground lines for the selected bit is changed to selectively hold one virtual ground line at ground and switch the second virtual ground line to a positive voltage. This is accomplished by means of a modified virtual ground line decoder and driver which are new with the invention.

Third, the operation of the bit lines in the prior art is to precharge all bit lines to VPC, and the then the selected bit line is discharged toward ground if the selected memory core FET is programmed with a low threshold voltage. If the selected memory core FET is programmed with a high threshold voltage, the bit line remains floating at the VPC voltage level.

In the invention, all bit lines are precharged to ground during the precharge phase. In the following sensing phase,

the selected bit line is driven positive by the selected memory core FET if it is programmed with a low threshold voltage. If the selected memory core FET is programmed with a high threshold voltage, the bit line remains floating at the ground level, or it may be held at ground by means of the second virtual ground line, which is held at ground, and low threshold core FETs, adjacent to the selected core FET, which are connected to the selected word line.

3

Fourth, a core FET programmed with a low threshold voltage is used to define a logic zero at the ROM output, and a core FET programmed with a high threshold voltage is used to define a logic one at the ROM output. By these definitions, the total diffusion capacitance on a virtual ground line is minimized when the memory cells connected to the line are programmed with more logic zeros than logic ones. The definitions take advantage of the fact that a core FET programmed with a low threshold voltage, a logic zero, has a significantly lower diffusion junction capacitance. Also, the definitions take advantage of the fact that unused code space in a ROM code pattern is usually filled with logic zeros, and that some ROM code patterns, like a font code for generating alphanumeric characters, have more logic zeros than logic ones in the total code pattern.

Fifth, the memory core as illustrated in FIG. 2 is not the only core circuit which can be used in the grounded core operating mode defined by the current invention. Other memory core designs which are compatible with the following circuit functions can be used, such as:

- 1) a voltage sensing or current sense amplifier;
- a virtual ground line decoder circuit which selects both virtual ground lines VGL1 and VGL2 associated with the selected main bit line bit line;
- 3) a virtual ground line driver circuit to drive both of the two selected metal virtual ground lines, and if a precharge phase is used, both of the two selected metal virtual ground lines are driven to precharge ground level, then, during the sensing phase, one of the two metal virtual ground lines is held at ground and the other of the two metal virtual ground lines is switched to a voltage source; and
- 4) If a precharge phase is used, a precharge circuit is used to drive all metal virtual ground lines and metal bit lines to ground during the precharge phase. During the sensing phase, the precharge circuit is turned off. Changing the operation of the memory core from the

Changing the operation of the memory core from the protocol described in the above referenced parent application to that of the invention provides significant advantages. First, the low voltage supply, VPC, is eliminated. Some ROMS, having 8 megabits or more, may have a standby current specification of 100 microamperes maximum from the VDD supply voltage. Prior art technology of maintaining an 8 megabit memory core at the VPC voltage during standby is impractical due to the junction leakage current drawn by the memory core arrays in the ROM.

Using a memory core precharged to ground eliminates VPC and resolves the standby junction leakage current problem. Using a memory core without a precharge phase and with current sensing as defined by the invention eliminates VPC and resolves the standby junction leakage current 60 problem.

Second, in the invention the selected bit line is driven positive by the selected memory core FET if it is programmed with a low threshold voltage. The current from the selected core FET supplies the current to charge the bit line capacitance. It also supplies the selected memory core sector junction leakage current and supplies charge to compensate

#### 4

for negative noise voltage capacitively coupled to the bit line from the core precharge clocks turning off.

In the designs described in the parent application referenced above, the bit line may remain floating at the VPC voltage level during the core sensing time, if the selected core FET is programmed with a high threshold voltage. To supply the selected memory core sector junction leakage current, and to supply charge to compensate for negative noise capacitively coupled to the bit line, a circuit, such as the one shown in FIG. 4 of the parent application is necessary.

This type of circuit is not needed in the invention. Elimination of this circuit provides a significant improvement in the sensing performance of the invention. The circuit provides a small pull-up current to the selected bit line to compensate for both negative capacitively coupled noise and core junction leakage to the grounded memory substrate. When a selected memory cell switches the bit line toward ground, the memory cell switches the bit line toward ground. The "bit-low" switching time and voltage level is achieved more easily in the invention than in prior types of designs for ROMS using this type of circuit.

Third, a ROM utilizing the invention can operate with a VDD supply voltage of 3 volts because the memory core is precharged to ground. Prior designs of ROMS with a memory core precharged to a low supply voltage, such as VPC which is about 2 volts, require an operating VDD supply voltage more than 1.5 volts greater than VPC for operation of the precharge clocks, polysilicon word lines, and polysilicon sector select lines in the memory core. Fourth, a ROM utilizing the current invention can pre-

Fourth, a ROM utilizing the current invention can precharge the memory core to ground, the precharge voltage level, in significantly less time than required for ROMS with the memory core precharged to a low supply voltage, such as VPC, which is about 2 volts. The current invention utilizes an NFET with a grounded source for switching the memory core virtual ground lines and main bit lines to ground. This NFET has the full VDD voltage applied from the gate terminal to the source terminal during the entire precharge time. The prior designs utilize an NFET in a source follower configuration for switching the memory core virtual ground lines and main bit lines to a low voltage such as VPC. With this configuration, the voltage applied from the gate terminal to the source terminal, which is increases the required precharge time, and requires an operating VDD supply voltage more than 1.5 volts greater than VPC for minimizing the precharge time to VPC.

The invention is an improvement in a memory having a memory core with a plurality of memory cells and a predetermined memory core substrate voltage. The memory cells are accessed at least in part by selection of corresponding bit lines and virtual ground lines coupled thereto. The improvement comprises precharging circuitry for precharging the virtual ground lines and bit lines in the memory core to the memory core substrate voltage. Virtual ground line and bit line decoder and precharging circuitry precharges previously selected virtual ground lines and bit lines in the memory core to ground. Virtual ground line driver circuitry first drives both selected virtual ground lines to ground during a precharge phase and then selectively drives one virtual ground line to ground and the second virtual ground line to a positive voltage level. Memory core junction leakage current from the virtual ground lines and bit lines in the memory core is reduced to zero when the memory core is precharged to the memory core substrate voltage. The need for an internal low voltage supply for a precharge level is elimi-

5 nated. VDD standby current and operating voltage level required for the memory is significantly reduced.

The time required to precharge the memory core to the precharged voltage level at the beginning of a memory read cycle is significantly reduced. The precharging circuitry, virtual ground line and bit line decoder and precharging circuitry, virtual ground line driver circuitry and the memory core provide the main bit line with bit-low level and bit-high level voltages which are negligibly affected by capacitively coupled negative noise voltages or by memory core junction leakage currents to the memory core substrate. The precharging circuitry, virtual ground line and bit line decoder and precharging circuitry, virtual ground line driver circuitry, and the memory core provide a positive current to the main bit line for providing a positive voltage defined as 15 a logic zero level or bit-high level and a precharged zero voltage level to the main bit line for a logic one or bit-low level.

The improvement further comprises bit line voltage sensing circuitry to sense bit-low level and bit-high level volt- 20 ages on the main bit line at high speed with a bit-high voltage level of at least 150 millivolts and with a bit-low level of approximately zero volts.

Each memory cell comprises a core FET. The core FET of at least one of the memory cells is programmed with a low 25 threshold voltage defining a logic zero output. The precharging circuitry, virtual ground line and bit line decoder and precharging circuitry, virtual ground line driver circuitry, and the memory core for minimizing total diffusion capaci tance on the virtual ground line coupled to the memory cells 30 when the memory cells are programmed with more logic zeros than logic ones, and for reducing capacitance as ated with the core FET programmed with a low threshold voltage due to minimized total diffusion capacitance.

The virtual ground line and bit line decoder and precharging circuitry precharges previously selected virtual ground lines and bit lines in the memory core to approximately zero voltage

The invention is also an improvement in a method of operation of a memory having a memory core with a plurality of memory cells and a predetermined memory core substrate voltage. The memory cells are accessed at least in part by selection of corresponding bit lines and two associated virtual ground lines coupled thereto from a plurality of bit lines and associated virtual ground lines in the memory. The improvement comprises the steps of precharging the virtual ground lines and bit lines in the memory core to the memory core substrate voltage. A pair of the virtual ground lines is selected in the memory. Both selected virtual ground lines are driven to ground during a precharge phase. One of the selected virtual ground line is selectively driven to ground and the other one of the selected virtual ground line to a positive voltage level

Differential Sense Amplifier The parent application shows a similar sense amplifier 55 approach using a current mirror instead of a cross coupled current source. A schematic drawing of this previous sense amplifier is presented in FIG. 21 of the parent, which is reproduced here as FIG. 5, since many of the improvements of the invention are best understood in comparison to the 60 design in the parent application.

Both approaches use the same clocking signals and have the same timing. Also, both approaches amplify voltage differences of about 0.15 volts. The previous design amplifies voltages that are close to 2.0 volts with differences of about 0.15 volts. The present design amplifies voltages that are close to ground with differences of about 0.15 volts. The

use of voltage level shifters, a cross coupled current source and inverters is unique to the present design.

The present sense amplifier design amplifies voltage differences of signals that are about 0.15 volts. The previous sense amplifier design amplifies voltage differences of signals that are about 2.0 volts.

The idea of using a cross coupled current source instead of a current mirror is not limited to the present design. This idea will work equally well in the previous sense amplifier and may be used without the voltage level shifting circuitry.

The current mirror approach used in the previous design loads the differential amplifier output nodes with an unbalanced capacitive load. This unbalanced load favors one side of the latch over the other side of the latch. The cross coupled current source approach loads the differential ampli-fier with a balanced load. It would be possible to add capacitance to the previous design to balanced the nodes, but extra capacitance would slow the latch and reduce the transient response of the latch.

The voltage level shifters in the present design are important because they allow the differential amplifier to sense signals that are close to ground with a voltage difference of about 0.15 volts. The voltage level shifters also shift the signals to a voltage that increases the gain of the differential amplifier. In the previous design, the differential amplifier was limited to amplifying signals that were at the internal precharge voltage of the memory core, i.e. about 2.0 volts. By level shifting inputs to the differential amplifier from zero volts to about 2.2 volts, the differences of these level shifted signals can now be amplified with a conventional differential amplifier.

It is important to note that the use of level shifters is not limited to only sense amplifiers. FIG. 7 shows a timing circuit that employs voltage level shifting circuits and a differential amplifier.

It is very desirable to have a symmetric design in a differential amplifier.

The cross coupled current source approach is symmetric while the current mirror approach is not. Because of the small difference in voltages being sensed, small imbalances in the differential amplifier may have a large enough effect to cause the differential amplifier to fall into the wrong state. The idea of using symmetry to improve the balance of the sense amplifier extends beyond the design to the layout of the design. A symmetric and balanced layout may sense smaller voltage differences and operate faster than would otherwise be possible.

The cross coupled current source approach can provide more gain than the current mirror approach. The gain of the cross coupled current source is controlled by four FETs.

The present design uses two inverters to block half level signals from being outputted until the sense amplifier data has been latched. By blocking half level outputs of the differential amplifier, a race condition is eliminated and output enable signal, OE may switch sooner than would otherwise be possible.

The invention is an improvement in a detection circuit having an input signal which is sensed. The improvement comprises a level shifting circuit for receiving the input signal and for shifting the voltage of the input signal to a predetermined level to output a voltage shifted level of the input signal. The predetermined level is within an operative range of detection of the detection circuit. The input signal sensed by the level shifting circuit has a

voltage close to ground. The detection circuit in the operative range is capable of distinguishing signal level differ-ences at least as small as about 0.15 volts so that input

7 signals at least as little as about 0.15 volts above ground are reliably sensed

The level shifting circuit shifts the voltage of the input signal to the predetermined level within a wide range of selected voltages including the operative range of the detec-tion circuit. The predetermined level is where the detection circuit has the most gain, speed and accuracy. The detection circuit comprises a differential amplifier

having two differential outputs and the detection circuit comprises a pair of cross coupled current sources to provide matched current sources to the differential amplifier. The pair of current sources are symmetric, balanced, have the same capacitive loading and the same impedance. The pair of cross coupled current sources initially provide two equal current sources, but become unmatched based on the output of the differential amplifier. The differential amplifier includes circuitry for providing positive feedback from the outputs to the pair of current sources to increase the gain and speed of the differential amplifier.

The pair of current sources have two cross coupled FETs and the gain of the cross coupled current source is controlled 20 primarily by the two cross coupled FETs. A range of gains is provided to the differential amplifier by varying the width-to-length ratio of the two cross coupled FETs. The pair of current sources further comprise two FETs connected in parallel to the cross coupled FETs. The gain of the 25 differential amplifier also is further controlled by varying the width-to-length ratio of the two parallel coupled FETs. The improvement further comprises two inverters to

block half-level outputs of the differential amplifier until both outputs of the detection circuit have been latched.

The invention is also an improvement in a method of detecting an input signal level the improvement comprising the steps of receiving the input signal, and shifting the voltage of the input signal to a voltage shifted output level. The voltage shifted output level is within an predetermined operative range of detection of a detection circuit. The voltage shifted output level is detected to distinguish the signal level of the input signal level.

Virtual Ground and Bit Line Decoder The design described in the copending application, 40 M387-D for the virtual ground and bit line decoder, and the present virtual ground and bit line decoder both multiplex a selected main bit line, mBL. The previous NMOS ROM decoder selects one virtual ground line and drives this line to ground. All other virtual ground lines are precharged to an internal low supply voltage of about 2 volts. The present design selects two virtual ground lines. These two lines are initially driven low. During the read cycle, one of the lines is driven high and the other line remains driven low. The virtual ground line that is driven high is determined by an 50 address, AY[4]. Like the NMOS decoder described in copending applica-

tion Ser. No. 08/016,811, entitled Improvements in a Very Large Scale Integrated Planar Read Only Memory, the CMOS virtual ground and bit line decoder multiplexes a selected main bit line and one virtual ground line. CMOS decoder provides a better precharge than the NMOS decoder. In the CMOS design, PC0 is an input to the addresses YDL[0-7] and YDU[0-7]. When PC0 is high during core precharge, all the addresses YDL[0-7] and YDU[0-7] are high, all FETs in the decode are turned on, and all the virtual ground line and bit lines are precharged This additional precharging technique is not used in the present design although this technique is compatible with the present design.

In comparison to the prior designs, the improved interlock method provides the same function with fewer gates. This

method is inherently faster and uses less silicon die area because fewer gates are used

In comparison to the previous NMOS ROM patent and the CMOS virtual ground and bit line decoder, the present decoder is designed for use with a memory core that is precharged to ground. The previous decoder was designed for use with a memory core that is precharged to a low voltage of about 2 volts. In the present design an additional decode is done by means of the SELV lines. Because this additional decode is done by means of the SELV lines, the present decoder uses fewer FETs and less area than would otherwise be possible.

Crowbar currents may be very large in inverters and logic gates with large FETs. When CMOS inverters and logic gates switch, there is a period of time where both the PMOS and the NMOS FETs are partially turned on. The current that flows through these FETs is called a "crowbar current" Crowbar current is normally not significant but can become very significant when large FETs are used. This interlock method avoids these crowbar currents.

The invention is an improvement in a method for decoding a plurality of virtual ground lines and bit lines in a memory comprising the steps of driving all virtual ground lines in the memory core low. Two virtual ground lines in a memory core are multiplexed by holding a selected first virtual ground line low and keeping a selected second virtual ground line low for memory core discharge, and by driving the selected second virtual ground line high for core evaluation. The core is then read or evaluated. All unselected virtual ground lines are kept floating during the step of evaluating the core. The second virtual ground line is then switched low for memory core discharge in preparation for subsequent core evaluation.

The improvement further comprising the step of precharging a BIT line to ground prior to the step of evaluating the core. The BIT line is selectively coupled to the bit lines in the memory.

The invention is also a decoder for producing two memory multiplexing signals, SELV0 and SELV1, capable of driving a large capacitive memory load. The decoder comprises decode circuitry for selectively decoding an address signal to drive one of the two memory multiplexing signals, SELV0 and SELV1, high and the other low. Drive circuitry generates the two memory multiplexing signals, SELV0 and SELV1, in response to the decode circuitry. The drive circuitry is tristated.

The drive circuitry is comprised of a pair of two large FETs coupled in series. The memory multiplexing signals, SELV0 and SELV1, are derived respectively from the coupling between one of the pair of the two large FETs. The drive circuitry comprises circuitry for turning each one of the two large FETs off before turning on the other one of the two large FETs in each of the pairs of FETs, so that one of the FETs of each pair will always be off when the other one of the pair of FETs is on.

The memory multiplexing signals, SELV0 and SELV1, have a voltage level set by a decoder supply voltage, VSEL. The memory multiplexing signals, SELV0 and SELV1, have the highest voltage level in the memory core. Voltage levels of the memory multiplexing signals, SELV0 and SELV1, are set at a level low enough to avoid memory breakdowns in the memory core

The invention is also an improved method of precharging a memory core having a plurality of virtual ground lines and main bit lines comprising the steps of precharging all of the virtual ground lines and main bit lines in the memory core to ground before the core is read through a precharge block

Two selected virtual ground lines are driven to ground before the core is read through precharge paths through the memory core independent of the precharge block.

9

The invention is still further a driver circuit for avoiding crowbar currents comprising two large FETs coupled in series. An output signal is derived from the coupling between the two large FETs. Circuitry is provided to turn each one of the two large FETs off before turning on the other one of the two large FETs, so that one of the FETs will

always be off when the other one of the FETs is on. The invention can be better visualized by turning to the following drawings, wherein like elements are referenced by like numerals.

### BRIEF DESCRIPTION OF THE DRAWINGS

15 FIG. 1 is a plan view of a chip layout of a memory core operated according to the invention.

FIG. 2 is a schematic of the memory core shown in FIG. 1.

FIG. 3 is a timing diagram showing the waveforms of the 20control signals used to drive the memory core of FIGS. 1 and 2.

FIG. 4 is a table of main bit line voltage values depending on the programmed states of memory cells in a row coupled 25 to the main bit line.

FIG. 5 is a schematic of a sense amplifier used in the parent application.

FIG. 6 is a schematic of the sense amplifier of the invention.

FIG. 7 is a schematic of a timing circuit that employs voltage level shifting circuits and a differential amplifier.

FIG. 8 is a schematic drawing of a previous interlock method to avoid crowbar current

FIG. 9 is a schematic of the virtual ground and bit line 35 decoder circuit of the invention.

FIG. 10 is a schematic drawing of the interlock method to avoid crowbar current.

FIGS. 11a and b are a timing diagrams of the relevant  $_{40}$ decoder signals.

FIG. 12 is a timing diagram showing the function of the interlock method.

The various embodiments of the invention can now be understood by turning to the following detailed description. 45

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Grounded Memory Core Design and Methodology

Consider now in detail the operation of the invention in a memory core schematically shown in FIG. 2, and with the use of a voltage sensing sense amplifier circuit, modified virtual ground line decoder and driver which are described below. The invention incorporates a memory circuit having an array of addressable memory cells organized into blocks of memory cells. One block of cells is shown in FIG. 2. A block is a segment of the core which is repeated in rows and columns to form the memory array. In the invention, a block is defined as shown in FIG. 2. There are four columns of memory cells in a block. The word lines, CA, CB, and BS select one cell in the block to be connected to the metal bit line, or main bit line. A sector of memory is defined as a row of blocks placed across the memory core or array which have common word lines and BS, CA, and CB lines. The sector is repeated in n rows to form the complete memory core or memory array. A ROM can be partitioned into one or more memory cores.

CA, Column Select A, is a polysilicon line extending across the full width of a sector. It is the gate terminal of core FETs which connect specific diffusion bit lines in the block to each other. CB, Column Select B, is a polysilicon line extending across the full width of a sector. It is the gate terminal of core FETs which connect specific diffusion bit lines in the block to each other. BL is a diffusion line in the block, or sector, which is the drain or source terminal for four columns of core FETs and four column select FETs controlled by CA or CB. The bit line signal from one of the sectors in the memory array is coupled to a metal bit line by block select BS. BL may refer to the diffusion or metal line. The metal bit line may be referred to as mBL, or main bit line

WL, Word Line, is a polysilicon line extending across the full width of a sector. It is the gate terminal of one row of programmable core FETs in the sector. BS, Block Select, is sometimes defined as Bank Select and is a polysilicon line extending across the full width of a sector. It is the gate terminal of the core FETs which connect a diffusion bit line in a block to the metal bit line, or main bit line mBL.

VGL, Virtual Ground Line, is a diffusion bit line in the block of memory cells shown in FIG. 2. There are two diffusion bit lines which connect to the drain or source terminals for two columns of core FETs and for two column select FETs controlled by CA. Each of the two diffusion lines is connected to one of two metal buses which are also connected to corresponding diffusion lines in each block within a column of blocks in the memory array. Each of these two metal lines is defined as a virtual ground line

The array of cells includes a plurality of metal virtual ground lines 10, main bit lines 12, polysilicon word lines 14(1)-(n), and polysilicon select lines 16. Each of polysilicon word lines 14(i), and polysilicon select lines 16 extend through each row of blocks of memory cells, or sector. Each of metal virtual ground lines 10 and main bit lines 12 extend through each column of blocks of memory cells. The metal lines run straight as, shown in FIG. 1, for an optimum layout design. The design comprises of a plurality of contacts 18 connecting metal virtual ground lines 10 and main bit lines 12 to corresponding ones of contacts 18 at each the end of each the blocks.

A decoder circuit selects a column of the blocks and couples a virtual ground line driver to the selected pair of metal virtual ground lines 10 and a sense amplifier to a main bit line 12 in the selected column of blocks. During the precharge phase, these circuits drive both of the two selected metal virtual ground lines 10 to ground, then, during the sensing phase, one of two metal virtual ground lines 10 is held at ground and the other of the two metal virtual ground lines is switched to a voltage source.

Each block has a first and a second end. The virtual ground line contacts 18 are disposed solely at one end of the block with main bit line contact 18 disposed solely at the opposite end of the block. A second block of memory cells identical in architecture to the first block of memory cells is laid out with mirror symmetry relative to an imaginary line perpendicular to the virtual ground lines and disposed at one end of the first block of memory cells. Contacts 18 with main bit line 12 and virtual ground lines 10 to the first block of memory cells are used in common with the mirror symmetrical second block of memory cells.

The plurality of memory cells 22 in the block is logically organized in columns. The columns of memory cells 22 are coupled together by diffusion bit lines 20, which cell 22 in this case is comprised of a single FET. Each column has two

corresponding diffusion bit lines 20 disposed along the length of the block of memory cells 22. Memory cells 22 are arranged and configured into four columns with the center bit diffusion line 20' shared by the second and third columns of memory cells 22. Two virtual ground lines 10 are symmetrically disposed relative to the center diffusion bit line 20'. A first circuit 24 controlled by CA is disposed at one end of each block for selectively coupling the two diffusion bit lines 20 for the first column of memory cells together and two diffusion bit lines 20 for the controlled by CB is disposed at the opposite end of each block for selectively coupling the two diffusion bit diffusion bit lines 20 for the first column of memory cells together. A second circuit 26 controlled by CB is disposed at the opposite end of each block for selectively coupling the center bit diffusion line 20' with the two adjacent bit diffusion lines 20.

11

As a result of the location of first and second circuits 24 and 26, the length of the circuit path of a signal read from any one of the addressed memory cells through bit diffusion lines 20 does not exceed in aggregate substantially more than one length of the memory block. Parasitic capacitance is avoided, memory access speed is increased, and the capacity for memory cell density is increased.

The general structural architecture of the memory core now having been reviewed, consider the detailed description of operation of the grounded memory core of the invention. As shown in the schematic in FIG. 2, main bit line 12 is coupled through core FETs 28 to a center bit line 20'. Two memory cells 22, for example particularly denoted by reference numeral 22(2), are coupled in series with each other in the memory core to form a pair. Other pairs of core FETs 22 are coupled in parallel between center line 20' to the outer diffusion bit lines 20 which are connected to virtual ground lines 10. The gates of memory cells 22 like cells 22(2) are coupled to respective word lines 14(1) through 14(n). Column select core FETs 26 are coupled in parallel with N memory cells on each side of center bit line 20'. Column select core FETs 24 are coupled in parallel with N memory cells which are connected to outer diffusion bit lines 20.

Bit lines 20 and 20' in FIG. 2, are n-type diffusion wires while main bit line 12 and virtual ground lines 10 are metal wires of aluminum. Referring to FIG. 1, word lines 14(1) , through 14(n) and the column select signal lines 16, CA, CB, and BS, are polysilicon wires. The metallic contacts 18 are denoted by the squares containing an X. Regions 30 denote ion-implanted regions. Threshold voltages in ion-implanted regions 30 exceeds the supply voltage so that core FETs disposed in regions 30 are not turned on even if the gate voltage goes to a logic high.

Metal contacts 18 connecting the diffusion wiring to main bit line 12, and metal contacts 18 connecting the diffusion wiring to virtual ground lines 10 are positioned at opposite ends of the memory cell blocks as best depicted in FIG. 1. Therefore, the resistance of the diffusion wiring elements from main bit line contact 18 to a virtual ground line contact 18 remains constant regardless of the position of selected memory cell 22(2), because the resistance corresponds to the distance between metal contacts 18 for main bit line 12 and virtual ground lines 10. The memory layout is designed so that the memory cell blocks are mirror symmetrical about line 32 with respect to transverse or horizontal wires or lines (not shown) connecting contacts 18. As a result, the number of contacts 18 in the array is reduced by fifty percent as compared to conventional layout. As a further consequence, the capacitance and junction leakage current parasitics due to main bit line contacts 18 is reduced by fifty percent, thereby increasing switching speeds.

Consider the operation of the grounded memory core with a voltage sensing sense amplifier. Referring to FIG. 2, a column select signal, CA, is switched to a logic high level in order to select memory cells 22 in the second and third columns immediately adjacent to a main bit line 12 shown in the middle of the schematic in FIG. 2. Column select signal, CA, turns on transistors 24 to short each outer pair of diffusion bit lines 20 together in a pairwise fashion. Outermost diffusion bit lines 20 are connected to virtual ground lines 10, VGL1 and VGL2.

When column select signal, CB, is switched to a logic high level, it shorts the innermost diffusion bit lines **20** to center bit line **20'** through transistors **26**. This will select the first and fourth columns in the array of FIG. **2**.

In other words, signal CA will select the second and third columns, while column select signal CB, will select the first and fourth columns, the columns being ordered and numbered from left to right in the array of FIG. **2**. For proper addressing, only one of these two signals, CA or CB, is logically high at the same time.

All left block cells, denoted by dotted outline 34, are selected by switching the left virtual ground line 10 in FIG. 2 to a positive voltage level and holding the opposing or right virtual ground line 10 in FIG. 2 to the precharged ground level. In such an instance, the cells within block 34, as opposed to the symmetrically disposed block of memory cells 36, are read out while those in block 36 are not.

For the grounded memory core, the positive voltage level on a virtual ground line **10** is approximately two volts in amplitude at the end of the sensing phase. A bit-high level on the main bit line **12** is a positive voltage of approximately 150 millivolts in amplitude at the end of the sensing phase. A bit-line-low level is the precharge level of ground, or zero volts.

In order to select, for example, cell 22(2), block select signal, BS, line 16, goes to a logical high selecting the block shown in FIG. 2. See FIG. 3 for the signal wave forms for the example of selecting cell 22(2). The interval between T1 and T2 is the precharge cycle, between T2 and T3 the core evaluation cycle, and after T3 the core reset cycle. Signal BS, on line 16, is coupled to the gates of two transistors 28. When switched high as shown on line 38 in FIG. 3, BS couples main bit line 12 to center bit line 20' of the cell matrix block. Column select signal, CA, is a logical high as shown on line 40 in FIG. 3, and column select line, CB, is a logical low, thereby selecting the second and third columns. The leftmost virtual ground line 10 in FIG. 2, VGL1, goes after time T2 to a positive voltage as shown in FIG. 3. Rightmost virtual ground line 10 in FIG. 2, VGL2, is held at the precharged ground level thereby selecting the second column of cells and deselecting the third column of cells. Word line 14(1) switches to a logical high as shown on line 44 of FIG. 3 with each of the remaining word lines 14(2) to 14(n) to a logical low thereby reading cell 22(2) as shown on line 46 of FIG. 3.

Assume the selected core FET 22(2), is programmed with a low threshold voltage. The current transmission path through the block of memory cells begins with the leftmost virtual ground line 10 and ends with the main bit line 12, or mBL. The current flows from leftmost line 10 to the left outermost diffusion line 20 in FIG. 2. See line 42 of FIG. 3 for the voltage wave form on VGL1, or line 10. With core FET 24 controlled by CA, the current flows through FET 24 to the left innermost diffusion bit line 20. The current flows along left innermost line 20 to the drain of the selected core FET 22(2) and through core FET 22(2) to center diffusion bit line 20. The current then flows through the two parallel core FETs 28 to the main bit line 12, or mBL The approximate voltage wave form on line 12, mBL, is shown on line 46 in FIG. 3. The magnitude of the resultant voltage on the main bit line 12 varies significantly, and is largely dependent upon the programmed threshold voltages of core FETs 22(1), 22(3) and 22(4) in the same row of the core as the selected cell 22(2) in FIG. 2. These FETs have gates connected to WL1, 5 line 14(1), and may also be turned on when FET 22(2) is selected. FIG. 4 shows the maximum voltage on the main bit line 12 as a function of the programmed threshold voltages of core FETs 22(1) through 22(4). There are eight combinations for the programmed threshold voltages of the three 10 core FETs 22(1) through 22(4) as shown in FIG. 4. The right hand column shows the maximum main bit line voltage as a fraction of the virtual ground line voltage VGL1. VGL2, line 10, and diffusion line 20 are switched to ground by means of a virtual ground line decoder and driver circuit 15 shown in FIGS. 9 and 10.

13

First consider the effect on the main bit line voltage level of core FET 22(1) having a low threshold voltage. The low threshold voltage is denoted as C in FIG. 4. Now there is a second current path from VGL1 to the drain of the selected <sup>20</sup> core FET 22(2). The second path is along the outermost left diffusion line 20 through core FET 22(1). Since the resistance of both left diffusion lines 20 are equal, the resistance from the VGL1 line 10 to the drain of selected core FET 22(2) is reduced to one-half the resistance of a single path. <sup>25</sup> As a result, the voltage on mBL, line 12, increases. Referring to FIG. 4, a comparison of combination 8 to combination 4, or combination 7 to combination 3, shows how much the programmed state of core FET 22(1) affects the maximum voltage on bit line 12. <sup>30</sup>

The programmed threshold voltage of core FET 22(3) has the most pronounced effect on the main bit line voltage. If core FET 22(3) has a high threshold voltage, the current in FET 22(3) is approximately zero. There are no direct current paths from the center bit line 20' to ground, and the maximum main bit line voltage is equal to the voltage on VGL1, approximately two volts for the illustrated embodiment.

If core FET 22(3) is programmed with a low threshold voltage, a direct current path exists from the center diffusion bit line 20' to VGL2, line 10, by means of core FET 22(3), innermost right bit line 20, core FET 24, outermost right diffusion line 20, to line 10, VGL2. The resistance in this path from line 20' to VGL2 can be approximately equal to the resistance in the path from bit line 20' to VGL1 resulting 45 in the voltage on line 20' being approximately one-half of the voltage applied to VGL1.

If both core FETs 22(3) and 22(4) are programmed to a low threshold voltage, the current from the source terminal of FET 22(3) can flow along innermost right bit line 20 and outermost right diffusion line 20 which reduces the resistance from the source terminal of FET 22(3) to VGL2, line 10, to one-half. The effect of the programmed threshold voltage of FET 22(4) on the main bit line 12 can be seen by comparing combinations 3 and 4 or combinations 7 and 8 of FIG. 4.

The lowest voltage on main bit line 12, for a bit-high level occurs when core FET 22(1) is a high threshold voltage, and both core FETs 22(3) and 22(4) are low threshold voltages. This is shown by combination 4 in FIG. 4. For this case, the e main bit line 12 voltage is a maximum of about 38% of the voltage on VGL2. The maximum voltages shown in FIG. 4 are the levels which could be reached if the core FET 22(2) is allowed a long time to charge the bit line capacitance to a maximum value. For the invention, the main bit line 12 each voltage, for a bit-high level, is about 25% of the levels shown in FIG. 4. This is because the typical core evaluation

time, or sensing time, does not provide time for main bit line 12 to charge to a higher voltage level. For example, for combination 4 in FIG. 4, the typical voltage on the main bit line 12 is 200 millivolts with VGL1 being about two volts. The ROM which uses the invention incorporates a sense amplifier which can detect a 150 millivolt bit-high level.

Now assume the selected core FET 22(2) is programmed with a high threshold voltage which is greater than the voltage applied to WL1. The only current flowing through FET 22(2) is a very low sub-threshold current which is negligible for bit line sensing. The current path from VGL1 to center bit line 20' is then open, which allows the center bit line 20' and main bit line 12 to remain a precharged ground voltage level, a bit-low level.

Further assume that both selected core FET 22(2) and core FET 22(3) are programmed with a high threshold voltage. Center bit line 20' is not coupled to either the innermost left or right bit lines 20 so it is floating at the precharged ground voltage, a bit-low level. The voltage on floating bit line 20', or main bit line 12, can be affected by junction leakage currents or capacitively coupled noise voltages. Only noise voltages or junction leakage currents, which can shift the floating main bit line positive, can adversely affect the sense amplifier's reading of a bit-low level. For this reason, core junction leakage current to the grounded substrate does not affect the bit line which is floating at ground. Also, capacitively coupled negative noise voltages from the turning off of the memory core precharge clocks does not adversely affect the bit-low voltage level of zero volts.

Further, for a bit-high level which is a small positive voltage on the bit line, the negative noise voltages and the core junction leakage currents from the diffusion bit lines to substrate have negligible effect. This is because the selected core FET 22(2), with a programmed low threshold voltage, supplies a current to center bit line 20' which is orders of magnitude greater than the combined negative noise current and the core junction leakage from diffusion bit line 20'.

In summary, the memory core as defined in FIG. 2 can be used in the grounded core operating mode defined by the current invention with:

a) a voltage sensing sense amplifier;

- b) a virtual ground line decoder circuit which selects both virtual ground lines 10, VGL1 and VGL2;
- c) a virtual ground line driver circuit to drive both of the two selected metal virtual ground lines. During the precharge phase, both of the two selected metal virtual ground lines are driven to ground, then, during the sensing phase, one of the two metal virtual ground lines is held at ground and the other of the two metal virtual ground lines is switched to a voltage source; and
- d) a precharge circuit to drive all metal virtual ground lines and metal bit lines to ground during the precharge phase. During the sensing phase, the precharge circuit is turned off.

Consider now the operation of the grounded memory core with a current sensing sense amplifier. The memory core shown in FIG. 2 can be used with other types of sense amplifiers than voltage sensing as described above. For example, a current sensing amplifier can be used. This type of sense amplifier supplies a sensing current through a bit line decoder to the main bit line 12.

The operation of the word lines and column select lines is the same as described above. The operation of the virtual ground lines is essentially reversed from that described above for a voltage sensing amplifier. This is due to the fact that the selected core FET must switch the sensing current to ground, if the selected core FET is programmed with a low threshold voltage. If the selected core FET is programmed with a high threshold voltage, the sensing current must be allowed to charge the selected main bit line to a positive voltage by opening the sensing current path to ground.

15

In order to select, for example, cell 22(2), block select signal, BS, line 16, goes to a logical high thereby selecting the block shown in FIG. 2. Signal BS, on line 16, is coupled to the gates of the two transistors 28. When switched high, 10 BS couples main bit line 12 to a center bit line 20' of the cell matrix block. Column select signal, CA, is a logical high, and column select line, CB, is a logical low thereby selecting the second and third columns. Left virtual ground line 10, VGL1, is switched to ground. Right virtual ground line 10, 15 VGL2, could be allowed to float at the precharged ground level, or, for the preferred embodiment, it is driven to a small positive voltage having an amplitude which will minimize any current flowing in unselected core FETS 22(3) and 22(4), thereby allowing the sensing current to more rapidly charge 20 the main bit line to improve memory speed. The virtual ground lines VGL1 and VGL2 have thus selected the second column of cells and have deselected the third column of cells. Word line 14(1) switches to a logical high with each of the remaining word lines 14(2) to 14(n) to a logical low 25 thereby reading cell 22(2).

Assume the selected core FET 22(2) is programmed with a low threshold voltage. The sensing current transmission path through the block of memory cells begins with the main bit line 12, mBL, and ends with left virtual ground line 10. With core FETs 28 controlled by BS, the sensing current flows from the main bit line 12 through FETs 28 to diffusion bit line 20. The current then flows along line 20' to the drain of the selected core FET 22(2) and through core FET 22(2) to the left innermost diffusion bit line 20. With core FET 24 controlled by CA, which is switched to a logical high, the current flows along left innermost line 20, through FET 24, and to left outermost diffusion bit line 20 which is connected to virtual ground line VGL1. As a result of the sensing current flowing through the low resistance path, the voltage on mBL, line 12, is held to the a low level. This bit line voltage is defined herein as the bit-low level voltage. The magnitude of the resistance in the sensing current

The magnitude of the resistance in the sensing current path from the main bit line 12 to the left virtual ground line 10 varies significantly, depending upon the programmed 45 threshold voltage of core FET 22(1) in FIG. 2. This FET has the gate connected to WL1, line 14(1), and may also be turned on when FET 22(2) is selected. Consider the effect, on the bit-low voltage level, of core

Consider the effect, on the bit-low voltage level, of core FET 22(1) having a low threshold voltage. Now there is a 50 second current path from VGL1 to the drain of the selected core FET 22(2). The second path is along the outermost left diffusion line 20 through core FET 22(1). Since the resistance of innermost and outermost left diffusion lines 20 are equal the resistance from the VGL1 line 10 to the drain of 55 selected core FET 22(2) is reduced to one-half the resistance of a single path. As a result of the sensing current flowing through the low resistance paths, the bit line low voltage, on mBL, line 12, is held to the lowest level for any combination of programmed threshold voltages of the core FETs shown 60 in FIG. 2.

Now assume the selected core FET 22(2) is programmed with a high threshold voltage which is greater than the voltage applied to WL1. The only current flowing through FET 22(2) is a very low sub-threshold current which is negligible for bit line sensing. The sensing current path from center bit line 20' to VGL1 is then open, which allows the center bit line **20**' and the main bit line **12** to be charged by the sensing current to a higher voltage level herein defined as a bit-high level voltage.

as a bit-high level voltage. The programmed threshold voltage of core FET 22(3), FIG. 2, has an effect on the main bit line voltage for a short time after the sensing current is switched to the main bit line 12. If core FET 22(3) has a high threshold voltage, the current in FET 22(3) is approximately zero. There are no direct current paths from the center bit line 20' to VGL2, line 114. The sensing current can therefore charge diffusion bit line 20' to the sensing voltage level, a bit-low level or a bit-high level, in less time.

If core FET 22(3) is programmed with a low threshold voltage, an undesirable current path exists from the center diffusion bit line 20' to VGL2, line 10, by means of core FET 22(3), innermost right bit line 20, core FET 24, outermost right diffusion line 20, to line 10, VGL2. The resistance in this path from line 20' to VGL2 can be approximately equal to the resistance in the path from line 20' to VGL1. If VGL2 were floating at the precharged ground voltage level, approximately one-half of the sensing current would flow in this undesirable path for a significantly long time until the virtual ground line VGL2 was charged to a small positive voltage. The diffusion junction capacitance on the virtual ground line VGL2 is very high, since it is connected to all the memory array. Because of the high capacitance on the virtual ground lines, the current sensing time is significantly long if, for this example, VGL2 is initially floating at the ground voltage level.

The current invention solves the problem of high capacitance virtual ground lines by using a virtual ground line decoder circuit which selects both virtual ground lines, VGL1 and VGL2, and a virtual ground line driver circuit which selectively drives one virtual ground line, VGL1, to ground and the second virtual ground line, VGL2, to a small positive voltage having an amplitude, approximately equal to the bit-low level voltage, which will minimize the undesirable current flowing in unselected core FET 22(3), thereby allowing the sensing current to more rapidly charge the main bit line to improve memory speed.

The voltage on the main bit line 12, mBL, is only slightly affected by junction leakage currents or capacitively coupled noise voltages. Capacitively coupled negative noise voltages or junction leakage currents which can shift the main bit line negatively can adversely affect the current sensing sense amplifier's reading of a bit-high level. The magnitude of the sensing current is typically much higher than these currents. For this reason, core junction leakage current to the grounded substrate and capacitively coupled negative noise voltages from the turning off of the memory core precharge clocks have little effect on the bit-high level voltage.

clocks have little effect on the bit-high level voltage. In summary, the memory core as defined in FIG. 2 can be used in the grounded core operating mode with:

a) a current sensing sense amplifier;

- b) a virtual ground line decoder circuit which selects both virtual ground lines VGL1 and VGL2; and
- c) a virtual ground line driver circuit which selectively drives one virtual ground line to ground and the second virtual ground line to a small positive voltage level approximately equal to the bit line low level defined herein.

Differential Sense Amplifier

A circuit which differentially amplifies voltages that are close to ground with differences of about 0.15 volts uses voltage level shifters, a cross coupled current source and inverters to provide increased speed, accuracy, and gain.

Symmetric cross coupled current sources are used in a differential amplifier to provide the differential amplifier with a balanced load. A symmetric and balanced layout senses smaller voltage differences and operates faster than would otherwise be possible. The gain of the cross coupled current source is controlled by four FETs.

17

Voltage level shifters at the input to the differential amplifier allow the differential amplifier to sense signals that are close to ground with a voltage difference of about 0.15 volts. The voltage level shifters also shift the signals to a

voltage that increases the gain of the differential amplifier. Two inverters block half level signals from being outputted until the sense amplifier data has been latched. B blocking half level outputs of the differential amplifier, By race condition is eliminated and output enable signal, OE, may then switch sooner than would otherwise be possible. may then switch sooner than would otherwise be possible. Consider first the architecture of the sense amplifier of FIG. 6. Referring to FIG. 6, DMYHI and DMYLO are connected to gates of FET 50 and 52 respectively. DMYLO is a dummy bit line in the ROM core with ROM cells programmed to prevent DMYLO from charging during a read cycle. DMYLO is precharged to ground. DMYLO has coupled noise voltages that are similar to those of a BIT line and the DMYHI line. It is used as a low voltage reference and the DMYHI line. It is used as a low voltage reference for all the sense amplifier circuits and the TRIG circuit. DMYHI is similar to DMYLO except the ROM cells on DMYHI are programmed to charge DMYHI from ground to voltage level of about 0.15 volts. DMYHI is used as a BIT high voltage reference. BIT is the signal that carries the information from the memory core to the sense amplifier. Each BIT signal goes to a sense amplifier circuit. ROMs typically have more than one BIT and sense amplifier. ROMs with 8 or 16 BIT lines are common.

DMYHI serves as a BIT high voltage reference and DMYLO serves as a BIT low voltage reference. Because FETs 50 and 52 are connected in parallel the effective reference voltage is a level between the DMYLO and DMYHI levels. BIT is connected to the gates of both FETs 54 and 56.

The sense amplifier has two level shifting circuits. These circuits shift the low voltage inputs up to a voltage that the differential amplifier can easily sense. FETs 54–60 form one level shifting circuit and FETs 50, 52, 62 and 64 form the other level shifting circuit. The outputs from these level shifting circuits are the signals, SAIN and SAREF. SAIN and SAREF are inputs to the differential amplifier. By selectively changing some of the widths of FETs **54–60** and FETs **50**, **52**, **62** and **64**, a wide range of voltages may be selected. A voltage that is optimal for the sense amplifier operation can thus be selected.

The differential amplifier is composed of FETs 66-84. The differential amplifier compares the voltage of SAIN and SAREF. FETs 78-84 comprise a pair of cross coupled current sources that provides increased gain for the differ-ential amplifier circuit. Inverters 86 and 88 block half level outputs of the differential amplifier until these outputs have 55 been latched.

The operation of the sense amplifier of FIG. 6 is described in four phases. They are:

- (a) precharging to ground the ROM core, DMYLO, DMYHI, and all of the BIT lines 60
- (b) sensing the ROM core to charge DMYHI and, depending upon the programmed data, the BIT line;
- (c) latching the data; and (d) automatically powering down the sense amplifier and

retaining the latched data.

Consider the first phase of precharging the ROM core, DMYLO, DMYHI and BIT. Near the beginning of a ROM

cycle, the precharge clocks, PC1 and PC2, are either high from the end of the previous cycle, or they are switched high to precharge the ROM to ground. PC1 is a precharge clock signal. PC1 precharges to ground all the virtual ground and bit lines in the core before and after core evaluation. PC2 is a precharge clock signal and precharges to ground BIT, DMYLO and DMYHI before and after memory core evaluation

The time duration of the precharge is controlled by two circuits in the ROM called DCOK and OWDN (not shown). BIT is precharged to ground by PC2 switching high. DMYLO and DMYHI are also precharged to ground by PC2 switching high

Referring to FIG. 6, FET 72 is turned on by PC2. Since Referring to FIG. 6, FET 72 is turned on by PC2. Since FEIs 74 and 76 are turned on by SLIN, nodes SLQ and NSLQ are equalized to the same voltage level while PC2 is high by means of FETs 72–76. SLQ and NSLQ are the outputs of the differential amplifier comprised of FETs 66–76 in FIG. 6 and are both input to and output of the latch circuit comprised of FETs 94–102. After the latching operation, SLQ and NSLQ are VDD/GND level signals representing the latched data. SLQ and NSLQ are inverted by inverters 86 and 88 to produce XQ and NXQ. XQ and NXQ connect to the output driver circuitry. SLIN is high during memory core precharge to ground

SLIN is high during memory core precharge to ground and while sensing the BIT, DMYLO and DMYHI inputs. When the data is latched by SLCH, SLIN switches low to disconnect the memory core and decode from the sense amplifier circuit. SLCH is a signal which is low during memory core precharge to ground and sensing, and switched high to latch the data defined by the voltage levels on node SLQ and NSLQ at the start of the latch operation.

As long as the PC2 clock is high, output nodes SLQ and NSLQ remain at the equalized voltage level and do not respond to inputs BIT, DMYLO and DMYHI. PC2 is held high until the inputs BIT, DMYLO, and DMYHI are free of noise and/or have reached the appropriate voltage levels for sensing. By this means, outputs SLQ and NSLQ are preset to equal voltage levels from which they can respond quickly to the input signals. Consider now the sensing the ROM core. Upon comple-

tion of the ROM core precharging, PC1 and PC2 sequentially switched low. Address decoding is completed during the precharge phase to select (1) the sector of the ROM core to be sensed, (2) the word line within the sector, and (3) the bit and virtual ground lines within the sector. After PC1 is switched low, selected virtual ground lines are switched high by control signals, SELV0 or SELV1 shown in FIGS. 11*a* and 11*b*. DMYHI then starts charging rela-tively slowly toward about 0.15 volt while DMYLO remains low at ground. All BIT lines, connected from the memory core to all the sense amplifier circuits, will either charge up like DMYHI, or remain at about the DMYLO voltage level, depending upon how the selected ROM cells are programmed

Consider in particular the sensing operation when BIT remains at the DMYLO level. At the start of the sensing phase, DMYLO, DMYHI, and BIT are at the ground voltage level, namely the BIT gates of FETs 54 and 56, DMYHI gate of FET 50 and DMYHI gate of FET 52. BIT remains at zero volts. SAIN and SAREF are at the same voltage level of about 2.2 volts. The source of FETs 66 and 68 is node Vs which is coupled to ground through FET 70. FET 70 has its gate controlled by VRN. VRN is an internal reference voltage for the differential amplifier current source, FET 70, used in the sense amplifier circuit.

The gates of FETs 66 and 68 start out at a balanced voltage. As DMYHI ramps relatively slowly upward to

about 0.15 volts, the conductance of FET **50** becomes less, SAREF is driven higher, and SAIN remains at the same voltage level. As SAREF is driven higher, the conductivity of FET **68** increases and NSLQ is driven to a lower voltage level than SLQ.

19

Consider the sensing operation when BIT charges like DMYHI. At the start of the sensing phase, DMYLO, DMYHI, and BIT are at the ground voltage level, namely BIT gates of FETs 54 and 56, DMYHI gate of FET 50 and DMYHI gates of FET 52. SAIN and SAREF are at the same 10 voltage level of about 2.2 volts. Both BIT and DMYHI then ramp relatively slowly from the initial ground level to about 0.15 volts. As DMYHI ramps up slowly, the conductance of FET 50 becomes less and SAREF is driven higher. At the same time BIT ramps up slowly, the parallel conductance of 15 FETs 54 and 56 becomes less and SAIN is driven higher. Because BIT gates are the two FETs 54 and 56 and DMYHI gate is only one FET 50, SAIN is driven high at a faster rate than SAREF. The gates of FETs 66 and 68 start out at a balanced voltage. As SAIN is driven higher at a faster rate than SAREF, the conductivity of FET 66 increases faster than the conductivity of FET 68 and SLQ is driven to a lower voltage level than NSLQ.

By selectively varying the gate widths of FETs **50–64**, the level shifting circuit can shift the voltages SAIN and SAREF 25 over a wide range of different values. The widths are ratioed so that the differential amplifier operates with input voltage levels providing maximum gain. This setting of voltages improves the speed and accuracy of the differential amplifier. On the previous differential amplifier of FIG. **5**, the 30 input levels were set at the internal precharge voltage of the memory core and could not be optimized for the best sense amplifier performance.

The present design employs a cross coupled current source to provide two current sources for the differential 35 amplifier. Initially these current sources are matched and have the same capacitive load and impedance. As NSLQ and SLQ change, so do the current sources so that gain is provided to NSLQ and SLQ. For example, if BIT changes like DMYLO, then SLQ will start to go higher than NSLQ. 40 As SLQ starts to go higher then the conductance of FET **90** is reduced which helps NSLQ to go lower and increases the voltage difference between NSLQ and SLQ. In the case where NSLQ starts to go higher, the conductance of FET **92** is reduced which helps SLQ to go lower and increases the 45 voltage difference between SLQ and NSLQ.

FETs 90 and 92 can by themselves provide too much gain. FETs 82 and 84 are used in parallel to control the gain of the cross coupled current source. As the width-to-length ratio (W/L ratio) is increased for FETs 82 and 84, the gain of the cross coupled current source is reduced. As the width to length ratio (W/L ratio) is increased for FETs 90 and 92, the gain of the amplifier is increased. The desired gain for the amplifier is determined and controlled by the channel dimensions of FETs 82, 84, 90, and 92.

Consider now how the data is latched. The ROM has a circuit, herein called TRIG and shown in FIG. 7, which detects when DMYHI is about 0.15 volts above DMYLO. When this occurs, another conventional timing circuit (not shown), herein called SAMPCNTL, sequentially and 60 quickly switches SLCH high, then SLIN low, and then SLPD high. SLPD is low during memory core precharge to ground, sensing and latching of the data, then switches high. The high level reduces the power dissipation of the sense amplifier to zero. The latched data is retained. 65

As SLCH switches high, FET 94 in FIG. 6 drives the source terminals of FETs 96 and 98 toward ground. In the

case when BIT remains low like DMYLO, node SLQ is at a higher voltage level than NSLQ at this time, and FET 98 conducts more current than FET 96. FET 98 thus drives NSLQ toward ground faster than FET 96 drives SLQ, resulting in FET 96 being turned off, and NSLQ being driven low by FET 98.

Next, as SUN switches low, FETs 100 and 102 drive the source terminals of FETs 104 and 106 high. Since NSLQ is held low by FET 98, FET 104 conducts a higher current than FET 106. FET 104 then drives SLQ to VDD. Also, as SLIN switches low, FETs 74 and 76 are turned off which isolates the input FETs 66 and 68 from the latch circuit. This prevents the subsequent precharge of BIT, DMYLO, and DMYHI from affecting the latched data.

In the case when BIT charges high like DMYHI, NSLQ is initially at a higher voltage level than SLQ, and NSLQ will be higher than SLQ after the latch operation. Since the latch circuit comprised of FETs **94–102** is symmetrical the latching operation is reversed for the case when BIT is low as compared to the case when BIT is high as described above.

The design of the differential amplifier is optimized so that the voltage level of SLQ and NSLQ is above the trigger point of the inverters **86** and **88** during the sensing time. The outputs of the sense amplifier, XQ and NXQ, are therefore both low until the data starts to latch. Before the data starts to latch, neither NSLQ nor SLQ falls below the trigger point of the inverter. The outputs of the differential amplifier, NSLQ and SLQ, are latched by the time that one of these outputs falls below the trigger point of either output inverter **86** and **88**. In this way, the inverters act to block half level outputs of the differential amplifier until data is latched.

In previous designs there existed a race condition between the output enable signal, OE, switching high and the outputs of the differential amplifier being latched. If OE switches high too soon, then incorrect data could be sent to the output drivers and this data may be outputted. OE can be delayed to ensure that OE does not switch high too soon, but this time would be added to the access time of the ROM. Since the inverters block half level outputs from the differential amplifier until the data is latched, the race condition does not exist and OE may switch high sooner than would otherwise be possible.

Finally consider the powering down of the sense amplifier. The sense amplifier automatically powers down at the end of a read cycle. When SLPD switches high at the end of a read cycle, FETs **78**, **80**, **60**, and **64** are switched off. There is no current path through the voltage level shifters from VDD to ground. The latch circuit comprised of FETs **94–102** drives SLQ and NSLQ to VDD or ground depending upon the data latched. With SLIN low, and SLPD high, there is no current path from VDD to ground, so the power dissipation is zero for the remainder of the memory cycle.

The sense amplifier also operates in a stand by mode. In the stand by mode, power consuming circuits in the ROM are shut down to save power. NCE is switched high and SLPD switches high. Because SLPD switches high, FETs **336** and **338** in FIG. **5** from the previous sense amplifier design are not needed. Power down in the stand by mode is the same as automatic power down at the end of a read cycle. As stated, voltage level shifters can be used to advantage

As stated, voltage level shifters can be used to advantage in other circuits. The use of the voltage level shifters in other circuits is demonstrated in FIG. 7. In this case, the voltage level shifters are used with a differential amplifier to generate the signal, TRIG, in a timing circuit used in the ROM. DMYLO and DMYHI are reference voltages that are close to ground with a voltage difference of about 0.15 volts. FETs

104-108 and 110-114 are two voltage level shifters. The outputs of these voltage level shifters are TR0 and TR1. TR0 and TR1 are inputs to a differential amplifier that is used as a timing circuit. When the voltage difference between DMYLO and DMYHI becomes large enough, the differential amplifier detects this difference and TRIG switches from low to high. Voltage level shifting circuits may thus be used with conventional CMOS differential amplifiers.

21

Virtual Ground and Bit Line Decoder

A CMOS virtual ground and bit line decoder multiplexes 10 selected main bit line and two virtual ground lines. The CMOS decoder provides an improved precharge to the memory core as compared to NMOS decoders, because the decoder is designed for use with a memory core that is precharged to ground.

In the present design an additional decode is done by means of the SELV lines. Because this additional decode is done by means of the SELV lines, the present decoder uses fewer FETs and less area than would otherwise be possible.

An improved interlock method is provided in a circuit 20 which is inherently faster and uses less silicon die area because fewer gates are used. Crowbar current is normally not significant but can become very significant when large FETs are used. This interlock method avoids these crowbar currents.

Consider first the architecture of the virtual ground and bit line decoder circuit. The virtual ground and bit line decoder circuit functions as a multiplexer. FIG. 9 shows a simplified schematic of how this function is implemented. In FIG. 9 SELV0 and SELV1 are mapped into many virtual ground 30 lines in the core and one of many main bit lines from the core is mapped to the BIT line. The lines carrying the signals, SELV0 and SELV1, are collectively known as the SELV lines. SELV0 is a control signal from one of two voltage sources for the virtual ground lines. The present design has two virtual ground voltage sources. Both voltage sources are initially low, then one voltage source goes high while the other voltage source stays low. The voltage source that goes high is determined by an address decode. SELV1 is a control signal from the other one of the two voltage sources for the virtual ground lines. AY[4] is the address that determines whether SELV0 or SELV1 will go high during a read cycle. If AY[4] is low, then SELV0 will go high. If AY[4] is high, then SELV1 will go high. The signal, mBL, refers to the main bit line of the ROM. The main bit line is the selected bit line through which the selected core FET can output data. Data from the memory core is read through the main bit line

The multiplexer has two sets of addresses as shown in FIG. 9. YDL[0] through YDL[7] are decoded lower addresses. YDU is a decoded upper address. These address lines go to the gates of FETs that act as pass transistors. These pass transistors are connected in series. For example, YDL[3] goes to the gate of FETs 116-120 and YDU goes the gate of FETs 122–126. FET 116 is in series with FET 122, FET 118 is in series with FET 124, and FET 120 is in series with FET 126. Several different multiplexing designs are compatible with the invention and the one chosen is illustrated not by way of limitation but only by example for the purposes of clarity. The design of the low address block is unique. For example, multiplexing methods with any number of pass gates connected in series may be used. The 60 present design has two FETs in series but will also work without the high address block decoder or with two high address blocks connected in series.

FIG. 9 also shows a precharge-to-ground block 117. Block 117 is composed of a plurality of FETs 119, all of which are connected in parallel. Each FET 119 has a source

connected to ground, a gate connected to PC1, and a drain connected to either a main bit line or a virtual ground line in the memory core. PC1 is a precharge clock signal. PC1 precharges to ground all the virtual ground and bit lines in the core before and after core evaluation. VGL is the virtual ground line. The core has many virtual ground lines, but only two are selected for each selected bit. One selected virtual ground line stays low. The other selected virtual ground line is low at the beginning of the cycle to help discharge the memory core and then switches high to act as a voltage source for the memory core. After core evaluation, this selected virtual ground line switches low again to help discharge the memory core for the start of the next core evaluation. All virtual ground lines are precharged to ground during core precharge. All unselected virtual ground lines are floating at ground during core evaluation.

Every main bit line and virtual ground line in the memory core is connected to a precharge FET in precharge-to-ground block 117. A memory core block 121 is also shown in FIG. 9. Block 121 is repeated in rows and in columns to form the memory array. A detailed drawing of memory block 121 is described in connection with FIGS. 1 and 2.

FIG. 9 further shows that the drain of FET 128 is connected to BIT, its source is connected to ground, and its gate is connected to PC2. When PC2 switches high, BIT is precharged to ground through FET 128. PC2 is a precharge clock. PC2 precharges to ground all BIT lines before and after core evaluation.

Consider now the circuit which generates the multiplexing control signals, SELV0 and SELV1. FIG. 10 shows the circuit that generates SELV0 and SELV1. Address AY[4] is inverted once and used to generate SELV0. Address AY[4] is inverted again to generate SELV1. This address enables one SELV line to go high during a read cycle and forces the other SELV line low. For example, if AY[4] is high then node 130 is high, node 132 is low, and node 134 is high. FET 136 will be on and SELV0 will be forced low.

Consider now how the interlock circuit of FIG. 10 avoids crowbar currents in a driver that must switch large capacitive loads. NAND gate 138 has the inputs SEL and AY[4] inverted twice. SEL is a memory control signal which controls the rising and falling edges of SELV0 and SELV1. When SEL goes high, SELV0 or SELV1 will rise. When SEL goes low, SELVO and SELV1 will go low

The output of NAND gate 138 is node 140. Node 140 is the input of inverter 142 whose output is node 144. Node 144 is an input to a complex gate 146. Gate 146 also has inputs SEL and AY[4] inverted twice. Node 144 gates FET 148 and node 150 gates FET 152. The drain of FET 148 is connected to VSEL. VSEL is a voltage source for the SELV lines. VSEL may be shorted to VDD or may be at a lower voltage. The source of FET 148 and the drain of FET 152 are connected together and form SELV1. The interlock circuit is repeated in FETs 136, and 154-160 to generate SELVO as described above.

Crowbar currents may be very large when inverters and logic gates use large FETs. When CMOS inverters and logic gates switch, there is a period of time where both the PMOS and the NMOS FETs are partially turned on. The current that flows through these FETs is called crowbar current. Crowbar current is normally not significant, but can become very significant when large FETs are used. This interlock method avoids these crowbar currents. If this method, FETs 148 and 152 are very large FETs because they must drive a very large capacitive load. The interlock method was devised to ensure that FET 148 turns off before FET 152 turns on, and that FET 152 turns off before FET 148 turns on. In this method there can be no crowbar current through FETs **148** and **152** because one of these FETs will always be off when the other FET is on.

23

Consider the operation of the virtual line decoder circuit and bit line decoder circuit as improved in the invention. FIGS. 11a and b are timing diagrams of the virtual ground and bit line decoder operation. These timing diagrams are very similar to FIG. 3, but additional timing signals have been added which are relevant to the operation of the virtual ground and bit line decoder. The time between T1 and T2 is the memory core precharge time. The interval between T2 and T3 the core evaluation period, and the interval after T3 the core reset period. SEL is low on timing line 162 and both SELV0 and SELV1 are at ground on timing lines 164 and 166 respectively. It is at T1 that PC1 switches high on timing line 168 and the core is precharged to ground through precharge-to-ground block 117 as shown in FIG. 9. Thus, before the start of each read cycle, all the virtual ground line and main bit line of the memory core are driven to ground by means of the PC1 clock. The selected two virtual ground 20 lines are additionally precharged to ground through another path in the decoder circuit. The upper and lower addresses are selected during the core precharge time and SELV0 and SELV1 are both driven to ground during the T1 to T2 interval. Thus there exists a precharge path to ground for the two selected virtual ground lines. For example, in FIG. 9, if YDL[3] and YDU switch high during the core precharge time, SELV0 and SELV1 are both low and VGL1 and VGL2 are precharged to ground through FET 116, FET 122, FET 120 and FET 126. PC2 switches high on timing line 170 as PC1 switches high on timing line 168. BIT is precharged to ground through FET 128.

After the core and the word line from the previous cycle have been adequately discharged, SEL switches high and then either SELV0 or SELV1 goes high. A FET in the ROM is selected by the appropriate combination of WL, BS, SELV0 or SELV1, and CA or CB line. The signal BIT on the main bit line will rise if the selected memory core FET is programmed with a low threshold level. The signal BIT on the main bit line will stay low if the selected memory core FET is programmed with a high threshold level.

Different paths through the memory core are selected by SELV0 and SELV1. If SELV0 goes high, then one path through the memory core is selected. If SELV1 goes high, then another path through the memory core is selected. The decoding of the two SELV lines is unique and necessary for proper addressing of the selected memory cell. By decoding an address in the two SELV lines, the virtual ground line decoder is made simpler, less FETs are needed and the silicon die area of the circuitry is reduced.

By controlling the voltage of VSEL we can control the voltage level of the SELV lines. The SELV lines have the highest voltage in the memory core. High voltages in the memory core can cause the FETs of the memory core to breakdown because of the very small dimensions of these FETs. By controlling the voltage level of VSEL, FET breakdowns in the memory core can be avoided.

At the end of the read cycle at time T3, the selected SELV line, SELV1 for example on timing line 166, is forced low as quickly as possible by SEL going low on timing line 162. 60 By forcing the selected SELV line low, the selected virtual ground line is quickly precharged to ground and made ready for the next read cycle during core reset as shown on timing line 172. If the selected main bit line has been driven high during the previous read cycle, then there exists a path from 65 the virtual ground lines to the main bit line. Switching the virtual ground lines low will therefore discharge the main bit line through the same path which charged the main bit line high as shown on timing line **174**. This is the case where it is important to discharge the main bit line. In the other case where there is no current path from the virtual ground lines to the main bit line, the main bit line has not risen and does not need this extra precharging to ground also shown on timing line **174**.

Proper operation of the interlock method requires that the two large output FETs 148 and 152 must never both be on at the same time. To ensure this condition, node 144 must be low before node 150 starts to switch high, and node 150 must be low before node 144 starts to switch high.

FIG. 12 shows a timing diagram of the interlock circuit. Signal AY[4] switches first on timing line 176 and later SEL goes high on timing line 178. If AY[4] is high, then node 140 switches low, node 144 switches high, and FET 148 drives SELV1 high as shown on timing line 180 after SEL switches high on timing line 178. If AY[4] is low, then node 130 switches low, node 132 switches high, and FET 158 drives SELV0 high after SEL switches high.

Assume that AY[4] switches high. When SEL switches high, there are two timing paths to consider. In one path, node 140 switches low, node 144 switches high, and FET 148 turns on. In the other path, node 150 switches low and FET 152 turns off. The path that turns FET 152 off has fewer stages than the path that turns FET 148 on. Because the path that turns FET 152 off has fewer stages, this path is faster than the path that turns FET 148 on. FET 152 is sufficiently turned off before FET 148 turns on so that crowbar current is negligible.

When SEL switches low at the end of a cycle, there is only one timing path to consider. Node 140 switches high, node 144 switches low, and node 150 switches high. Because node 144 switches low before node 150 switches high, FET 148 is sufficiently turned off before FET 152 turns on so that crowbar current is negligible.

Many alterations and modifications may be made by those having ordinary skill in the art without departing from the spirit and scope of the invention.

Therefore, it must be understood that the illustrated embodiment has been set forth only for the purposes of example and that it should not be taken as limiting the invention as defined by the following claims. The following claims are, therefore, to be read to include not only the combination of elements which are literally set forth, but all equivalent elements for performing substantially the same function in substantially the same way to obtain substantially the same result. The claims are thus to be understood to include what is specifically illustrated and described above, what is conceptionally equivalent, and also what essentially incorporates the essential idea of the invention. We claim:

1. An improvement in a method for decoding a plurality of virtual ground lines and bit lines in a memory core comprising the steps of:

driving all virtual ground lines in said memory core low; multiplexing two virtual ground lines in a memory core, by holding a selected first virtual ground line low and keeping a selected second virtual ground line low for memory core discharge; and by driving said selected second virtual ground line high for core evaluation; evaluating said memory core;

keeping all unselected virtual ground lines floating during said step of evaluating said memory core; and

switching said second virtual ground line low for memory core discharge in preparation for subsequent memory core evaluation. 2. The improvement of claim 1 further comprising the step of precharging a BIT line to ground prior to said step of evaluating said core, said BIT line being selectively coupled to said bit lines in said memory.

25

to said bit lines in said memory. 3. A decoder for producing two memory multiplexing 5 signals, SELV0 and SELV1, capable of driving a large capacitive memory load, said decoder coupled between a high voltage supply and around and comprising:

- decode means for selectively decoding an address signal to drive one of said two memory multiplexing signals, <sup>10</sup> SELV0 and SELV1, high and the other low; and
- drive means coupled to said decode means and for generating said two memory multiplexing signals, SELV0 and SELV1, in response to said decode means, said drive means being tristated, without generating any current between said high voltage supply and ground when switching between said low and high logic levels of SELV0 and SELV1, whereby noise to ground is reduced.

4. The decoder of claim 3 wherein said drive means is <sup>20</sup> comprised of a pair of two large FETs coupled in series, said memory multiplexing signals, SELV0 and SELV1, being derived respectively from said coupling between one of said pair of said two large FETs, said drive means comprising means for turning each one of said two large FETs off before <sup>25</sup> turning on the other one of said two large FETs in each of said pairs of FETs, so that one of said FETs of each pair will always be off when the other one of said pair of FETs is on. **5**. The decoder of claim **3** wherein said memory multi-

5. The decoder of claim 3 wherein said memory multiplexing signals, SELV0 and SELV1, have a voltage level set by said high voltage supply at a decoder supply voltage, VSEL, said memory multiplexing signals, SELV0 and SELV1, having the highest voltage level in said memory core, wherein voltage levels of said memory multiplexing signals, SELV0 and SELV1, are set at a level low enough to avoid memory breakdowns in said memory core.

6. A method for producing two memory multiplexing signals, SELV0 and SELV1, capable of driving a large capacitive memory load comprising the steps of:

- selectively decoding an address signal to determine which one of said two memory multiplexing signals, SELV0 and SELV1, is to be driven high and the other to be driven low; and
- generating said two memory multiplexing signals, SELV0 and SELV1, as tristated signals, without generating any crowbar current when switching between said low and high logic levels of SELV0 and SELV1, whereby noise to ground is reduced.

7. The method of claim 6 wherein said step of generating comprises the step of controlling one FET in a pair of two large FETs coupled in series, said memory multiplexing signals, SELV0 and SELV1, being derived respectively from said coupling between one of said pair of said two large FETs, said step of controlling comprises the steps of turning each one of said two large FETs off before turning on the other one of said two large FETs in each of said pairs of FETs, so that one of said FETs of each pair will always be off when the other one of said pair of FETs is on.

8. The method of claim 7 further comprising the step of setting the voltage levels of said memory multiplexing signals, SELV0 and SELV1, by a decoder supply voltage, VSEL, said memory multiplexing signals, SELV0 and SELV1, having the highest voltage level in said memory core, wherein voltage levels of said memory multiplexing signals, SELV0 and SELV1, are set at a level low enough to avoid memory breakdowns in said memory core.
9. A driver circuit for driving a large capacitve load while

- **9**. A driver circuit for driving a large capacitve load while avoiding crowbar currents comprising:
- two large FETs coupled in series, an output signal being derived from said coupling between said two large FETs; and
- means for turning each one of said two large FETs off before turning on the other one of said two large FETs, so that one of said FETs will always be off when the other one of said FETs is on so that no crowbar current is generated as said two large FETs are switched, whereby noise to around is reduced.

\* \* \* \* \*

CLIPPEDIMAGE= JP362120714A PAT-NO: JP362120714A DOCUMENT-IDENTIFIER: JP 62120714 A TITLE: DISTORTION COMPENSATION CIRCUIT FOR DIGITAL SIGNAL

PUBN-DATE: June 2, 1987

INVENTOR-INFORMATION: NAME TANIGUCHI, YOSHIHIKO SHINODA, RYOICHI SHIMIZU, KAZUO SUZUKI, NORIYUKI NAKAMOTO, KATSUHIKO

ASSIGNEE-INFORMATION: NAME FUJITSU LTD

COUNTRY N/A

APPL-NO: JP60260254 APPL-DATE: November 20, 1985

INT-CL\_(IPC): H03K005/01; H03K019/00 US-CL-CURRENT: 326/30

ABSTRACT: PURPOSE: To output a digital signal whose distortion is eliminated by applying differential constitution to an interface circuit recovering a digital signal in a reception circuit of a digital signal and supplying a differential output signal to a distortion compensation circuit comprising a couple of flip-flop circuits and a decoder circuit.

CONSTITUTION: A reception amplifier 11, an identification circuit 21 and a TTL level conversion circuit 31 have non-inverting and inverting outputs to apply differential constitution. The TTL level conversion circuit 31 is provided with a non-inverting switching TR 31 and an inverting TR 32. A signal at a non-inverting output 5 and an inverting output 6 is given to a clock input terminal of flip-flop circuits 51, 52 of the compensation circuit. From the output waveform of the circuits 51, 52, a recovery signal is

08/29/2001, EAST Version: 1.02.0008

formed only at the leading or trailing of the signals 5, 6 by the decoder circuit and a signal having a waveform 9 is obtained as an output signal of the compensation circuit by using the trailing only. Since the same delay time is given at the leading/trailing of the input signal in an interface circuit 41 in this way, the distortion of a code against the duty factor is cancelled. COPYRIGHT: (C)1987,JPO&Japio

# 08/29/2001, EAST Version: 1.02.0008

# ⑲ 日本国特許庁(JP) ⑪ 特許出願公開

# <sup>10</sup> 公 開 特 許 公 報 (A) 昭62 - 120714

<pre>⑤Int_Cl_*</pre>		1.1	E /01		識別記号			庁内整理番号		43公開	昭和62年(1987)6月2日		
н	03 K		5/01 19/00		10	1		z - 8326 - 5J	審査請求	未請求	発明の数	1	(全5頁)
 9発明	月の彳	名称	; <del>7</del>	イジ	アル信号	うの 狂	E補	償回路					
					创特	阋		昭 <mark>60-260254</mark>					
					國出	阋	Ø	昭60(1985)11月2	0日				
冗発	明	者	· 2			良	彦	川崎市中原因	≤上小田中1	015番地	富士通株	式会	社内
四発	明	者	<b>1</b> 1	£ 🖽		良	_	川崎市中原日	≤上小田中1	015番地	富士通株	式全	社内
勿発	明	者	清	1 水		和	雄	川崎市中原国	<b>【上小田中</b> 】	015番地	富士通株	式会	社内
勿発	明	者	ť	计 木		紀	Ż	川崎市中原間	≤上小田中1	015番地	富士通株	式会	社内
四発	明	者	- 4	□ 本		朥	彦	川崎市中原	<b>【上小田中</b> ]	015番地	富士通株	式会	社内
⑦出	願	X	復	( ± 3	重株っ	戈 会	社	川崎市中原田	【上小田中1	015番地			
@代	理	人	. 弁	理士	井桁	虜	(						

#### 明細曹

1.発明の名称

ディジタル信号の歪補償団路

### 2. 特許請求の範囲

差動出力信号をそれぞれクロックとして入力さ れる一対のフリップフロップ回路(51)、(52) と、該フリップフロップの各出力信号をデコード するゲート回路(53)とを備えてなることを特徴 とするディジタル信号の歪補償回路。

### 3.発明の詳細な説明

(概要)

ディジタル信号の受信回路において、ディジタ ル信号を再生するインタフェイス回路を差動構成 とし、差動出力信号を一対のフリップフロップ回 路及びデューダ回路からなる歪補償回路に供給す ることにより、入力信号の変化点の立上がりもし くは立下がりのみ使用することを可能とし、歪の 除去されたディジタル信号を出力するようにした ものである。

(産業上の利用分野)

本発明はディジタル信号受信装置の受信信号再生時の歪補償回路に関する。

ディジタル信号受信装置は入力ディジタル信号を 識別回路、TTL 変換回路を備えるインタフェース 回路に入力し、受信入力信号から1、0レベルを 判別し、TTL レベルに変換する。 この際、ディジタル信号を再生するインタフェー

ス回路にて歪が生じるのでその捕貨をすることが 望ましい。

# (従来の技術)

従来のディジタル信号受信装置における、イン タフェース回路の構成を第5図のプロック図にて 示す。

図において、1は受信増幅器、2は識別回路、3 は17L レベル変換回路を示し、これらの回路が受

-59-
信装置の入力インタフェース回路4を構成する。 受信信号は受信増幅器1において忠実に平坦増 幅された後、識別回路2において1、0レベルの 判別が行われ、更にITLレベル変換回路3にてTT レレベルへの変換が行われる。

( Charles and the second secon

再生されたTTL レベルをもつディジタル信号はイ ンタフェース回路4の出力となる。

第6図は識別回路2とTTL レベル変換回路3の 詳細図である。識別回路はトランジスタTRI とTR 2 からなり、TTL レベル変換回路はTR3 から構成 される。この回路の動作は第7図の波形図によっ て説明される。

第7図の①~④は第6図回路中の点①~④におけ る波形を示す。

波形①と②の間ではエミッタフォロワのため波形 歪は無視出来る。TR2 のコレクター電極の波形③ は波形①に対して立上がり点においてtstg2+t 「2、また立下がり点においてtd2+tr2の遅延を 生じる。TR2 の出力はTR3 のベースに供給され、 TR3 の出力波形は④に示される。

れたトランジスタであったとしても、TR2 とTR3 とでは各バラメータが大きく異なり、もとの波形 変化に対し出力波形④の立下がり点と立上がり点 とでは運延時間が等しくならない。

## (発明が解決しようとする問題点)

この様に、従来のディジタル信号受信装置のイ ンタフェース回路は再生したディジタル信号が立 下がり点と立上がり点とで遅延時間が同じでなく、 再生波形に歪を生じる。従って受信信号に歪が無 くても、再生信号に歪を生じる欠点がある。

## (問題点を解決するための手段) 上記の問題点は、

差動信号がそれぞれクロックとして入力される 一対のフリップフロップ回路(51)、(52)と、 該フリップフロップの各出力信号をデコードする ゲート回路(53)とを値えてなる、 本発明のディジタル信号の歪袖度回路により解決 される。

## 特開昭62-120714 (2)

波形④は③の波形に対し、変化点において更に遅 延される。即ち波形③の立上がり点に対応する④ の立下がり点において td3 + tr3の遅延を生じ、 また波形③の立下がり点に対応する④の立上がり 点において tstg3 + tf3の遅延を生じる。

結局、人力波形①の立上がり点に対応する出力波 形②の立下がり点は

 $t \, stg2 + t \, f2 + t \, d3 + t \, r3$ 

また入力波形①の立下がり点に対応する出力波形 ②の立上がり点は

t d2 + t r2 + t stg3 + t f3 の遅延を生じる。

ここで、td、trはスイッチング時の立上がり における遅延時間と上昇時間、tstg、tlはス イッチング時の立下がりにおける五段時間と下降 時間を示し、サフィックス2、3 はトランジスタ TR2、TR3 に対応する。

識別回路2のTR2 は非飽和スイッチとして使用され、またTTL レベル変換回路3のTR3 は飽和スイッチとして使用されるため、同一IC基盤上に作ら

### (作用)

本発明においては、インタフェース回路を差勁 構成とし、正相、逆相の両信号をつくる。一対の フリップフロップ回路にクロックとしてこの信号 を入力し、前記両信号の立上がり若しくは立下が りのみを使用することにより再生ディジタル信号 を発生させ、インタフェース回路中で発生する歪 を補償する。

### (実施例)

図示実施例に従い本発明を詳細に説明する。 第1図は本発明による歪補償国路を使用した、イ ンタフェース回路の一実施例のブロック様成図、 第2図は差動構成された本発明による識別回路と TTL レベル変換回路の一実施例の接続構成図、第 3回は本発明による歪補償回路の一実施例におけ る回路構成図、第4図は本発明の歪補償回路の動 作説明のための波形図である。 第1図において受信増幅器11、識別回路21、TTL レベル変換回路31は正相と逆相の出力をもち差動

-60-

## 特別部内1110714 (3)

TOFF22 + TON32 + TD

TOFF21 = TOFF22

T 0 N 31 🐂 T 0 N 32

であるから、インタフェース回路においては入力

信号の立上がり、立下がりにおいて同一の遅延時

間が与えられるから、符号の専有率に対する歪は

とし、またTD はゲート及びフリップフロップ回

本発明によれば、受信回路における歪の発生を

補償し、再生信号の符号専有率の変化を小さくす

ることが出来、特に高速信号を扱う場合、その作

立下がりにおいて、

相殺される。

の遅延時間をもつが、

なお、TONn =tdn+trn、

路の処理時間を示す。

用効果は極めて大きい。

(発明の効果)

TOFFn = tstgn + tfn

構成とされる。TTL レベル変換回路31は正相、逆 相用の各1個のスイッチングトランジスタTR31、 TR32を備える。正相出力を⑤、逆相出力を⑤とす る。これらの波形の変化は第4図の⑤、⑥に示す。 受信入力信号①の波形はTTL レベル変換回路の正 相出力で、立下がり、立上がりにおいて、それぞ れTOFF21 + TON31、TON21 + TOFF31 の遅延、 また逆相出力で、立上がり、立下がりにおいて、 それぞれTON22 + TOFF32 、TOFF22 + TON32の 遅延をもつ。

⑤、⑥の信号は第3図に示す補償回路のフリップ フロップ回路51、52のクロック入力端子に与えら れる。51、52のの出力波形は01出力において①、 02出力にて③にて示され、AND ゲートとNOR ゲー トからなるデコード回路にて⑤、⑥の信号の立上 がり又は立下がりのみにより再生信号がつくられ、 図示実施例は立下がりのみを使用して、補償回路 の出力信号として⑨の波形の信号が得られる。波 形③はその立上がりにおいて、

T0FF21 + T0N31 + TD 、

### 4.図面の簡単な説明

- 第1 図は本発明による歪補償回路を使用したイ ンタフェース回路の一実施例のブロッ ク構成図、
- 第2図は差勤構成の識別回路とTTL レベル変換 回路の一実施例の接続構成図、 第3図は本発明による歪補償回路の一実施例の
- 回路構成図、
- 第4図は本発明の歪補償回路の動作説明のため の波形図、
- 第 5 図は従来のディジタル信号受信装置におけ る、インタフェース回路のプロック構 成図、
- 第6図は従来の織別回路とttl レベル変換回路 の接続図、
- 第7図は従来のインタフェース回路の動作説 明のための波形図である。
- 図において、
- 1、11は受信増幅器、
- 2、21は識別回路、

3、31はTTL レベル変換回路、 4、41は入力インタフェース回路、 5 は歪補償回路、 51、52はフリップフロップ回路、 53はゲート回路である。



--61--



718







## 特開昭62-120714(5)



-63-

<b></b>	ENT OF CO	×4.
144 - UMAT	X	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
чо.	TATES OF	<u>م</u>

UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

## NOTICE OF ALLOWANCE AND ISSUE FEE DUE

MM91709910

EDEL N YOUNG ; AMLINX INC 2100 LOGIC DRIVE SAN JOSE CA 95124

APPI	LICATION NO.	FILING DATE	TOTAL CLAIMS	EXAMINER AND GROUP ART UN	т	DATE MAILED
	09/655,168	09708700	023	CHANG, D	2819	09/10/01
First Named Applicant	OHIA,		35 U	90 154(b) term ext. =	0 Day	

INVENTION CIRCUIT FOR PRODUCING LOW-VOLTAGE DIFFERENTIAL SUSNALS

ATTY'S DOCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN. TYPE	SMALL ENTITY	FEE DUE	DATE DUE
3 X-704 US	326-083	.000 L	.68 UTIL.)	TY NO	\$1240.0	0 12/10/01

## THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED.

THE ISSUE FEE MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED.</u>

## HOW TO RESPOND TO THIS NOTICE:

<ol> <li>Review the SMALL ENTITY status shown above.</li> <li>If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:</li> </ol>	If the SMALL ENTITY is shown as NO:
A. If the status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or	A. Pay FEE DUE shown above, or
B. If the status is the same, pay the FEE DUE shown above.	B. File verified statement of Small Entity Status before, or with, payment of 1/2 the FEE DUE shown above.

- II. Part B-Issue Fee Transmittal should be completed and returned to the Patent and Trademark Office (PTO) with your ISSUE FEE. Even if the ISSUE FEE has already been paid by charge to deposit account, Part B Issue Fee Transmittal should be completed and returned. If you are charging the ISSUE FEE to your deposit account, section "4b" of Part B-Issue Fee Transmittal should be completed and an extra copy of the form should be submitted.
- III. All communications regarding this application must give application number and batch number. Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary.

### IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PATENT AND TRADEMARK OFFICE COPY

PTOL-85 (REV. 10-96) Approved for use through 06/30/99. (0651-0033)

2 Q 002 84 P1/18 02 18:02 TEL 408 377 6137 **Xilinx Legal** Non coursespondents PATENT OIP 5 09/655,168 IN THE UNITED STATES PATENT OFFICE JAN 1 8 2002 Applicant: Atul V. Ghia et al. There ! Assignee: Xilinx, Inc. Circuit for Producing Low-Voltage Differential Title: Signals File Date: 9/5/00 Serial No.: 09/655,168 Art Unit: 2819 Examiner: D. Chang Docket No. : K-784 US \_\_\_\_\_ \_\_\_\_\_ VIA FACSIMILE 703-746-4000 Via Express Mail No. EV000378348US BOX ISSUE FRE COMMISSIONER FOR PATENTS Washington, D.C. 20231 RESUBMISSION OF MAIL Dear Sir: On December 7, 2001 applicants deposited payment of the Issue Fee for the above-referenced application with the United States Postal Service with sufficient postage for first class mailing. On January 18, 2002 all the documents mailed to pay the issue fee were returned to us as undeliverable. It is our understanding that our address label on the envelope was destroyed due to a decontamination process implemented as a result of September 11, 2001. In support of this declaration we submit, the Original envelope, Issue Fee Transmittal and Postcard. Received from \$408 377 6137 > at 1/18/02 5:05:46 PM [Eastern Standard Time]

2003 01/18/02 15:02 TEL 408 377 6137 Xilinx Lesal PATENT x-784 US 09/655,168 TPE Applicants respectfully request that the delay in issue fee payment be recognized as unavoidable and accept this late payment of the issue fee. No additional fee is believed to TO ATY be due. However, the Commissioner is hereby authorized to charge any additional fees required, and credit any overpayments to our deposit account No.: 24-0040. The examiner is requested to contact the Applicant's agent at 408-879-4969 if there any questions or comments. Respectfully submitted, Edel M. Young Agent for Applicants Reg. No. 32,451 ereby certify that this correspondence is being submitted via FACSINILE to 3) 746-4000 on January 18, 2002; and ereby certify that this correspondence is being deposited h the United States Postal Service EXPRESS MAIL, el No.: EV000378348US in an envelope addressed to: missioner for Patents; hington, D.C. 20231, on January 18, 2002. 03) in K. adama Julie K 24 Mo -2 Received from 448 377 6137 > at 1/18/02 5:04:46 PM [Eastern Standard Time]

	1	1		i		1					BC
	01/18/0	• 1R	02 7757 408 1	77 8137	7111	T Togal				Data o 4	4
	01/10/0					A LUGUL					-
		• •			PART BIS	UE FEE TRA	nsmi	TTAL	- 3 <sup></sup> 7	۶.	
-	Complete an	d mail t	his form, together	with applicable i	fees, to: Bo Ast Wa	: IBBUE FEE Istant Commis shington, D.C. 1	<b>sioné</b> 10231	n for Patanta (Fit /) TESDE (1) 3	1.18 (1.18) 1.18 (1.18) 1.18 (1.18)		
-	MAILING INS	RUCTIC	INS: This farm shou	d te used for tra	namitting the ISS	UE FEE. Blocks	1.0	Note: The continue of me	iting. below cash bi	ity pe lused	for domestic
	through 4 shoul Receipt, the Pa correspondence apacifying a ne	d be com fent, adv s addres w come	pleted where approp ance orders and not a as indicated unloss spondance address;	ifice ion of maintifice coursected below of a coursected below of an-i/or (b) indicat	anespondonishing ance fees will be n or directed otherwi ing a separato "F	railed to the curri se in Block 1, by EE ADDRESS"	nt a) or	nitilings of the Issue Fac T or any other sccompanying useignment of formal drawi	ranumital. This o papers. Each ad ing. must have kau	ertificate ca dibonal papi own centifica	nnot be used er, such as an eis of mailing.
	maintenance fe	e notific	ntions.	white mark-up with any	corroctions or use Sto	ak 1)	H.	hereby certify theil this last	ue Fee Trenemitu	99 : el le being d	eposited with
515	7 - VO		•••••		MAG	4 /0044	1	he United States Postal S nall in an envelope addros	ervice with sufficient and to the Sox (see	ent poetage ue Foc addr	for first class was above on
•	(a)	EDEL	M YOUNG			T' .	. 1	no dalle indicated below.			
11	182002	XIL]	NX INC	-							
		SAN	JUBE CA 9	6124				Mary O'Malle	$\frac{1}{2}$	-: 0	Depositoris remae)
5.	T IST ABOW							<u>np.</u>	2001		
ſ	APP1	CATION	NO. III		TOTAL CLA	M8-	80	XAMINER AND GROUP	ART UNIT	5	ATE MAILED
	09/655	68				<b></b>					
	11-0-3	09/6	5-168	89/05/06	023	CHANG	~ D	······	28	19 (	09/10/01
	First Namod Applicant	Gŧ	HA.		36	USC 154	(Б)	turn ext.	= 01	Cays.	
:	TITLE OF INVENTION	t RCU	it for pr	ODUCENS L	ow-Vol.TR	ee diffe	ren	it tal stand	S		
ļ	ATTY	OOCKE	r NO. C	LAS I-SUBCLASS	BATCH NO.	APPLN. TYP		SMALL ENTITY		0	DATE DUE
	3	X-7	84 US	326-08	3,000	L68 UT	IL.I	ITY NO	\$1249.	00	12/10/01
	1. Change of e	orrespon	dence activess or Indi	dation of " Fee Addr		b. 2. Ferada		the patent front page, list		-	
	UNBOLPIU				but not maximal.	(1) the neg	ine of a	Instact benciation it of ou	Arthu	τJ.	Beniei.
	·		Ind Customer Number	r ans meanmended,	but not required.	(1) the name	COOL CILL	up to 3 registered patent no: OR, alternatively, (2) single firm (naving as a	1 Arthu	<u>r J.</u>	Beniel,
	Chango PTO/BB/12	Correac	ind Customer Number ondence address (or cl.	r ana nacommended, Chauge of Comespo	but not required.	(1) the name attorneys of the name of member ± and the name	ic sol rage i s s ic taiges fo sen	up to 3 registered patent his OR, alimmatively, (2) eingle firm (having as a ared attorney or Agent) up to 2 registered patent	<u>1 Arthu</u> 2 Edel	<u>r J.</u> M. Yo	<u>Benie</u> l,
	Change PTO/BB/12	of correac ) attache eas" ind	nd Customer Number ondence addrese (or cl. axtion (or "Fex Addre	r and recommended, Change of Comespo ne" Lidication form F	but not required. andense Addrees (d PTC/96/47) attache	(1) the name stiomays of the name ( mamber & and the name of, stromays of name will b	of a s rugisti nes of agent cogent	up to 2 registered patent tos OR, attematively, (2) single Rm (having as a and attorney or Agent) up to 2 registered patent to, if no name tallated, no lad.	1 <u>Arthu</u> 2 <u>Edel</u> 3	<u>r J.</u> M. Yo	beniel,
	Chango PTO/68/12	l correac attache ress" ind	nd Customer Number ondence addrese (or cl. aution (or "Fea Addre	r are recommended, Change of Corresponder ref* 1 relication form F	but not required.	(1) the nam attorneys a the name of manuars of and the nam and the nam and the nam attorneys of name will b	of a s registe nes of regent	up to 2 registered peteril his OR, alternatively, (2) single Rm (naving as a ared attorney or agent) up to 2 registered pateril up to 2 registered pateril s, if no name to listed, no ad.	1 Arthu 2 Edel 3	r J. M. Yo	
	C Chango PTO/68/12 The Ad	NAME A	nd Customer Number ondence address (or cl. aution (or "Fee Addre ND RESIDENCE DAT site on assignme is ide	r are recommended, Change of Correspondent ins" i idication form F rATYD BE PRINTED milling below, no an	but not required. andense Addrees (0 PTC/36/47) abache ON THE PATENT signes data will ago	(1) the nam attorneys of the name of mamber a and the nam attorneyso name will b (print or type) pear on the patent.	109 of a r agen of a s registe ness of r agent te prink	up to 2 modelaned patent has OR, alternatively, (2) engle Rm (having as a ared attomay or agent) up to 2 mgistered patent b, if no name ta listed, no lad. Tho tottowing loos are en of Patents and Tradement	1_Arthu 2_Edel 3 closed (make che er):	r J. M. Yo	beniel,
	Chango PTO/SB/12 To/SB/12 Chango Adsidumed PLEASE N Indusion of the PTO of	NAME A	nd Customer Number ondence address (or d. cation (or "Fee Addre NO RESIDENCE DAT bes en assignes is to data is only oppropi submitted under sepa	r ans recommended, Change of Corresponder in classification form F and the below, no as and the below, no as and the below, no as a short an exegun rate cover. Complet	but not required. andence Address (0 PTC/38/47) abache ON THE PATENT algree data will ap nont hoe been provi son of this form is h	(1) the nam attornays of the name in the name and the name and the name of name will b (offit or type) pairs on the pairsh- lousty submitted in XOT a subeliliue for	ragen of a s registe registe registe registe regent e prink 4n.	up to 2 mojetomet petent tas OR, stemmetvely, (2) single Rm (having as a ared stemmy or agent) up to 2 registrend patent ty, if no name to Astend a the totowing loos are en of Patencis and Trademari isauo Feo i Advance Onder - # of (	1 <u>Arthu</u> 2 <u>Edel</u> 3 closed (make che cr): Copies	rJ. M. Yo	Benzel,
	Chango PTO/BB/12 Chango PTO/BB/12 Chango PLEASE N Indusion of the PTO of Ming an ass (A) NAME	I COMOR J allache Teas" ind NAME A OTTE: Uni amigne Is being Ignmant. SF ASSIC	nd Customer Number ondence address (or d. cation (or "Fee Addre NO RESIDENCE DA' se en aseignes is kis es en aseignes is kis das is only appropri submitted under seps INGE X1111;	r ans recommended, Change of Corresponder in clication form F TATO BE PRINTED while bown, no assign rate cover. Complet 20, ITCC.	but not required. anderose Address fo PTC/38/47) abache ON THE PATENT Signes data will app noti has been provision at this form is h	(1) live nam attorneys o live name ( mamber a and the na and the na attorneys o name will b (print or type) pair on the paisni- lousty submitted is topay a submitted is	de of t regeti	up to 3 mojetored patent to Or, simuratively, (2) eingie lirm (neving as a ared stormsy or agent) up to 3 registered patent ts, if no name is listed, no iad. Tho lottowing loos are on of Patents and Trademari i issuo Sec i Advance Order - if of 4	1 <u>Arthu</u> 2 <u>Edel</u> 3 <u> </u>	r J. M. Yo	to Commissioner
	Change PTO/68/12 Prov Ada Addition PLEASE M Inclusion of the PTO o King an ass (A) NAME (B) RESIDI	I COT/08( ) attache vean" indi NAME A D'Til: Uni antigre is being genman. Gr ASSIC INCE: (C	nd Customer Number ondence address (or cl. castion (or "Fee Addre ND RESIDENCE DA' bes en assignes is kis e das te only eopropie submitted under sepa setEE X1,1,1n; Try & STATE OR CO	r has accommended, Change of Comago ref 1 clication form F rATD BE PRINTED solitic below, no as ato shon an essign rate cover. Complet X, ITC - UNT 3Y)	but not required. andense Addrees id PTC/36/47) abache ON THE PATENT algree data will ap nohi hoe been prev sion of this form is h	(1) lihe nam attornays o lihe name ( mamber a and the nam attornays o name will b (print or type) paur on the paient- lousty submitted ic XOT a subelitue for	40.	up to 3 mojetored petent has OR, alternatively, (2) single Rm (having as a ared attomay or agent) up to 2 registered patent b, if no name ta listed, no lad. The tottowing loos are en of Patents and Trademart listuo Fec divance Order - # of ( The following less or cell DEPOBIT ACCOUNT NU	<u>1 Arthu</u> <u>2 Edel</u> 3 closed (make che st): Copies cloncy in these fit MBER24 =	r J. M. Yo ck paysole es should b	איז פור ז פור איז פור איז פור ז פור ז פור ז פור ז פור ז פור איז פור איז פור איז פור פור איז פור איז פור איז פור איז איז פורארקאמו לט:
	Change PTO/SB/12 PTO/SB/12 PTO/SB/12 PTO/SB/12 PLEASE N Induation of Ning an ass (A) NAME (B) RESIDI 2100 Please ofm	I COT/66( ) altache resa" indi namigraan la being lognmant. SF ASSIC ENCE: (C O LO O LO O LO	Ind Customer Number ondence address (or cl. astion (or "Fee Addre ND RESIDENCE DAT bes en assignme is to data is only copropi submitted under sepa safeE Xilin: Try a STATE OR CO cic Drive Tophate saggree 55	r ans recommended, Charge of Corresponder (1 solidation form F entitied below, no as a solidated below, no as a solidated below, no as solidated below, no as so	but not required. andence Addrees id PTC/36/47) abache ON THE PATENT signes data will ag non hoe been prev sion of whis form is h e (with hot be prive	(1) the nerr attorneys of the nerre ( mamber a and the nerre (off) of (ype) pear on the patent) (off) of (ype) pear on the patent) (Off a subelifue for 124 and on the patent)	40.	up to 3 mojetored petent has OR, alternatively, (2) engle item (newing as a and attomay or agent) up to 2 mejstend patent to, if no name is listed, no lad. The tottowing loos are en of Patents and Trademart ladou Peo listed Peo lis	1 <u>Arthu</u> 2 <u>Edel</u> 3 closed (make che cr): Copies cloncy in these in MBER_ <u>24</u> - COPY OF THIS R	<u>г</u> <u>J</u> , <u>M. Yo</u> ck payable ck pa	te Commissioner
	Change PTO/SB/12 PTO/SB/12 Prove Add Addition of Indunion of Ind	NAME A NAME A DTIE: UNI amigner Is being Ignmant. DF ASSIC INCE: (C D LO IS LO IS LO	Ind Customer Number ondence address (or cl. castion (or "Fee Addre bes en assignes is kin ets en assignes is kin ets en assignes is kin sometted under sepe submitted under seperation submitted under submitted under seperation su	The recommended, Change of Correspondence of indication form F and indication form F and below, no as a whon an exegon rate cover. Complet X, ITLC - UNT 1Y) Regoldy indicated below r priv de group entity	but not required. andenae Addrees fo PTC/98/47) abache ON THE PATENT signes data will ag non hes been prev tion of this form is h con (with not be prive our (with not be prive our (with not be prive	(1) the nerr attorneys o the nerre ( mamber a and the nerre ( name will b (print or type) peer on the patent) (point or type) peer on the patent (print or type)	40.	up to 3 mojetored petent to CR, shematively, (2) migle Rm (having as a and stormsy or agent) up to 2 mejstered petent to, if no name to Asted, no tad. The following loos are en of Patencis and Tradamari isauo Fec ∴ Advance Order - if of ( The following lees or cell DEPOSIT ACCOUNT N. (ENCLOSE AN EXTRA C X) Steus Fec L] Advance Order - if of	1 <u>Arthu</u> 2 <u>Edel</u> 3 <u></u> closed (make che er): Copies <u></u> cloncy in these fa MBER <u>24 -</u> COPY OF THIS FI Copies <u></u>	<u>г</u> <u>J</u> , <u>M. Yo</u> ck payable es shouto b <u>0040</u> CRM)	to Commissioner
	Change PTO/SB/12 Change Add Addition of the PTO addition of the P	I COIRCE Altache Batache Reas" Indi Annigree Is being gemant. DF ASSIC NCE: (C D LO R Use app LONER I	Ind Customer Number ondence address (or d. cation (or "Fee Addre e data is only approph submitted under sepe sheE X11111: Try & STATE OR CO 0 1 C DT 1 V e. Reprare salignee co Repransion or other DF PATENTS AND T	r ans recommended, Charge of Corresponder International Corresponder International Descent Corresponder International Descent Corresponder International Cor	but not required. andence Addrees for PTC/98/47) attache ON THE PATENT algnee data wit algnee data wit son at this form is f con the been provi son at this form is f C (we nat be prive con the powerment quested to apply in	(1) the nam attornays of the name ( mamber a and the name) (print or type) pear on the patent) (print or type) (print or type) (pr	de of u regen of a s regen regent e prink 40.	up to 3 mojetored petent the Ort, sitematively, (2) eingle firm (herving) as a ared stormsy or agent) up to 3 registered patent ts, if no name is listed, no isd. The lottowing loos are en of Patents and Trademari issue Fec issue Fec DEPOBIT ACCOUNT NU, (ENCLOSE AN EXTRA ( SU)Sieve Fec Advance Order - if of UD Advance Order - if of Hondroffied above.	1 <u>Arthu</u> 2 <u>Edel</u> 3 closed (make che or): Copies cloncy in these far miller 24 - copry Orthis P Copies	<u>г</u> <u>J</u> , <u>M. Yo</u> ск раувие еез shouto b <u>OO40</u> ORM)	to Commissioner
	Change PTO/SB/12 Change Add ADD/ADD/ADD/ADD/ADD/ADD/ADD/ADD/ADD/ADD	I correct all correct and the same ream ind antigenerative is being generative is being generative is the set is the set is the set is the set is the set is the set	Ind Guetomer Number ondence address (or d. caston (or "Fee Addre be en assigned to be en assigned to be en assigned to be en assigned to addre to only appropriate strate X1 L1 m: Try a STATE OR CO c1c Dr1 VC porporation or other OF PATENTS AND T	Change of Comapo Change of Comapo TAT2 BE PRIVITED Influid below, To as allow hon an easign new cover. Complet X, ITC - UNT'3Y) Social Indicated and San Joog San Joog	but not required. anderose Address to PTC/385/47) absoche D ON THE PATENT Son ON THE SON ON THE SON ON THE SON Son ON THE SON ON THE SON ON THE SON ON THE SON Son ON THE SON ON	(1) the nerr attorneys o the nerre of the nerre of the nerre of the nerre of attorneys o name will b (ofni or type) pear on the patiently (ofni or type) pear on the patiently (offi a subelillue for 1224 attorneys o the nerre of the nere of the nere of the nerre of the nerre of	opolica 40.	up to 3 notificated patent the Or, silmantively, (2) single linm (nerving) as a ared stormsy or agent) up to 3 registered patent ts, if no norme is listed, no lad. The lottowing loos are en of Patents and Trademart is late of the lottowing loos are en of Patents and Trademart is advance Order - if of 1 Normal State and Extra ( State of the lottowing less or cell DePOsit Advance Order - if of 1 Itom Idonsfied above. 01/22/2002 MOHINE	1 Arthu 2 Edel 3	<u>г</u> <u>J</u> , <u>M. Yo</u> ck psyster es shouto b 0040 0RM) 240040	Benieler           Benieler <t< td=""></t<>
	Change PTO/SB/12 Change PTO/SB/12 Change Add ASSIGNEE PLEASE M Indusion of the PTO o Bing an ass (A) NAME ( (B) RESIDI 210 Please ofm Individu The COMMIE (Authorized S NOTE: The Is	I COTROC allache sase Indi NAME A DTIE: UNI amigne a being genmant. Genmant	Ind Customer Number ondence address (or cl. cation (or "Fee Addre bes en assignes is kin s das is only coprophe submitted under seps antEE X1111: TY & STATE OR CO cic. Drive of Roorporation or other of PATENTS AND T	The recommended, Change of Correspondence TATD BE PRINTED FATD BE PRINTED FATD BE PRINTED FATD BE PRINTED FATD SET JOSE (Correspondence) (Correspond	but not required. andence Address is PTC/365/47) abache ON THE PATENT signed data will any con the boen providen tion of this form is h Cor (with fait be prive /	(1) the nerr attorneys o the nerre of mamber a and the nerre of name will b (print or type) pear on the patent) (print or type) pear on the patent) NOT a subelifue for NOT a subelifue for a subelifue for a subelifue for a subelifue for a subelifue for the of solo of the patent) (solo of the patent)	opolica	up to 2 nogletored patent has OR, alternatively, (2) engle Rm (having as a and attomay or agent) up to 2 negletered patent by if no name to listend on and. The tottowing loos are en of Patents and Trademart later Peo li Advance Order - # of ( The following less or cell DEPOSIT ACCOUNT N. (ENCLOSE AN ENTRA C (STALENDE Foe li Advance Order - # of) toon idonsified above. 01/22/2002 MANNE 01 FC:1142	<u>1_Arthu</u> <u>2_Edel</u> <u>3</u> closed (make che cr): Copies Cop	<u>г</u> <u>J</u> , <u>M. Yo</u> ck peysible es shoued b <u>OO40</u> DRM) 240040	Beniel, , ung to Commissioner in chargen to: 09655168
	Change PTO/SB/12 Change PTO/SB/12 Change Add A ASSIGNEE PLEASE M Indunion of the PTO of Ring an ass (A) NAME ( (B) RESIDO Please ofm (Change ofm (Change ofm (Change ofm (Change ofm) (Change ofm (Change ofm) (Chan	I CONVER a attache veas" Ind NAME A DTE: Uni amigne ta being germant. P ASSIC D LO ENCE: (C D LO X ELONER Sature) Mue Pos n amigne os.	Ind Customer Number ondence address (or d. cation (or "Fee Addre se en assignes is kin es en assignes is kin es en assignes is kin es en assignes is kin es en assignes is kin submitted under sepe submitted under sepe su	The recommended, Change of Correspondence of a cloation form F antified below, no as a whon an exegen rate cover. Complet X, ITC - UNT 1Y) Segoidy indiceted below rate group entity FAD EMARKS IS re- 0051 as shown by th	but not respuired. anderose Addrees for PTC/SB/47) abache ON THE PATENT signes data will ag non hes been prev tion of this form is h our (with not be prive / C government guessied to apply th , 477	(1) the nerr attorneys o the nerre ( mamber a and the nerre ( mamber a and the nerre ( name will b (print or type) peur on the patent (print or type) (print	oportica regent regent regent regent eprint 40. 40.	up to 3 rogistored patent to OR, siturnatively, (2) single firm (having as a and sitomsy or agent) up to 2 registred patent to, if no name is listed, no iad. The following loos are en of Patencis and Tradismart i salue Fec ∴ Advance Order - if of ( The following lees or cell DEPOSIT ACCOUNT M. (ENCLOSE AN EXTRA C X) Standor Groder - if of Kiton Idontified above. 01/22/2002 NOHHE 01 FC::142	<u>1 Arthu</u> <u>2 Edel</u> <u>3</u> closed (make che er): Copies Copies Copies Copies	<u>г</u> <u>J</u> , <u>M. Yo</u> ск раузиче ез зноче t <u>OO40</u> ОРИМ) 240040	Beniel, Ung to Commissioner is charged to: 09655168
	Change PTO/SB/12 Change PTO/SB/12 Change Add A SSIGNEE PLEASE M Inclusion of the PTO of Bindes of the Change Add B RESID Please of the Change Add The COMMIS CAUPOrte: The le or agent: or th Trademark Of Burden Hou Change Add Chang	Correct asset ind asset in	Ind Customer Humber ondence address (or cation (or "Fee Addre NO RESIDENCE DA be an assignme to the set on a set only approph submitted under sepe submitted under seperation of the second of the servit: This form is es of the individual	r ans recommended, Change of Corresponder TA TO BE PRINTED and indication form F TA TO BE PRINTED and the second second the second second the second second the second second TA TO BE PRINTED and the second second the second second second the second second second the second second second the second second second second the second seco	but not required. anderose Addrees for PTC/SE/47) atsache DON THE PATENT algree data with sont has been provi don of shis form is h c. (we nat be prive don of shis form is h c. (a c. A. S. S. or (we nat be prive don of shis form is h c. (a c. A. S. S. or (we nat be prive don of shis form is h c. (b) (c. A. S. S. ) (c. (c. A. S.	(1) the nerr attorneys o the nerre ( mamber a and the nerre ( mamber a and the nerre ( name will b index) submitted to sort a	og of i r agen r agen rag of a s regen reg regen regen reg regen r r reg reg regen r	up to 3 registered patent to Or, simulatively, (2) single firm (naving as a and stormsy or agent) up to 3 registered patent ts, if no name is listed, no iad. The following loos are en of Patents and Trademark issue Feo issue Feo Advance Order - if of ROCOURT ACCOUNT NA (ROCOURT ACCOUNT ACCOUNT NA (ROCOURT ACCOUNT NA (ROCOURT ACCOUNT ACCOUNT ACCOUNT NA (ROCOURT ACCOUNT ACCOUNT ACCOUNT ACCOU	<u>а Arthu</u> <u>2 Edel</u> <u>3</u> closed (make che er): Copies Copies Copies D2 00000083 1280.00 CH	<u>г</u> <u>J</u> , <u>M. Yo</u> cdi payable ess shouto b <u>OO40</u> ORM) 240040	to Commissioner
	Change PTO/SB/12 Change PTO/SB/12 Change Add A Change Ad	Correct all correct all correct all correct all correct to all correct all correct all correct all correct cor	ING CUERDING PUBLIC Continues address (or C. Cattion (or "Fee Address ND RESIDENCE DA' be sen assignme is lide a data is only approphi- ser assignme is lide adde is only approphi- ser assignme assignme or 2 1 C Dr 1 V C Try a STATE OA CO 2 1 C Dr 1 V C 3 1 C Dr 1 C Dr 1 V C 3 1 C Dr 1 C Dr 1 V C 3 1 C Dr 1	The recommended, Charge of Corresponder TAT2 BE PRINTED Inflind below, no as allow hon an exercision allow hon an ex	but not required. anderce Addrees for PTC/36/47) abache PTC/36/47)	(1) the near attornays of the neare ( mamber a and the neare ( mamber a) and the neare ( mamber a) and the neare ( name will b and or system (print or type) paser on the paser) (print or type) (print or type) (print or type) (print or the paser) (print or type) (print or type)	agusti ar agan ragisti ragisti agant se print se print se print se print se print se print se print se print se print se se s	up to 3 registered patent to Or, simulatively, (2) single linm (nerving as a ared attorney or agent) up to 2 registered patent ts, if no norme is listed, no lad. The tottowing loos are en of Patents and Trademart is also fee is advance Order - if of 1 toto idonsfied attova. 01/22/2002 MAINE 01 FC::142	<u>а Аг thu</u> <u>2</u> Edel 3	<u>г</u> <u>J</u> <u>М. </u> <u>Yo</u> ск раужие ез алоцео 5 0040 ОРИМ) 240040	Beniel, , Ung to Commissioner is chargen to: 09655168
	Change PTO/SB/12     PTO/	Correct assering vease ind vease ind vease ind assering genmant. or ASSIC DICE: (C DICO ENCE: (C DIC	Ind Customer Number ondence address (or cation (or "Fee Addre NO RESIDENCE DA bes on assignme to da bes on assignme to da bes on assignme to da bes on assignme to provide a same to provide a same to comparison or other parts This form is es da of the individual should be same to i DC. 20231. DO NO EES AND THIS FO D.C. 20231 Reduction Act of 19 1 displays e valid O	r an recommended, Change of Corresponder TA TO BE PRINTED Inflind bon on easign rate cover. Completion to shon on easign rate cover. Completion (), ITC - UNT '1') Societ for the group enlity FAD SMARKS IS me 35 Um a syone other the origit as shown by the Case. Any comment the Chief Information SS, r o persons are MB control number	but not required. andence Addrees for PTC/SE/47) attache PTC/SE/47) attache PTC/SE	(1) the nerr attorneys o the nerre of mamber a and the nerve of name will b of the patent) to the nerve of the second second to the collection	a china a chin	up to 3 registered patent to Or, simulatively, (2) single firm (naving as a and stormsy or agent) up to 3 registered patent ts, if no name is listed, no iad. The following loos are en of Patents and Trademark is also Feo is advance Order - if of The following less or cell DEPOBIT ACCOUNT NA (ENCLOSE AN EXTRA C KIXjesue Feo i Advance Order - if of http://doi.org/10.00000000000000000000000000000000000	<u>1 Arthu</u> 2 Edel 3 closed (make che er): Copies Copies Copies Copies D2 00000083 1280.00 CH	<u>г</u> <u>М. Yo</u> са раувие еез зноце b <u>0040</u> ОРА/) 240040	Beniel,
R	Change Provention Change Provention Change Provention Change Cha	Correct all correct all correct all correct all correct to being formant. F ASSIC ENCE: (C O LO ENCE: (C ENCE:	Ind Customer Number ondence address (or cl. cation (or "Fee Addre be en assignee is lide e data is only appropri- ation of the individual encode the individual should be accopied in er other party in into encoder party into encoder party into en	change of Correspondent change of Correspondent rA T2 BE PRINTED and the PRINTED and the PRINTED change of Correspondent change of the PRINTED change of the PRINTED and the PRINTED and the PRINTED change of the PRINTED change of the PRINTED change of the PRINTED change of the Printed of the Chief Information the Chief Informati	but not required. anderces Address for PTC/SE/47) abache PTC/SE/47) abache DON THE PATENT address address for address address and app pont hos been previous and hos been previ	(1) the near attorneys o the neared mamber a and the neared mamber a and the neared mamber a and the neared neared the neared and the neared and the neared neared the neared and the neared to on the patent) (print or type) pater on the patent) (print or type) patent on the patent) (of the patent) (of the neared a tabut Pee to the training optime required to a the neared a. Time will vary (of time required to a the collection the s collection The FORM W	Agentia registe man of a t registe agent approximation 40.	up to 3 registered patent to Or, sitematively, (2) single firm (nerving) as a ared stormsy or agent) up to 2 registered patent ts, if no norme is listed, no isd. The tottowing loos are en of Patents and Trademard issue sec issue sec Deposit Advance Order - if of RIXBesue Fee Li Advance Order - if of RIXBesue Fee RIXBesue Fe	1 Ar thu 2 Edel 3	<u>г</u> <u>J</u> , <u>М. <u>Yo</u> ск рауаки ез алоцас 5 (ОД40 ОРИМ) 240040</u>	Beniel,

.

BC.

4

	PATENT	APPLIC E	CATIC ffectiv	N FEE D	DETERMINAT	ON RECOF	RD A	pplication	or D	ocket Num	nber
		CLAII	MS A	S FILED	- PART I		SMALL	ENTITY		OTHEF	THAN
FC	DR	1			NUMBER	EXTRA			OR <b>1</b>	SMALL	ENTITY
BA	SIC FEE							345.00	-	HAIE	690.00
тс	TAL CLAIMS		$\frac{1}{2}$	- Sminus	20= * 2			0-10.00			030.00
					3-1-		X\$ 9=	+	OR	X\$18=	24
ML					50-1		X39=		OR	X78=	
	······						+130=		OR	+260=	
* lf	the difference	in colum	nn 1 is	less than z	ero, enter "0" in o	olumn 2	TOTAL		OR	TOTAL	744
	С	LAIMS (Colun	AS A	MENDE	D - PART II (Column 2)	(Column 3)	SMALL	ENTITY	OR	OTHER SMALL	THAN ENTITY
IENT A		REMAI AFT AMEND	NING ER MENT		NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE	ADDI- TIONAL FEE		RATE	ADDI- TIONA FEE
NO I	Total	*		Minus	**	=	X\$ 9=		OR	X\$18=	
~											
AMEN	Independent	*		Minus	***	=	X39=			X78=	
AMEN	Independent			Minus JLTIPLE DE	*** PENDENT CLAIM	=	X39=		OR	X78=	
AMEN	Independent FIRST PRESE		I OF MU	Minus JLTIPLE DE	***	=	X39= +130= TOTAL		OR OR OR	X78= +260= TOTAL	
AMEN	Independent FIRST PRESE	NTATION	I OF MU nn 1)	Minus JLTIPLE DE	(Column 2)	= (Column 3)	X39= +130= TOTAL ADDIT. FEE		OR OR OR	X78= +260= TOTAL ADDIT. FEE	
	Independent	(Colun CLAI REMAI AFTI AMEND	nn 1) MS NING ER MENT	Minus JLTIPLE DE	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR	= (Column 3) PRESENT EXTRA	X39= +130= TOTAL ADDIT. FEE RATE	ADDI- TIONAL FEE	OR OR OR	X78= +260= TOTAL ADDIT. FEE RATE	ADDI- TIONA FEE
NDMENT B AMEN	Independent FIRST PRESE Total	(Colun CLAI REMAI AFTI AMEND	nn 1) MS NING ER MENT	Minus JLTIPLE DE Minus	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR	= (Column 3) PRESENT EXTRA	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9=	ADDI- TIONAL FEE	OR OR OR	X78= +260= TOTAL ADDIT. FEE RATE X\$18=	ADDI- TIONA FEE
AMENDMENI B AMEN	Independent FIRST PRESE Total Independent	* (Colun CLAI REMAI AFTI AMEND *	nn 1) MS NING ER MENT	Minus JLTIPLE DE Minus Minus	<pre>*** PENDENT CLAIM (Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** ***</pre>	= (Column 3) PRESENT EXTRA = =	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39=	ADDI- TIONAL FEE	OR OR OR	X78= +260= TOTAL ADDIT. FEE RATE X\$18= X78=	ADDI- TIONA FEE
AMENDMENI B AMEN	Independent FIRST PRESE Total Independent FIRST PRESE	(Colun CLAI REMAI AFTI AMEND *	I OF MU MS NING ER MENT	Minus JLTIPLE DE Minus Minus JLTIPLE DE	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** *** PENDENT CLAIM	= (Column 3) PRESENT EXTRA = =	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39=	ADDI- TIONAL FEE	OR OR OR OR	X78= +260= TOTAL ADDIT. FEE RATE X\$18= X78=	ADDI- TIONA FEE
AMENDMENI B AMEN	Independent FIRST PRESE Total Independent FIRST PRESE	(Colun CLAI REMAI AFTI AMEND *	nn 1) Ms NiNg ER MENT	Minus JLTIPLE DE Minus Minus JLTIPLE DE	*** PENDENT CLAIM (Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** PENDENT CLAIM	= (Column 3) PRESENT EXTRA = =	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39= +130=	ADDI- TIONAL FEE	OR OR OR OR OR	X78= +260= TOTAL ADDIT. FEE RATE X\$18= X78= +260=	ADDI- TIONA FEE
AMENUMENI B AMEN	Independent FIRST PRESE Total Independent FIRST PRESE	(Colun CLAI REMAI AFTI AMEND *	nn 1) MS NING ER MENT	Minus JLTIPLE DE Minus JLTIPLE DE	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** ***	= (Column 3) PRESENT EXTRA = =	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39= +130= TOTAL ADDIT. FEE	ADDI- TIONAL FEE	OR OR OR OR OR	X78= +260= TOTAL ADDIT. FEE RATE X\$18= X78= +260= TOTAL ADDIT. FEE	ADDI- TIONAI FEE
AMENDMENT B AMEN	Independent FIRST PRESE Total Independent FIRST PRESE	(Colun CLAI REMAI AFTI AMEND * *	nn 1) MS NING ER MENT	Minus JLTIPLE DE Minus JLTIPLE DE	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** PENDENT CLAIM	= (Column 3) PRESENT EXTRA = = =	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39= +130= TOTAL ADDIT. FEE	ADDI- TIONAL FEE	OR OR OR OR OR	X78= +260= TOTAL ADDIT. FEE X\$18= X78= +260= TOTAL ADDIT. FEE	ADDI- TIONA FEE
IENI C AMENDMENT B AMEN	Independent FIRST PRESE Total Independent FIRST PRESE	(Colun CLAI REMAI AFTI AMEND * * NTATION (Colum CLAI REMAI AFTE AMEND	nn 1) MS NING ER MENT	Minus JLTIPLE DE Minus JLTIPLE DE	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** PENDENT CLAIM (Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR	= (Column 3) PRESENT EXTRA = = = (Column 3) PRESENT EXTRA	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39= +130= TOTAL ADDIT. FEE RATE	ADDI- TIONAL FEE ADDI- TIONAL FEE	OR OR OR OR OR	X78= +260= TOTAL ADDIT. FEE X\$18= X78= +260= TOTAL ADDIT. FEE RATE	
NUMENIC AMENDMENTB AMEN	Independent FIRST PRESE Total Independent FIRST PRESE	(Colun CLAI REMAI AFTI AMEND * * NTATION (Colum CLAII REMAI AFTE AMEND	nn 1) MS NING ER MENT I OF ML I OF ML NING ER MENT	Minus JLTIPLE DE Minus JLTIPLE DE	<pre> (Column 2) (Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR *** PENDENT CLAIM (Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR *** </pre>	= (Column 3) PRESENT EXTRA = = = (Column 3) PRESENT EXTRA =	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39= +130= TOTAL ADDIT. FEE RATE X\$ 9=	ADDI- TIONAL FEE ADDI- TIONAL FEE	OR OR OR OR OR	X78= +260= TOTAL ADDIT. FEE X\$18= X78= +260= TOTAL ADDIT. FEE RATE X\$18=	ADDI- TIONAI FEE ADDI- TIONAI FEE
AMENDMENIC AMENDMENT B AMEN	Independent FIRST PRESE Total Independent FIRST PRESE	(Colum CLAI REMAI AFTI AMEND * * (Colum CLAI REMAI AFTE AMEND *	nn 1) MS NING ER MENT I OF MI	Minus JLTIPLE DE Minus JLTIPLE DE JLTIPLE DE Minus Minus	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** PENDENT CLAIM (Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR **	<pre>(Column 3) PRESENT EXTRA = = (Column 3) PRESENT EXTRA = = =</pre>	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39=	ADDI- TIONAL FEE ADDI- TIONAL FEE	OR OR OR OR OR OR	X78= +260= TOTAL ADDIT. FEE X\$18= X78= +260= TOTAL ADDIT. FEE RATE X\$18= X\$18=	ADDI- TIONAI FEE ADDI- TIONAI FEE
AMENDMENT C AMENDMENT B AMEN	Independent FIRST PRESE Total Independent FIRST PRESE Total Independent FIRST PRESE	(Colun CLAI REMAI AFTI AMEND * * NTATION (Colum CLAI REMAI AFTE AMEND *	I OF MU MS NING ER MENT I OF MU NING ER MENT	Minus JLTIPLE DE Minus JLTIPLE DE Minus JLTIPLE DE	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** *** PENDENT CLAIM (Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** **	= (Column 3) PRESENT EXTRA = = = (Column 3) PRESENT EXTRA = =	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39=	ADDI- TIONAL FEE ADDI- TIONAL FEE	OR OR OR OR OR OR	X78= +260= TOTAL ADDIT. FEE X\$18= X78= +260= TOTAL ADDIT. FEE RATE X\$18= X\$18= X\$18=	ADDI- TIONAI FEE ADDI- TIONAI FEE
	Independent FIRST PRESE Total Independent FIRST PRESE Total Independent FIRST PRESE	(Colun CLAI REMAI AFTI AMEND     *     *     (Colun CLAI REMAI AFTE AMENDI *     *     NTATION     *     *     NTATION     *     *     NTATION	I OF MI MS NING ER MENT I OF MI I OF MI MS NING ER MENT OF ML	Minus JLTIPLE DE Minus Minus JLTIPLE DE Minus JLTIPLE DE LTIPLE DE	(Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** *** PENDENT CLAIM (Column 2) HIGHEST NUMBER PREVIOUSLY PAID FOR ** ** PREVIOUSLY PAID FOR ** **	<pre>(Column 3) PRESENT EXTRA = = (Column 3) PRESENT EXTRA = = = </pre>	X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39= +130= TOTAL ADDIT. FEE RATE X\$ 9= X39= +130= +130= TOTAL	ADDI- TIONAL FEE	OR OR OR OR OR OR OR OR	X78= +260= TOTAL ADDIT. FEE X\$18= X78= +260= TOTAL ADDIT. FEE RATE X\$18= X\$18= X78= +260= TOTAL	ADDI- TIONA FEE ADDI- TIONAI FEE

. ...



# (12) United States Patent Ghia et al.

### (54) CIRCUIT FOR PRODUCING LOW-VOLTAGE DIFFERENTIAL SIGNALS

- (75) Inventors: Atul V. Ghia, San Jose; Suresh M. Menon, Sunnyvale; David P. Schultz, San Jose, all of CA (US)
- (73) Assignee: Xilinx, Inc., San Jose, CA (US)
- (\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.
- (21) Appl. No.: 09/655,168
- Sep. 5, 2000 (22) Filed:
- (51) Int. Cl.<sup>7</sup> ...... H03K 19/094; H03K 19/173
- (52) U.S. Cl. ..... 326/83; 326/44; 326/40;
- 326/49 (58) Field of Search .... 326/83, 86, 87,
- 326/38, 40, 44, 45, 46, 49, 30

#### **References** Cited (56)

### U.S. PATENT DOCUMENTS

5.355.035 A \* 10/1994 Vora et al. ..... 327/433 5,812,461 A \* 9/1998 Komarek et al. ...... 365/189.05 5,958,026 A 9/1999 Goetting et al.

### FOREIGN PATENT DOCUMENTS

400 -

\* 6/1987 ..... 326/30 JP 60260254

US 6,366,128 B1 (10) Patent No.: Apr. 2, 2002 (45) Date of Patent:

### OTHER PUBLICATIONS

Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits, TIA/EIA-644, Mar. 1996. Jon Brunetti and Brian Von Herzen, "Multi-Drop LVDS with Virtex-E FPGAs," XAPP231 (Version 1.0) Sep. 23, 1999.

Application Report "LVDS Multidrop Connections" pub-lished by Texas Instruments, Jul. 1999.

\* cited by examiner

Primary Examiner-Michael Tokar Assistant Examiner-Daniel D. Chang (74) Attorney, Agent, or Firm-Arthur J. Behiel; Edel M. Young

#### ABSTRACT (57)

Described are systems for producing differential logic sig-nals. These systems can be adapted for use with different loads by programming one or more programmable elements. One embodiment includes a series of driver stages, the outputs of which are connected to one another. The driver stages turn on successively to provide increasingly powerful differential amplification. This progressive increase in amplification produces a corresponding progressive decrease in output resistance, which reduces the noise asso-ciated with signal reflection. The systems can be incorpo-rated into programmable IOBs to enable PLDs to provide differential output signals.

### 23 Claims, 10 Drawing Sheets





Sheet 1 of 10

FIG. 1 (PRIOR ART)



FIG. 2 (PRIOR ART)





FIG. 4





FIG. 5A



**U.S.** Patent

Apr. 2, 2002

Sheet 4 of 10

FIG. 5B

US 6,366,128 B1





FIG. 5C





FIG. 6





FIG. 7A













## 1

### CIRCUIT FOR PRODUCING LOW-VOLTAGE DIFFERENTIAL SIGNALS

## FIELD OF THE INVENTION

This invention relates generally to methods and circuits for providing high-speed, low-voltage differential signals.

### BACKGROUND

The Telecommunications Industry Association (TIA) 10 published a standard specifying the electrical characteristics of low-voltage differential signaling (LVDS) interface circuits that can be used to interchange binary signals. LVDS employs low-voltage differential signals to provide highspeed, low-power data communication. The use of differ-15 ential signals allows for cancellation of common-mode noise, and thus enables data transmission with exceptional speed and noise immunity. For a detailed description of this LVDS Standard, see "Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits," 20 TIA/EIA-644 (March 1996), which is incorporated herein by reference.

FIG. 1 (prior art) illustrates an LVDS generator 100 connected to an LVDS receiver 110 via a transmission line 115. Generator 100 converts a single-ended digital input <sup>25</sup> signal D\_IN on a like-named input terminal into a pair of complementary LVDS output signals on differential output terminals TX\_A and TX\_B. A 100-ohm termination load RL separates terminals TX\_A and TX\_B, and sets the output impedance of generator 100 to the level specified in <sup>30</sup> the above-referenced LVDS Standard.

LVDS receiver **110** accepts the differential input signals from terminals TX\_A and TX\_B and converts them to a single-ended output signal D\_OUT. The LVDS Standard specifies the properties of LVDS receiver **110**. The present application is directed to differential-signal generators: a comprehensive discussion of receiver **110** is not included in the present application.

FIG. 2 (prior art) schematically depicts LVDS generator 100 of FIG. 1. Generator 100 includes a preamplifier 200 connected to a driver stage 205. Preamplifier 200 receives the single-ended data signal D\_IN and produces a pair of complementary data signals D and D/ (signal names terminating in "/" are active low signals). Unless otherwise specified, each signal is referred to by the corresponding node designation depicted in the figures. Thus, for example, the input terminal and input signal to generator 100 are both designated D\_IN. In each instance, the interpretation of the node designation as either a signal or a physical element is clear from the context.

Driver stage 205 includes a PMOS load transistor 207 and an NMOS load transistor 209, each of which produces a relatively stable drive current in response to respective bias voltages PBIAS and NBIAS. Driver stage 205 additionally includes four drive transistors 211, 213, 215, and 217.

If signal D\_IN is a logic one (e.g., 3.3 volts), preamplifier 200 produces a logic one on terminal D and a logic zero (e.g., zero volts) on terminal D/. The logic one on terminal D turns on transistors 211 and 217, causing current to flow down through transistors 207 and 211, up though termination load RL, and down through transistors 217 and 209 to ground (see the series of arrows 219). The current through termination load RL develops a negative voltage between output terminals TX\_A and TX\_B.

Conversely, if signal D\_IN is a logic zero, preamplifier **200** produces a logic zero on terminal D and a logic one on

terminal D/. The logic one on terminal D/ turns on transistors 213 and 215, causing current to flow down through transistor 207, transistor 215, termination load RL, transistor 213, and transistor 209 to ground (see the series of arrows 221). The current through termination load RL develops a positive voltage between output terminals TX\_A and TX\_B.

FIG. 3 (prior art) is a waveform diagram 300 depicting the signaling sense of the voltages appearing across termination load RL of FIGS. 1 and 2. LVDS generator 100 produces a pair of differential output signals on terminals TX\_A and TX\_B. The LVDS Standard requires that the voltage between terminals TX\_A and TX\_B remain in the range of 250 mV to 450 mV, and that the voltage midway between the two differential voltages remains at approximately 1.2 volts. Terminal TX\_A is negative with respect to terminal TX\_B to represent a binary one and positive with respect to terminal B to represent a binary zero.

A programmable logic device (PLD) is a well-known type of IC that may be programmed by a user (e.g., a circuit designer) to perform specified logic functions. Most PLDs contain some type of input/output block (IOB) that can be configured either to receive external signals or to drive signals off chip. One type of PLD, the field-programmable gate array (FPGA), typically includes an array of configurable logic blocks (CLBS) that are programmable IOBs. Configuration data loaded into internal configuration memory cells on the FPGA define the operation of the FPGA by determining how the CLBS, interconnections, block RAM, and IOBs are configured.

IOBs configured as output circuits typically provide single-ended logic signals to external devices. As with other types of circuits, PLDs would benefit from the performance advantages offered by driving external signals using differential output signals. There is therefore a need for IOBs that can be configured to provide differential output signals. There is also a need for LVDS output circuits that can be tailored to optimize performance for different loads.

### SUMMARY

The present invention addresses the need for differentialsignal output circuits that can be tailored for use with different loads. In accordance with one embodiment, one or more driver stages can be added, as necessary, to provide adequate power for driving a given load. Driver stages are added by programming one or more programmable elements, such as memory cells, fuses, and antifuses.

A differential driver in accordance with another embodiment includes a multi-stage delay element connected to a number of consecutive driver stages. The delay element produces two or more pairs of complementary input signals in response to each input-signal transition, each successive signal pair being delayed by some amount relative to the previous signal pair. The pairs of complementary signals are conveyed to respective driver stages, so that each driver stage successively responds to the input-signal transition. The output terminals of the driver stages are connected to one another and to the output terminals of the differential driver. The differential driver thus responds to each inputsignal transition with increasingly powerful amplification. The progressive amplification produces a corresponding progressive reduction in output resistance, which reduces the noise normally associated with signal reflection.

Extendable and multi-stage differential amplifiers in accordance with the invention can be adapted for use in PLDs. In one embodiment, adjacent pairs of 10Bs are each provided with half of the circuitry required to produce LVDS signals. Adjacent pairs of IOBs can therefore be used either individually to provide single-ended input or output signals or can be combined to produce differential output signals.

3

This summary does not limit the invention, which is <sup>5</sup> instead defined by the appended claims.

### BRIEF DESCRIPTION OF THE FIGURES

FIG. 1 (prior art) illustrates an LVDS generator  $100_{10}$  connected to an LVDS receiver 110 via a transmission line 115.

FIG. 2 (prior art) schematically depicts LVDS generator  $100\ \text{of}\ \text{FIG},\ 1$ 

FIG. 3 (prior art) is a waveform diagram 300 depicting the 15 signaling sense of the voltages appearing across termination load RL of FIGS. 1 and 2.

FIG. 4 depicts an extensible differential amplifier 400 in accordance with an embodiment of the invention.

FIG. 5A is a schematic diagram of predriver 405 of FIG. <sup>20</sup> 4.

FIG. 5B is a schematic diagram of driver 415 of FIG. 4. FIG. 5C is a schematic diagram of extended driver 410 of FIG. 4.

FIG. 6 depicts a multi-stage driver 600 in accordance with another embodiment of the invention.

FIG. 7A schematically depicts a predriver 700 in which a predriver is connected to delay circuit 605 of FIG. 6 to develop three complementary signal pairs. 30

FIG. 7B schematically depicts differential-amplifier sequences 610 and 615 and termination load 620, all of FIG. 6.

FIGS. 8A and 8B schematically depict a programmable bias-voltage generator 800 in accordance with an embodiment of the invention.

### DETAILED DESCRIPTION

FIG. 4 depicts an extensible differential amplifier 400 in accordance with an embodiment of the invention. Amplifier 400 includes a predriver 405 connected to a pair of driver stages 410 and 415. The combination of predriver 405 and driver 415 operates as described above in connection with FIGS. 2 and 3 to convert the single-ended input on terminal D\_IN into differential output signals on lines TX\_A and TX\_B. In accordance with the invention, driver 410 can be activated as needed to provide additional drive power. In one embodiment, drivers 410 and 415 reside within a pair of adjacent programmable IOBs (collectively labeled 417) and lines TX\_A and TX\_B connect to the respective input/ output (I/O) pads of the pair. This aspect of the invention is detailed below.

The program state of a configuration bit **420** determines whether amplifier **400** is enabled, and the program state of 55 a second configuration bit **425** determines whether the driver stage of amplifier **400** is extended to include driver **410**. An exemplary configuration bit is described below in connection with FIG. **8**A.

If bit **420** is programmed to provide a logic one on "enable 60 differential signaling" line EN\_DS, then predriver **405** and driver **415** function in a manner similar to that described above in connection with FIG. 2. If desired, the drive circuitry can be extended to include driver **410** by programming bit **425** to provide a logic one on "extended differential 65 signaling" line X\_DS. The signals on lines X\_DS and EN\_DS are logically combined using an AND gate **430** to

produce an "enable termination load" signal EN\_T to driver **415**. This signal and its purpose are described below in connection with FIG. **5**B.

FIG. 5A is a schematic diagram of an embodiment of predriver 405 of FIG. 4. Predriver 405 includes a pair of conventional tri-state drivers 500 and 502. A conventional inverter 504 provides the complement of signal EN\_DS.

Amplifier 400 is inactive when signals EN\_DS and EN\_DS/ are low and high, respectively. These logic levels cause tristate drivers 500 and 502 to disconnect input terminal D\_IN from respective tristate output terminals T1 and T2. Signal EN\_DS and its complementary signal EN\_DS/ also connect terminals T1 and T2 to respective supply voltages VCCO and ground by turning on a pair of transistors 506 and 508. Thus, terminals T1 and T2 do not change in response to changes on input terminal D\_IN when differential signaling is disabled. In the case where amplifier 400 is implemented using IOBs in a programmable logic device, amplifier 400 may be disabled to allow the IOBs to perform some other input or output function.

Amplifier 400 is active when signals EN\_DS and EN\_DS/ are high and low, respectively. These logic levels cause tristate drivers 500 and 502 to connect input terminal D\_IN to respective tristate output terminals T1 and T2. Signal EN\_DS and its complementary signal EN\_DS/ also disconnect terminals T1 and T2 from respective supply voltages VCCO and ground by turning off transistors 506 and 508. Thus, terminals T1 and T2 change in response to signal D\_IN when differential signaling is enabled.

Tristate output terminals T1 and T2 connect to the respective input terminals of an inverting predriver 510 and a non-inverting predriver 512. Predriver 510 includes a pair of conventional inverters 514 and 516. Inverter 514 produces a signal D, an inverted and amplified version of the signal on line T1; inverter 516 provides a similar signal to a test pin 518. Predriver 512 includes three conventional inverters 520, 522, and 524. Predriver 512 produces a signal D/, the complement of signal D. Inverter 524 provides a similar signal to a test pin 526.

Each inverter within predrivers **510** and **512** is a CMOS inverter in which the ratios of the PMOS and NMOS transistors are as specified. These particular ratios were selected so that signals D and D/ transition simultaneously, or very nearly so. Different ratios may be appropriate, depending upon the process used to produce amplifier **400**. Adjusting layout and process parameters to produce synchronized complementary signals is within the skill of those in the art.

As discussed above in connection with FIG. 4, amplifier 400 can be extended to include additional drive circuitry, which may be needed to drive some loads while remaining in compliance with the LVDS Standard. Returning to FIG. 5A, a pair of NOR gates 528 and 530 facilitates this extension by producing a pair of complimentary extendeddata signals DX and DX/ when signal X\_DS/ is a logic zero, indicating the extended driver is enabled. Extended-data signal DX is substantially the same as signal D, and extended data signal DX/ is substantially the same as signal D/. Signals DX and DX/ are conveyed to extended driver 410, the operation of which is detailed below in connection with FIG. 5C.

FIG. 5B is a schematic diagram of driver 415 of FIG. 4. Driver 415 is similar to driver stage 205 of FIG. 2, likenumbered elements being the same. Unlike driver 205, however, driver 415 includes a programmable termination load 540. Further, load transistors 207 and 209 of FIG. 2 are replaced with pairs of parallel transistors, so that transistors 211 and 215 connect to VCCO via respective PMOS transistor 532 and 533, instead of via a single transistor 207, and transistors 213 and 217 connect to ground via respective NMOS transistors 534 and 535, instead of via a single transistor 209.

5

Employing pairs of load transistors allows driver **415** to be separated into two similar parts **536** and **538**, each associated with a respective one of terminals TX\_A and TX\_B. Such a configuration is convenient, for example, <sup>10</sup> when driver **415** is implemented on a PLD in which terminals TX\_A and TX\_B connect to neighboring I/O pins. Each part **536** and **538** can be implemented as a portion of the IOB (not shown) associated with the respective one of terminals TX\_A and TX\_B. Termination load **540** can be <sup>15</sup> part of either IOB, neither IOB, or can be split between the two. In one embodiment, transistor **542** is included in the IOB that includes part **536**.

Programmable termination load **540** includes a pair of <sup>20</sup> transistors **542** and **543**, the gates of which connect to terminal EN\_T. As shown in FIG. **4**, the signal EN\_T is controlled through AND gate **430** by configuration bits **420** and **425**. Termination load **540** is active (conducting) only when differential signaling is enabled in the non-extended <sup>25</sup> mode. This condition is specified when configuration bit **420** is set to a logic one and configuration bit **425** is set to a logic zero.

Driver **415** includes a number of terminals that provide appropriate bias voltages. Terminals PBIAS and NBIAS provide respective bias levels establish the gain driver **415**, and common terminals PCOM and NCOM conventionally establish the high and low voltage levels on output terminals TX\_A and TX\_B. Driver **415** shares the bias and common terminals with extended driver **410** (See FIG. 5C).

The bias levels PBIAS and NBIAS are important in defining LVDS signal quality. In one embodiment, NMOS transistors 534 and 535 are biased to operate in saturation to sink a relatively stable current, whereas PMOS transistors 532 and 533 are biased to operate in a linear region. Operating transistors 532 and 533 in a linear region reduces the output resistances of those devices, and the reduced resistance tends to dissipate signal reflections returning to terminals TX\_A and TX\_B. Reduced reflections translate into reduced noise, and reduced noise allows signals to be conveyed at higher data rates. Circuits for developing appropriate bias levels for the circuits of FIGS. 5A–7B are discussed below in connection with FIGS. 8A and 8B.

FIG. 5C is a schematic diagram of one embodiment of 50 extended driver **410** of FIG. 4. Extended driver **410** includes a pair of driver stages **544** and **546** and a programmable termination load **548**. Driver stages **544** and **546** can be included, for example, in respective adjacent IOBs on a PLD. Termination load **548** can be part of either IOB, neither 55 IOB, or can be split between the two. The various terminals of FIG. 5C are connected to like-named terminals of FIGS. **5A** and **5B**.

Driver stage 544 includes a PMOS load transistor 550, a pair of NMOS differential-driver transistors 552 and 554 60 having their gates connected to respective extended-driver input signals DX and DX/, a diode-connected PMOS transistor 556, and a PMOS transistor 558 connected as a capacitor 14 between terminal VCCO and terminal PCOM. Transistors 550, 552, and 554 combined amplify the 65 extended-driver signals DX and DX/ to produce an amplified output signal on output terminal TX\_A. In one

embodiment, transistor 556 is diode-connected between terminals PCOM and VCCO to establish the appropriate level for line PCOM, which is common to both drivers 410 and 415. Finally, transistor 558 can be sized or eliminated as desired to minimize noise on line PCOM. Driver stage 546 is identical to driver stage 544, except that lines DX and DX/ are connected to the opposite differential driver transistors. Consequently, the signals on output terminals TX\_A and TX\_B are complementary. Driver stages 544 and 546 thus supplement the drive strength provided by driver stage 415.

As shown in FIG. 4, the extend-differential-signaling signal X\_DS is a logic one when CBIT 425 is programmed. However, programming CBIT 425 causes AND gate 430 to output a logic zero, disabling termination load 532 of FIG. 5B. Thus, programming CBIT 425 substitutes termination load 548 for termination load 532, thereby increasing the termination load resistance to an appropriate level. In one embodiment, the resistance of termination load 532 is selected so that the resulting output signal conforms to the LVDS Standard.

FIG. 6 depicts a multi-stage driver 600 in accordance with another embodiment of the invention. Driver 600 includes a multi-stage delay circuit 605, a first sequence of differential amplifiers 610, a second sequence of differential amplifiers 615, and a termination load 620. For illustrative purposes, the amplifiers of sequences 610 and 615 are referred to as "high-side" and "low-side" amplifiers, respectively. In different embodiments, each amplifier sequence 610 and 615 can be implemented as a portion of the IOB (not shown) associated with the respective one of terminals TX\_A and TX\_B. Termination load 620 can be part of either IOB, neither IOB, or can be split between the two.

Delay circuit 605 receives a pair of complementary signals D and D/ on a like-named pair of input terminals. A sequence of delay elements—conventional buffers 625 in the depicted example—provides a first pair of delayed complementary signals D1 and D1/ and a second pair of delayed complementary signals D2 and D2/.

Sequence 610 includes three differential amplifiers 630, 631, and 632, the output terminals of which connect to one another and to output terminal TX\_A. The differential input terminals of each of these high-side amplifiers connect to respective complementary terminals from delay circuit 605. That is, the non-inverting (+) and inverting (-) terminals of differential amplifier 630 connect to respective input terminals D and D/, the non-inverting and inverting terminals of differential amplifier 631 connect to respective input terminals D1 and D1/, and the non-inverting and inverting ter-minals of differential amplifier 632 connect to respective input terminals D2 and D2/. When the signal on terminal D transitions from low to high, each of amplifiers 630, 631, and **632** consecutively joins in pulling the voltage level on terminal TX\_A high as the signal edges on terminals D and D/ propagate through delay circuit **605**. Conversely, when the signal on terminal D transitions from high to low, each amplifiers 630, 631, and 632 consecutively joins in of pulling the voltage level on terminal TX\_A low

Sequence 615 includes three differential amplifiers 634, 635, and 636, the output terminals of which connect to one another and to terminal TX\_B. Sequence 615 is similar to sequence 610, except that the differential input terminals of the various low-side differential amplifiers are connected to opposite ones of the complementary signals from delay circuit 605. Thus, when the signal on terminal D transitions from low to high, each of amplifiers 634, 635, and 636 consecutively joins in pulling the voltage level on terminal

TX\_B low as the signal edges on terminals D and D/ propagate through delay circuit 605, and when the signal on terminal D transitions from high to low, each of amplifiers 634, 635, and 636 consecutively joins in pulling the voltage level on terminal TX\_B high.

7

Driver stage 600 is similar to driver stage 415 of FIGS. 4 and 5A, except that driver stage 600 progressively increases the drive strength used to provide amplified signals across termination load **620**, and consequently progressively reduces the output resistance of driver stage **600**. Progressively reducing the output resistance of amplifier 600 reduces the amplitude of reflected signals. This effect, in turn, reduces the noise and increases the useable data rate of the LVDS circuitry. While illustrated as having three driver stages, other embodiments of amplifier 600 include more or fewer stages. FIG. 7A schematically depicts a predriver 700 in which predriver 405, detailed in FIG. 5A, is connected to delay circuit 605 of FIG. 6 to develop the three complementary signal pairs (e.g., D and D/) of FIG. 6. The various elements of predriver 405 are described above in connection with FIG. 5A, like-numbed elements being identical. In one embodiment, each buffer 625 is an instance of non-inverting delay circuit 512. FIG. 7B schematically depicts differential amplifier sequences 610 and 615 and termination load 620. all of FIG. 6. The differential amplifiers in sequences 610 and 615 are substantially identical, except the D and D/ input terminals are reversed. The following description is limited to a single differential amplifier (630) for brevity. Differential amplifier 630 includes a PMOS load transistor 700, an NMOS load transistor 705, and a pair of active transistors 710 and 715 having their respective gates connected to data inputs D and D/. One embodiment of amplifier 400 of FIG. 4 employs driver stage 600 in place of driver 415 (detailed in FIG. 5B). Amplifier sequence 610 may include a capacitor 725 between PCOM and VCCO, and amplifier sequence 615 may include a capacitor 730 connected between NCOM and ground. These capacitors can be sized to minimize noise. FIGS. 8A and 8B schematically depict a programmable bias-voltage generator 800 in accordance with an embodiment of the invention. A key 802 in the bottom right-hand corner of FIG. 8A shows the relative arrangement of FIGS. 8A and 8B.

The portion of generator 800 depicted in FIG. 8A may be divided into three general areas: bias-enable circuitry 804, NBIAS pull-up circuitry 806, and NBIAS pull-down circuitry 808. As their respective names imply, bias-enable circuitry 804 determines whether bias generator 800 is active, NBIAS pull-up circuitry 806 can be used to raise the NBIAS voltage level, and NBIAS pull-down circuitry 808 can be used to reduce the NBIAS voltage level. The NBIAS pull-up and pull-down circuitry are programmable to allow users to vary the NBIAS voltage as desired.

Bias-enable circuitry **804** includes a configuration bit (CBIT) **810**, an inverter **812**, a PMOS transistor **814**, and, in FIG. **8B**, a PMOS transistor **815** and a pair of NMOS 55 transistors **816** and **817**. CBIT **810** is conventional, in one embodiment including an SRAM configuration memory cell **818** connected to a level-shifter **820**. Level-shifter **820** is used because bias generator **800** is a portion of the output circuitry of a PLD, and operates at higher voltage (e.g., 3.3 60 volts) than the core circuitry (e.g., 1.5 volts) of the PLD: level-shifter **820** increases the output voltage of SRAM cell **816** to an appropriate voltage level. Some embodiments that employ lower core voltages use thicker gate insulators in the transistors of the I/O circuitry. The gate insulators of differ-55 ing thickness can be formed using a conventional dual-oxide process. In one embodiment in which the circuits depicted in

FIGS. 5A-8B are part of the output circuitry of a PLD, each of the depicted devices employs relatively thick gate insulators.

Generator 800 is activated by programming SRAM cell 818 to include a logic one, thereby causing bias-enable circuitry 804 to output a logic one on line BIAS. This logic one connects high-supply-voltage line H\_SUP to supply voltage VCCO through transistor 814 and disconnects line PBIAS from VCCO to enable line PBIAS to carry an appropriate bias voltage. The inverted signal BIAS/ from inverter 812, a logic zero when active, disconnects lines NBIAS and NGATE from ground, thereby allowing those lines to carry respective bias voltages. The logic levels on lines PBIAS and NBIAS are one and zero, respectively, when SRAM cell 818 is set to logic zero.

NBIAS pull-up circuitry **806** has an input terminal VBG connected to a conventional band-gap reference, or some other suitable voltage reference. The voltage level and line VBG turns on a PMOS transistor **822** that, in combination with diode-connected transistors **824** and **826**, produces bias voltage levels on lines NGATE and NBIAS. Terminal VBG also connects to a pair of transmission gates **828** and **830**, each consisting of NMOS and PMOS transistors connected in parallel. The transmission gates are controlled by configuration bits similar to CBIT **810**. For example, transmission gate **828** can be turned on by programming CBIT\_A to contain a logic one. The logic one produces a logic one on line A and, via an inverter **834**, a logic zero on line AI. Transmission gate **628** passes the reference voltage on line VBG to the gate of a PMOS transistor **836**, thereby reducing the resistance between VCCO and line NBIAS; consequently, the voltage level on line NBIAS rises. Transistor **838** can be turned on and both of transmission gate **828** and transistor **836** can be turned off by programming CBIT\_A to contain a logic zero. Transmission gate **828** not resisten **826** and transistor **836** can be turned off by programming CBIT\_A to contain a logic zero. Transmission gate **828** not resisten **826** and transistor **836** can be turned off by programming CBIT\_A to contain a logic zero. Transmission gate **828** not resistence between VCCO and an associated inverter. One or both of transmission gate **828** and **830** can be turned on to raise the voltage level on line NBIAS.

NBIAS pull-down circuity **808** includes a pair of programmable pull-down circuits **840** and **842** that can be programmed independently or collectively to reduce the bias voltage on terminal NBIAS. Pull-down circuits **840** and **842** work the same way, so only circuit **840** is described.

Pull-down circuit **840** includes three transistors **844**, **846**, and **848**. The gates of transistors **844** and **846** connect to terminals C and C/, respectively, from a configuration bit CBIT\_C and an associated inverter **849**. When CBIT\_C is programmed to contain a logic zero, transistors **844** and **848** are turned off, isolating line NBIAS from ground; when CBIT\_C is programmed to contain a logic one, transistors **844** and **848** are turned on and transistor **846** turned off. The reduced resistance through transistor **848** reduces the voltage on line NBIAS.

Any change in the bias voltage on line NBIAS results in a change in voltage on line NGATE via a transistor **850**. A transistor **852** connected between line NBIAS and ground is an optional capacitor that can be sized or eliminated as desired.

The portion of bias-voltage generator **800** depicted in FIG. **8**A adjusts the level of NBIAS; the portion depicted in FIG. **8**B adjusts the level of PBIAS. Referring now to FIG. **8**B, the portion of FIG. **8**B includes PBIAS pull-up circuitry **852** and PBIAS pull-down circuitry **854**. PBIAS pull-up circuitry **852** operates in the same manner as NBIAS pull-up circuitry **806** of FIG. **8**A to raise the level of the bias voltage

on line PBIAS. A pair of configuration bits CBIT\_E and CBIT\_F and associated inverters control circuitry **852**. A capacitor 856 can be sized or eliminated as necessary. PBIAS pull-down circuitry 854 includes a pair of pro-

9

grammable pull-down circuits 858 and 860 that can be programmed independently or collectively to reduce the bias voltage on terminal PBIAS. Pull-down circuits 858 and 860 work the same way, so only circuit 858 is described.

Pull-down circuit 858 includes a transmission gate 862 and a pair of transistors **864** and **866**. With CBIT\_G programmed to contain a logic zero, transmission gate **862** is off, transistor **866** on, and transistor **864** off; with CBIT\_G programmed to contain a logic one, transistor **866** is off, and transmission gate **862** passes the bias voltage NGATE to the gate of transistor **864**, thereby turning tran-10 sistor 864 on. This reduces the voltage level on line PBIAS.

The present invention can be adapted to supply comple-mentary LVDS signals to more than one LVDS receiver. For details of one such implementation, see "Multi-Drop LVDS with Virtex-E FPGAs," XAPP231 (Version 1.0) by Jon Brunetti and Brian Von Herzen Sep. 23, 1999, which is 20 incorporated herein by reference.

While the present invention has been described in con-nection with specific embodiments, variations of these embodiments will be obvious to those of ordinary skill in the art. For example, while described in the context of SRAM-based FPGAS, the invention can also be applied to other types of PLDs that employ alternate programming technologies, and some embodiments can be used in nonprogrammable circuits. Moreover, the present invention can be adapted to convert typical dual-voltage logic signals to other types of differential signals, such as those specified in other types of differential signals, such as most spectrate in the Low-Voltage, Pseudo-Emitter-Coupled Logic (LVPECL) standard. Therefore, the spirit and scope of the appended claims should not be limited to the foregoing 35 description.

- What is claimed is: 1. A differential amplifier comprising:
- a. a first differential-amplifier stage having: i. first and second differential input terminals adapted to 40
  - receive a differential input signal; and ii. first and second differential output terminals;
- b. a second differential-amplifier stage having: i. third and fourth differential input terminals adapted to
  - receive the differential input signal; ii. third and fourth differential output terminals con-
  - nected to the first and second differential output terminals; and iii. an amplifier-enable terminal; and
- c. a programmable memory cell capable of maintaining a 50 programmed state and a deprogrammed state, the memory cell having a memory-cell output terminal connected to the amplifier-enable terminal;
- d. wherein the second differential amplifier stage amplifies the input signal when the memory cell is in the 55 programmed state and does not amplify the input signal when the memory cell is in the deprogrammed state.

2. The differential amplifier of claim 1, wherein the memory cell stores a voltage representative of a logic one

when in the programmed state. 60 3. The differential amplifier of claim 1, further comprising

- a predriver having: a. a data input terminal adapted to receive an input data
  - signal; and
  - b. first and second complementary output terminals con- 65 nected to respective ones of the first and second differential input terminals.

### 10

- 4. The differential amplifier of claim 3, wherein the predriver further comprises
  - a. a first tri-state buffer having a first tri-state input terminal connected to the data input terminal;
  - b. a second tri-state buffer having a second tri-state input terminal connected to the data input terminal;
  - c. an inverter having an inverter input terminal connected to the data input terminal and an inverter output ter-minal connected to the first complementary output terminal; and
- d. a non-inverting delay stage having a delay-stage input terminal connected to the data input terminal and a delay-stage output terminal connected to the second complementary output terminal. 5. The differential amplifier of claim 4, wherein the

inverter exhibits a first signal propagation delay and the non-inverting delay stage exhibits a second signal propagation delay substantially equal to the first signal propagation

delay.6. The differential amplifier of claim 1, further comprising a programmable termination load connected between the

7. The differential amplifier of claim 6, wherein the termination load includes a termination-load enable terminal connected to the memory-cell output terminal.

8. The differential amplifier of claim 6, further comprising a second termination load connected between the first and

cond differential output terminals. 9. The differential amplifier of claim 8, wherein the second termination load is programmable.

- 10. An amplifier comprising:
- a. first and second differential input terminals adapted to receive first and second complementary input signals; b. a first high-side differential amplifier having:
  - i. a first high-side differential amplifier input terminal
  - connected to the first differential input terminal; ii. a second high-side differential amplifier input terminal connected to the second differential input terminal; and
- iii. a first high-side differential-amplifier output terminal:
- c. a first low-side differential amplifier having a first low-side differential amplifier input terminal connected to the first differential input terminal and a second low-side differential amplifier input terminal connected to the second differential input terminal;
- d. a delay element having:
  - i. a first delay-element input terminal connected to the first differential input terminal and a first delayelement output terminal, the delay element adapted to provide a delayed version of the first complemen-tary input signal on the first delay-element output terminal; and
  - ii. a second delay-element input terminal connected to the second differential input terminal and a second delay-element output terminal, the delay element adapted to provide a delayed version of the second complementary input signal on the second delayelement output terminal;

e. a second high-side differential amplifier having:

- a third high-side differential amplifier input terminal connected to the first delay-element output terminal; ii. a fourth high-side differential amplifier input termi-
- nal connected to the second delay-element output terminal; and iii. a second high-side differential-amplifier output ter-
- minal connected to the first high-side differentialamplifier output terminal; and

- 11 f. a second low-side differential amplifier having:
- i. a third low-side differential amplifier input terminal connected to the first delay-element output terminal; ii. a fourth low-side differential amplifier input terminal connected to the second delay-element output termi-
- nal; and iii. a second low-side differential-amplifier output terminal connected to the first low-side differential-

amplifier output terminal. 11. The amplifier of claim 10, further comprising a 10 termination load connected between the first high-side and first low-side differential-amplifier output terminals.

12. The amplifier of claim 11, further comprising a programmable memory cell capable of maintaining a programmed state and a deprogrammed state, the memory cell 15 having a memory-cell output terminal connected to the termination load.

13. The amplifier of claim 10, further comprising a second delay element having:

- a. a third delay-element input terminal connected to the 20 first delay-element output terminal of the firstmentioned delay element;
- b. a fourth delay-element input terminal connected to the second delay-element output terminal of the firstmentioned delay element;
- c. a third delay-element output terminal; and
- d. a fourth delay-element output terminal.

14. The amplifier of claim 13, further comprising a third low-side differential amplifier and a third high-side differ-  $_{30}$ ential amplifier, each having a pair of input terminals con-nected to respective ones of the third and forth delayelement output terminals.

15. The amplifier of claim 14, wherein the third low-side differential amplifier includes a third low-side differential- 35 amplifier output terminal connected to the first low-side differential-amplifier output terminal, and wherein the third high-side differential amplifier includes a third high-side differential-amplifier output terminal connected to the first high-side differential-amplifier output terminal. 16. The amplifier of claim 10, wherein the first high-side

differential amplifier comprises:

- an input transistor having a control terminal connected to the first high-side differential-amplifier input terminal, a first input-transistor current-handling termi- 45 the first pin is adjacent the second pin. nal connected to the first high-side differential-22. The programmable logic device amplifier output terminal, and a second input-transistor current-handling terminal; and
- b. a load transistor having a control terminal connected to a bias voltage, a first load-transistor current-handling terminal connected to a power terminal, and a second load-transistor current-handling terminal connected to the second input-transistor current-handling terminal. 17. The amplifier of claim 16, further comprising a

programmable bias generator adapted to provide the bias 55 voltage on a bias-generator output terminal connected to the control terminal of the load transistor.

18. The amplifier of claim 16, wherein the first high-side differential amplifier further comprises:

- a. a second input transistor having a second control terminal connected to the second high-side differentialamplifier input terminal, a first input-transistor current-handling terminal connected to the first high-side differential-amplifier output terminal, and a second input-transistor current-handling terminal; and
- b. a second load transistor having a control terminal connected to a second bias voltage, a first load-transistor current-handling terminal connected to a second power terminal, and a second load-transistor current-handling terminal connected to the second input-transistor current-handling terminal.

19. The amplifier of claim 18, further comprising a programmable bias generator adapted to provide the first-mentioned bias voltage on a first bias-generator output terminal and the second bias voltage on a second biasgenerator output terminal.

- 20. A programmable logic device comprising:
- a. a predriver having: i. a data input terminal adapted to receive an input data signal; and
- ii. complementary first and second predriver output terminals;
- b. first and second input/output pins adapted to convey signals from the programmable logic device;
- c. a first programmable output block including a first differential amplifier, the first differential amplifier having a first differential-amplifier input terminal connected to the first predriver output terminal, a second differential-amplifier input terminal connected to the second predriver output terminal, and a first differential-amplifier output terminal connected to the first input/output pin; and
- d. a second programmable output block including a second differential amplifier, the second differential amplifier having a third differential-amplifier input terminal connected to the first predriver output terminal and a fourth differential-amplifier input terminal connected to the second predriver output terminal, and a second differential-amplifier output terminal connected to the second input/output pin. 21. The programmable logic device of claim 20, wherein

- 22. The programmable logic device of claim 20, further comprising
- a. an enable terminal connected to at least one of the predriver and the first and second programmable output blocks; and
- b. a programmable memory cell connected to the enable terminal.

23. The programmable logic device of claim 20, further comprising a termination load connected between the first and second input/output pins.

\*