Case 2:17-cv-00310 Document 4 Filed 04/13/17 Page 1 of 1 PageID #: 90

AO 120 (Rev. 08/10)

то:	Mail Stop 8
	Director of the U.S. Patent and Trademark Office
	P.O. Box 1450
1	Alexandria, VA 22313-1450

REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Eastern District of Texas, Marshall Division on the following Trademarks or Patents. (the patent action involves 35 U.S.C. § 292.):

DOCKET NO. 2:17-cv-310	DATE FILED 4/13/2017	U.S. DISTRICT COURT Eastern District of Texas, Marshall Division		
PLAINTIFF	· · · · · · · · · · · · · · · · · · ·	DEFENDANT		
Document Security Syst	ems, Inc.	Everlight Electronics Co., Ltd. and Everlight Americas, Inc.		
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK		
1 6,949,771 B2	9/27/2005	Document Security Systems, Inc.		
2 7,524,087 B1	4/28/2009	Document Security Systems, Inc.		
3 7,919,787 B2	4/5/2011	Document Security Systems, Inc.		
4 7,256,486 B2	8/14/2007	Document Security Systems, Inc.		
5				

In the above---entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	
		Answer Cross Bill Dther Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1		
2		
3		
4		
5		

In the above---entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT			
CLERK	(BY) DEPUTY CLERK	DATE	

Copy 1---Upon initiation of action, mail this copy to Director Copy 3---Upon termination of action, mail this copy to Director Copy 2---Upon filing document adding patent(s), mail this copy to Director Copy 4---Case file copy

Case 2:17-cv-00309 Document 4 Filed 04/13/17 Page 1 of 1 PageID #: 111

AO 120 (Rev. 08/10)

TO .	Mail Stop 8
μu.	Director of the U.S. Patent and Trademark Office
	P.O. Box 1450
ł	Alexandria, VA 22313-1450

REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Eastern District of Texas, Marshall Division on the following 24110 0 4 202

Trademarks or	Patents.	(\square the patent action involves 35 U.S.C. § 292.):	

DOCKET NO. 2:17-cv-309	DATE FILED 4/13/2017	U.S. DISTRICT COURT Eastern District of Texas, Marshall Division		
PLAINTIFF		DEFENDANT		
Document Security Syst	ems, Inc.	Cree, Inc.		
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK		
1 6,949,771 B2	9/27/2005	Document Security Systems, Inc.		
2 7,256,486 B2	8/14/2007	Document Security Systems, Inc.		
3 7,279,355 B2	10/9/2007	Document Security Systems, Inc.		
4 7,524,087 B1	4/28/2009	Document Security Systems, Inc.		
5 7,919,787 B2	4/5/2011	Document Security Systems, Inc.		

In the above-entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY			
·		iment 🗌 Answer	Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDI	ER OF PATENT OR	TRADEMARK
1				
2				
3				
4				
5				

In the above-entitled case, the following decision has been rendered or judgement issued:

DECISION/JUDGEMENT		
CLERK	(BY) DEPUTY CLERK	DATE

Copy 1-Upon initiation of action, mail this copy to Director Copy 3-Upon termination of action, mail this copy to Director Copy 2-Upon filing document adding patent(s), mail this copy to Director Copy 4-Case file copy

Case 2:17-cv-00309-JRG Document 4 Filed 04/13/17 Page 1 of 1 PageID #: 111

AO 120 (Rev. 08/10)

TO:	Mail Stop 8
	Director of the U.S. Patent and Trademark Office
	P.O. Box 1450
	Alexandria, VA 22313-1450

REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Eastern District of Texas, Marshall Division on the following

 \Box Trademarks or \blacksquare Patents. (\Box the patent action involves 35 U.S.C. § 292.):

DOCKET NO. 2:17-cv-309	DATE FILED 4/13/2017	U.S. DI	U.S. DISTRICT COURT Eastern District of Texas, Marshall Division	
PLAINTIFF			DEFENDANT	
Document Security Systems, Inc.			Cree, Inc.	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK		
1 6,949,771 B2	9/27/2005	Document Security Systems, Inc.		
2 7,256,486 B2	8/14/2007	Document Security Systems, Inc.		
3 7,279,355 B2	10/9/2007	Document Security Systems, Inc.		
4 7,524,087 B1	4/28/2009	Document Security Systems, Inc.		
5 7,919,787 B2	4/5/2011	Document Security Systems, Inc.		

In the above—entitled case, the following patent(s)/trademark(s) have been included:

DATE INCLUDED	INCLUDED BY				
		dment	Answer	Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDE	R OF PATENT OR 1	TRADEMARK
1					
2					
3					
4					
5					

In the above-entitled case, the following decision has been rendered or judgement issued:

,	6 , 6	
DECISION/JUDGEMENT		
CLERK	(BY) DEPUTY CLERK	DATE

Copy 1—Upon initiation of action, mail this copy to Director Copy 3—Upon termination of action, mail this copy to Director Copy 2—Upon filing document adding patent(s), mail this copy to Director Copy 4—Case file copy

Case 2:17-cv-00310-JRG Document 4 Filed 04/13/17 Page 1 of 1 PageID #: 90

AO 120 (Rev. 08/10) **REPORT ON THE** Mail Stop 8 TO: FILING OR DETERMINATION OF AN **Director of the U.S. Patent and Trademark Office** P.O. Box 1450 **ACTION REGARDING A PATENT OR** Alexandria, VA 22313-1450 **TRADEMARK** In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been Eastern District of Texas, Marshall Division filed in the U.S. District Court on the following ✓ Patents. (□ the patent action involves 35 U.S.C. § 292.): Trademarks or DOCKET NO. DATE FILED U.S. DISTRICT COURT 2:17-cv-310 4/13/2017 Eastern District of Texas, Marshall Division PLAINTIFF DEFENDANT Document Security Systems, Inc. Everlight Electronics Co., Ltd. and Everlight Americas, Inc. PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 1 6,949,771 B2 9/27/2005 Document Security Systems, Inc. 2 7,524,087 B1 4/28/2009 Document Security Systems, Inc. 3 7,919,787 B2 4/5/2011 Document Security Systems, Inc. 4 7,256,486 B2 8/14/2007 Document Security Systems, Inc. 5

In the above—entitled case, the following patent(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY				
	Amen	dment	Answer	Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDE	R OF PATENT OR 7	FRADEMARK
1					
2					
3					
4					
5					

In the above-entitled case, the following decision has been rendered or judgement issued:

·	8 9 8	
DECISION/JUDGEMENT		
CLERK	(BY) DEPUTY CLERK	DATE

Copy 1—Upon initiation of action, mail this copy to Director Copy 3—Upon termination of action, mail this copy to Director Copy 2—Upon filing document adding patent(s), mail this copy to Director Copy 4—Case file copy

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent of:CallInventor: Kong Weng LeeCallSerial No.: 10/608,605ExFiling Date: June 27, 2003ExPatent No.: 7,256,486GallIssue Date: August 14, 2007Title: Packaging Device for Semiconductor Die,
Semiconductor Device Incorporating
Same and Method of Making SameGall

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 Confirmation No.: 2253

Examiner: Crane, Sara W.

Group Art Unit: 2811

NOTIFICATION OF LOSS OF ENTITLEMENT TO SMALL ENTITY STATUS

Notice is hereby given under 37 C.F.R. § 1.27(g)(2) that small entity status is no longer claimed by the applicant for the above-identified patent. Applicant believed Applicant was entitled to small entity status when the previous change to small entity status was made. However, Applicant has now become aware of facts that make Applicant unsure as to whether Applicant is eligible for small entity status. Accordingly, large entity status is now claimed by the Applicant for the above-identified patent.

The practitioner signing below is authorized by the assignee to act in representative capacity under 37 C.F.R. 1.34 for purposes of filing this request only. Should the Office have any questions related to this request, the Office is invited to call the undersigned at (312) 913-3341.

McDonnell Bochnen Hulbert & Berghoff LLP 300 South Wacker Drive Chicago, IL 60606 (312)913-0001

Respectfully submitted,

McDONNELL BOEHNEN HULBERT & BERGHOFF LLP

Date: May 17, 2017

By: <u>/Michael D. Clifford/</u> Michael D. Clifford Reg. No. 60,550

McDonnell Boehnen Hulbert & Berghoff, Ltd. 300 South Wacker Drive, 7th Floor Chicago, IL 60606 (312)913-0001

Electronic Acknowledgement Receipt			
EFS ID:	29240822		
Application Number:	10608605		
International Application Number:			
Confirmation Number:	2253		
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME		
First Named Inventor/Applicant Name:	Kong Weng Lee		
Customer Number:	57299		
Filer:	Michael David Clifford		
Filer Authorized By:			
Attorney Docket Number:	70030259-1		
Receipt Date:	22-MAY-2017		
Filing Date:	27-JUN-2003		
Time Stamp:	19:21:55		
Application Type:	Utility under 35 USC 111(a)		

Payment information:

Submitted with Payment no			no			
File Listin	g:					
Document Number	Document Description		File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Notification of loss of entitlement to small entity status	725	56486_LargeEntityStatus.pdf	75649 14ee2a99856782c79bbe939ea744473268a 25393	no	2
Warnings:						

Information:		
	Total Files Size (in bytes):	75649

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course. New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent of: Inventor: Kong Weng Lee Serial No.: 10/608,605 Filing Date: June 27, 2003 Patent No.: 7,256,486 Issue Date: August 14, 2007 Title: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

Confirmation No.: 2253

Examiner: Crane, Sara W.

Group Art Unit: 2811

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

NOTICE OF CHANGE OF STATUS TO SMALL ENTITY

Notice is hereby given under 37 C.F.R. § 1.27(g)(1) that effective at least as early as November 10, 2016, large entity status is no longer claimed by the assignee of the aboveidentified patent. The assignee asserts small entity status, and is entitled to claim small entity status for the purpose of calculating maintenance fees. To the extent any undiscounted fees were paid after the above-listed date, the assignee or a representative of the assignee will retroactively seek to pay the next maintenance fee at the small entity rate by requesting a refund of overpayment.

The practitioner signing below is authorized by the assignee to act in representative capacity under 37 C.F.R. 1.34 for purposes of filing this request only. Should the Office have any questions, the Office is invited to call the undersigned at (312) 913-3341.

McDonnell Bochnen Hulbert & Berghoff LLP 300 South Wacker Drive Chicago, IL 60606 (312)913-0001

Respectfully submitted,

McDONNELL BOEHNEN HULBERT & BERGHOFF LLP

Date: February 17, 2017

By: <u>/Michael D. Clifford/</u> Michael D. Clifford Reg. No. 60,550

McDonnell Boehnen Hulbert & Berghoff, Ltd. 300 South Wacker Drive, 7th Floor Chicago, IL 60606 (312)913-0001

Electronic Acknowledgement Receipt			
EFS ID:	28396281		
Application Number:	10608605		
International Application Number:			
Confirmation Number:	2253		
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME		
First Named Inventor/Applicant Name:	Kong Weng Lee		
Customer Number:	57299		
Filer:	Michael David Clifford		
Filer Authorized By:			
Attorney Docket Number:	70030259-1		
Receipt Date:	22-FEB-2017		
Filing Date:	27-JUN-2003		
Time Stamp:	19:09:45		
Application Type:	Utility under 35 USC 111(a)		

Payment information:

Submitted with Payment no			no			
File Listin	g:					
Document Number	Document Description		File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Assertion of entitlement to small entity status	725	56486_SmallEntityStatus.pdf	75914 6ab265b9b045c7(e8986ac9d69117298c9d 4ee5b	no	2
Warnings:	•					

Information:			
	Total Files Size (in bytes):	75914	

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application. Small Entity Declaration

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Current Date March 20, 2013

Patent Nos. Please see the attached.

CHANGE OF ENTITY STATUS PURSUANT TO 37 C.F.R. §1.27 (g)(2)

Commissioner for Patents Mail Stop M Correspondence P.O. Box 1450 Alexandria, VA 22313-1450

Sir: 1

This communication hereby asserts that the attached Schedule A patents is

entitled to small entity status.

COMPANY or FIRM NAME AND ADDRESS:

INTELLECTUAL DISCOVERY 135-090 Golden Tower 10F #511 Samscong-ro, Gangnam-gu, Seoul, Korea Respectfully submitted,

Signature Om **Printed Name** CHO MIYOUNG Title Manager <u>OR</u> Reg. # if US Attorney_

PAGE 2/9 * RCVD AT 3/28/2013 2:32:45 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/39 * DNIS:2736500 * CSID:2488160912 * DURATION (mm-ss):02-11

		·	· · · · · · · · · · · · · · · · · · ·	
NO	APPLICATION NUMBER	FILING DATE	PATENT NUMBER	ISSUE DATE
20	10/071987	2002-02-08	6940102	2005-09-06
21	09/783101	2001-02-15	6943666	2005-09-13
22	10/128446	2002-04-23	6949771	2005-09-27
23	10/370435	2003-02-20	6967123	2005-11-22
24	10/374268	2003-02-25	7021807	2006-04-04
25	10/820342	2004-04-07	7066633	2006-06-27
26	10/609160	2003-06-27	7075225	2006-07-11
27	10/617626	2003-07-10	7075233	2006-07-11
28	10/649094	2003-08-26	7102177	2006-09-05
29	11/145140	2005-06-03	7105863	2006-09-12
30	10/798130	2004-03-11	7108413	2006-09-19
31	10/267759	2002-10-09	7112916	2006-09-26
32	11/075242	2005-03-07	7115428	2006-10-03
33	09/924653	2001-08-08	7129638	2006-10-31
34	10/661054	2003-09-12	7145182	2006-12-05
35	10/755047	2004-01-08	7183588	2007-02-27
36	10/833905	2004-04-27	7210817	2007-05-01
37	11/205580	2005-08-15	7230222	2007-06-12
38	10/798477	2004-03-11	7239080	2007-07-03
39	10/608605	2003-06-27	7256486	2007-08-14
40	10/789136	2004-02-27	7261441	2007-08-28

Schedule A - Patents assigned to *Assignee*

PAGE 4/9 * RCVD AT 3/28/2013 2:32:45 PM [Eastern Daylight Time] * SVR:W-PTOFAX-002/39 * DNIS:2736500 * CSID:2488160912 * DURATION (nm-ss):02-11



UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION NO.	ISSUE DATE	PATENT NO.	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/608,605	08/14/2007	7256486	70030259-1	2253	
57299 7	590 07/25/2007				

Kathy Manke Avago Technologies Limited 4380 Ziegler Road Fort Collins, CO 80525

ISSUE NOTIFICATION

The projected patent number and issue date are specified above.

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 0 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Kong Weng Lee, Penang, MALAYSIA; Kee Yean Ng, Penang, MALAYSIA; Yew Cheong Kuan, Penang, MALAYSIA; Gin Ghee Tan, Penang, MALAYSIA; Cheng Why Tan, Penang, MALAYSIA;

IR103 (Rev. 11/05)

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

Sec. 10.	- Z2753 \	10,000	0000	
23 X -	- 879 578 8	ゆだいがっ	<u></u>	

			or <u>Fax</u> (5	71)-273-2885			
INSTRUCTIONS: This I appropriate. All further c indicated unless corrected maintenance foe notificati	form should be used for orrespondence including below or directed othoms.	or transmitting the ISS g the Patent, advance o erwise in Block 1, by (UE FEE and PUBLICA' rders and notification of a) specifying a new com	TON FEE (if requi maintenance fees v sepondence address	ired). Blocks 1 through 5 vill be mailed to the current and/or (b) indicating a se	should be completed where n correspondence address as parate "FEL ADDRESS" for	
CURRENT CORRESPONDED	SUE ADDRESS (Nose Use Hi	tok. I for sny vbrage of address)	No Fe pa ba	Note: A contificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This contificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its near contificate of mailing or presentations.			
57199 AVAGO TECH P.O. BOX 1920 DENVER, CO 80	7590 04704 NOLOGIES, LT 9201-1920	2807 D.	í d Sta ad tra	Cer creby certify that th des Postal Service o bressed to the Mai asmitted to the USP	tificate of Mailing or Tran de Fee(5) Transmittal is bei vith sufficient postage for fi 1 Stop ISSUE FEE addres TO (571) 273-2885, on the	nsmission ng deposited with the United rist class muli in an envelope a above, or being facemile date indicated below.	
			ſ			(Depositors nome)	
				~~~~~~		(Signature)	
						(3566)	
APPLICATION NO.	FILING DATE		FIRST NAMED INVENTO	8	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/608,605			Kong Weng Lee		70030259-1	.2283	
TULE OF INVENTION METHOD OF MAKING	: PACKAGING DEV SAME	ICE FOR SEMICOND	UCTOR DIE, SEMICO	NDUCTOR DEVR	TÉ INCORPORATING \$/	NME AND	
APPLN, TYPE	SMALL ENTITY	ISSUE PRE DUE	PUBLICATION FEE DUE	PREV, PAID ISSU	E PEE TOTAL PEE(S) DU	8 DATE DUE	
nonprovisional	NO	\$1400	\$300	\$0	\$1700	67/05/2007	
EXAMS	VER	ARTUNIT	CLASS-SUBCLASS				
CRANE, S.	ARA W	2811	257-690000	-			
<ul> <li>Change of correspondence address or indication of "Fee Publics" (5)</li> <li>Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.</li> <li>"Fee Address" indication (or "Fee Address" Indication form PTO/SB/47, Rev 03-02 or more recent) attached. Use of a Customer Number is remained.</li> </ul>		nge of Correspondence Indication form ed. Use of a Customer	<ul> <li>(1) the names of up to 3 registered patent automays or agents OR, alternatively.</li> <li>(2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is 3.</li> </ul>				
3 ASSIGNEE NAME AN PLEASE NOTE: Unite recordation as set forth (A) NAME OF ASSIG AVAGO TEC Please cherk the annacurring	D RESIDENCE DATA se in essignee is identi in 37 CPR 3.11. Comp NEE MADOLOGIOS to assignee constance or	TO BE PRINTED ON fied below, no assigned letion of this form is NC ECBU /P categories (will not be p	THE PATENT (print or u data will appear on the off a substitute for filing as (B) RESIDENCE: (CIT (Singapore)) rinted on the patent):	1989) Patent: If an assign assignment. Y and STATE OR C Y & LIA, I individual A C	ec is identified below, the COUNTRY) Sir reportion or other private a	document has been tiled for )JAPOTE mun entrix Decorringent	
4a. The following facts) are submitted:       4         Sector Publication Pee (No small entity discount permitted)       4         Advance Order - # of Copies       4			<ul> <li>b. Payment of Fee(s): (Pit</li> <li>C. A check is enclosed.</li> <li>C. Payment by credit ca</li> <li>C. Payment by credit ca</li> <li>C. Payment by credit to Depayment, to Depayment,</li></ul>	ase first reapply st and, Form PTO-2038 y authorized to chat osit Account Namb	any previously paid issue fe is attached. the required fee(s), any of $3^{2} < 5^{2} < 2^{2} < 5^{2}$	e shown alwee) loficiency, or credit any an extra copy of this form).	
5. Change in Entity State a. Applicant claims NOTE: The Issue Foo and	is (from status indicater SMALL ENTITY sum Publication Fee (if ree	l above) x. See 37 CFR 1.27. irred) will ust be accepte	D b. Applicant is no hi	iger claiming SMA	L1. ENTITY status. See 37 (	CFR 1.27(g)(2).	
interest as shown by the re	cords of the United Sta	ies Patent and Trademar	c Office.		and a monthly in stand of	un antitune of states kindli an	
Authorized Signature	<u></u>			Date	7/05/2007		
Typed or printed name	<u>Scott Ne</u>	txe/		Registration N	io. <u></u>		
This collection of informa an application. Confidenti submitting the completed this form and/or suggestin Box 1450, Alexandria, Vin Alexandria, Vinginis 2231 Under the Paperwork Redu	tion is required by 37 C ality is governed by 35 application form to the as for reducing this but yonia 22313-1450. DO 5-1450. action Act of 1995, no p	FR 1.311. The information U.S.C. 122 and 37 CFR USPTO. Time will var- den, should be sent to ff NOT SEND FEES OR wersons are required to re-	on is required to obtain or 1.14. This collection is e y depending upon the ind se Chief Information Offic COMPLETED FORMS 1 spond to a collection of u	retain a benefit by t stimated to take 12 s vidual case. Any oc or, U.S. Patent and O THIS ADDRESS formation unless it s	he public which is to file (a minutes to complete, includ minents on the amount of Trademark Office, U.S. De S. SEND TO: Commissione displays a valid OMB contro	nd by the USPTO to process) ing gathering, preparing, and finite you require for complete partment of Commerce, P.O. c for Platents, P.O. Box 1450, of number.	

PTOL-85. (Rev. 07/06) Approved for use through 04/30/2007.

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

SEOUL SEMICONDUCTOR CO., LTD.,
and SEOUL SEMICONDUCTOR, INC.
EX. NO. 1002

Electronic Patent Application Fee Transmittal						
Application Number:	10608605					
Filing Date:	27	-Jun-2003				
Title of Invention:		PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME				
First Named Inventor/Applicant Name:	Ko	ong Weng Lee				
Filer:		ott Weitzel/Adrien	ne Barclay			
Attorney Docket Number:	70	030259-1				
Filed as Large Entity						
Utility Filing Fees						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:						
Pages:						
Claims:						
Miscellaneous-Filing:						
Petition:						
Patent-Appeals-and-Interference:						
Post-Allowance-and-Post-Issuance:						
Utility Appl issue fee		1501	1	1400	1400	
Publ. Fee- early, voluntary, or normal		1504	1	300	300	

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Extension-of-Time:					
Miscellaneous:					
	Tota	al in USI	D (\$)	1700	

Electronic Acknowledgement Receipt				
EFS ID:	1940428			
Application Number:	10608605			
International Application Number:				
Confirmation Number:	2253			
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME			
First Named Inventor/Applicant Name:	Kong Weng Lee			
Customer Number:	57299			
Filer:	Scott Weitzel/Adrienne Barclay			
Filer Authorized By:	Scott Weitzel			
Attorney Docket Number:	70030259-1			
Receipt Date:	05-JUL-2007			
Filing Date:	27-JUN-2003			
Time Stamp:	11:54:34			
Application Type:	Utility			

# Payment information:

Submitted with Payment	yes			
Payment was successfully received in RAM	\$1700			
RAM confirmation Number	4850			
Deposit Account	503718			
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:				
Charge any Additional Fees required under 37 C.F.R. Section 1.16 and 1.17				

# File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)
1	Issue Fee Payment (PTO-85B)	lssueFee.pdf	383904	no	1
Warnings:					
Information	:				
2	Fee Worksheet (PTO-06)	fee-info.pdf	8339	no	2
Warnings:					
Information	:				
		Total Files Size (in bytes):	: 3	92243	
This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.           New Applications Under 35 U.S.C. 111           If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.           National Stage of an International Application under 35 U.S.C. 371           If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.           New International Application Filed with the USPTO as a Receiving Office           If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.					



UNITED STATES PATENT AND TRADEMARK OFFICE

1.P

UNITED STATES DEPARTMENT OF COMMERCI United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virginia 22313-1450 www.uspto.gov

# NOTICE OF ALLOWANCE AND FEE(S) DUE

57299 7590 04/04/2007 AVAGO TECHNOLOGIES, LTD. P.O. BOX 1920 DENVER, CO 80201-1920

EXAMINER						
CRANE, SARA W						
ART UNIT	PAPER NUMBER					
2811						

DATE MAILED: 04/04/2007

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
TITLE OF INVENTION:	PACKAGING DEVICE FO	DR SEMICONDUCTOR DIE, SEMICONDUCTOR	DEVICE INCORPORATING S	SAME AND

METHOD OF MAKING SAME

APPLN. TYPE	SMALL ENŤITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	07/05/2007

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

#### HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 3

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

#### PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or <u>Fax</u> (571)-273-2885

INSTRUCTIONS: This for appropriate. All further co- indicated unless corrected maintenance fee notificatio	orm should be used for respondence includin below or directed oth ns.	or transmitting the ISSI or the Patent, advance o erwise in Block 1, by (	UE FEE and PUBLIC orders and notification a) specifying a new c	CATION of main orrespon	FEE (if requir tenance fees wi dence address;	red). Bl ill be m and/or	ocks 1 through 5 sh nailed to the current (b) indicating a sepa	ould be completed where correspondence address as rate "FEE ADDRESS" for
CURRENT CORRESPONDEN	CE ADDRESS (Note: Use Bl	ock I for any change of address)		Note: A Fee(s) T papers. I	certificate of r ransmittal. This Each additional	nailing s certific paper,	can only be used for cate cannot be used for such as an assignmen	r domestic mailings of the or any other accompanying at or formal drawing, must
57299 7	590 04/04/	/2007		nave its	own certificate	or man	ing of transmission.	
AVAGO TECHI P.O. BOX 1920 DENVER, CO 802	NOLOGIES, LT 201-1920	D.		I hereby States Po addresse transmitt	Cert certify that this ostal Service wi d to the Mail ted to the USPT	ificate ( s Fee(s) ith suffi Stop IS O (571)	of Mailing or Transu Transmittal is being cient postage for firs SSUE FEE address ) 273-2885, on the da	nission deposited with the United t class mail in an envelope above, or being facsimile tte indicated below.
								(Depositor's name)
								(Signature)
								(Date)
APPLICATION NO.	FILING DATE	-	FIRST NAMED INVEN	TOR		ATTOR	NEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	• · · · · · · · · · · · · · · · · · · ·	Kong Weng Lee			7	70030259-1	2253
TITLE OF INVENTION: METHOD OF MAKING S	PACKAGING DEV AME	ICE FOR SEMICOND	UCTOR DIE, SEMI		CTOR DEVIC	E INCO	DRPORATING SAM	1E AND
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE D	UE PRI	EV. PAID ISSUE	FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300		\$0		\$1700	07/05/2007
EXAMIN	ER	ART UNIT	CLASS-SUBCLASS	;				
CRANE, SA	IRA W	2811	257-690000					
CFR 1.363). Change of correspon Address form PTO/SB/1 "Fee Address" indica PTO/SB/47; Rev 03-02 Number is required.	dence address of indication dence address (or Char 22) attached. tion (or "Fee Address" or more recent) attach	Inge of Correspondence Indication form ed. Use of a Customer	(1) the names of up to 3 registered patent attorneys or agents OR, alternatively,       1					
<ol> <li>ASSIGNEE NAME ANI PLEASE NOTE: Unless recordation as set forth it (A) NAME OF ASSIGN</li> </ol>	D RESIDENCE DATA s an assignee is identi n 37 CFR 3.11. Comp IEE	TO BE PRINTED ON fied below, no assignee letion of this form is NO	THE PATENT (print o data will appear on th T a substitute for filing (B) RESIDENCE: (C	or type) he patent g an assig CITY and	. If an assigne gnment. STATE OR CO	e is ide DUNTR	ntified below, the do Y)	cument has been filed for
Please check the appropriate	e assignee category or	categories (will not be pr	rinted on the patent) :	🗆 Indi	ividual 🛛 Cor	poratio	n or other private gro	up entity Government
4a. The following fee(s) are	submitted:	41	b. Payment of Fee(s): (	Please fi	rst reapply any	y previo	ously paid issue fee s	hown above)
Issue Fee	small entity discount n	ermitted)	A check is enclos	ed. t card Fo	100-7038	is attacl	hed	
Advance Order - # o	f Copies		The Director is he overpayment, to D	reby auth Deposit A	horized to charg	e the re	quired fee(s), any def	iciency, or credit any extra copy of this form).
5. Change in Entity Status	(from status indicated	above)			·		······································	
a. Applicant claims S	MALL ENTITY statu	s. See 37 CFR 1.27.	b. Applicant is no	longer c	laiming SMAL	L ENTI	TY status. See 37 CF	R 1.27(g)(2).
NOTE: The Issue Fee and F interest as shown by the rec	Publication Fee (if requ ords of the United Stat	ired) will not be accepte es Patent and Trademark	d from anyone other the Office.	han the ap	oplicant; a regis	tered at	torney or agent; or the	e assignee or other party in
Authorized Signature					Date			
Typed or printed name _					Registration No	)		
This collection of informati an application. Confidential submitting the completed a this form and/or suggestion Box 1450, Alexandria, Virg Alexandria, Virginia 22313 Under the Paperpuork Redu	on is required by 37 Cl lity is governed by 35 pplication form to the s for reducing this bur ginia 22313-1450. DO -1450.	FR 1.311. The informatic U.S.C. 122 and 37 CFR USPTO. Time will vary den, should be sent to the NOT SEND FEES OR ( ersons are required to re-	on is required to obtain 1.14. This collection is depending upon the i e Chief Information O COMPLETED FORM spond to a collection o	or retain s estimate ndividua fficer, U. S TO TH f informa	a benefit by the ed to take 12 m I case. Any con S. Patent and T IIS ADDRESS.	e public inutes t ments radema SEND	which is to file (and o complete, including on the amount of tim rk Office, U.S. Depa TO: Commissioner fi a valid OMB control	by the USPTO to process) gathering, preparing, and ie you require to complete trament of Commerce, P.O. or Patents, P.O. Box 1450, number.

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE OMB 0651-0033

	TED STATES PATER	NT AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 222 www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450			
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.			
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253			
57299 75	90 04/04/2007		EXAM	IINER			
AVAGO TECHN	OLOGIES, LTD.		CRANE,	SARA W			
P.O. BOX 1920	•	<u>.</u>	ART UNIT PAPER NUMBEI				
DENVER, CO 802	01-1920		2811 DATE MAILED: 04/04/2007				

# Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

	Application No	Applicant(s)
•		
Notice of Allowability	10/608,605	Art Unit
·····	Sara W. Crane	2811
The MAILING DATE of this communication app All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT F of the Office or upon petition by the applicant. See 37 CFR 1.31	bears on the cover sheet with the c S (OR REMAINS) CLOSED in this ap b) or other appropriate communication RIGHTS. This application is subject t 3 and MPEP 1308.	orrespondence address plication. If not included n will be mailed in due course. THIS o withdrawal from issue at the initiative
1. X This communication is responsive to papers of 29 Januar	<u>y 2007 (RCE filing)</u> .	
2. X The allowed claim(s) is/are <u>22-27</u> .		
<ul> <li>3. Acknowledgment is made of a claim for foreign priority u</li> <li>a) All</li> <li>b) Some*</li> <li>c) None</li> <li>of the:</li> <li>1. Certified copies of the priority documents hav</li> <li>2. Certified copies of the priority documents hav</li> </ul>	under 35 U.S.C. § 119(a)-(d) or (f). re been received. re been received in Application No.	
3. Copies of the certified copies of the priority do	ocuments have been received in this	national stage application from the
International Bureau (PCT Rule 17.2(a)).		
* Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDON THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	of this communication to file a reply MENT of this application.	complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give	nitted. Note the attached EXAMINER ves reason(s) why the oath or declara	S AMENDMENT or NOTICE OF ation is deficient.
5. CORRECTED DRAWINGS ( as "replacement sheets") mu	ist be submitted.	
(a) 🔲 including changes required by the Notice of Draftsper	rson's Patent Drawing Review ( PTO-	-948) attached
1) hereto or 2) to Paper No./Mail Date		
(b) Including changes required by the attached Examiner Paper No./Mail Date	r's Amendment / Comment or in the C	Office action of
Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such in	1.84(c)) should be written on the drawi the header according to 37 CFR 1.121(	ngs in the front (not the back) of (d).
6. DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT	osit of BIOLOGICAL MATERIAL ( FOR THE DEPOSIT OF BIOLOGIC	must be submitted. Note the AL MATERIAL.
Attachment(s)		
<ol> <li>X Notice of References Cited (PTO-892)</li> <li>X Notice of Draftperson's Patent Drawing Review (PTO-948)</li> </ol>	5. 🔲 Notice of Informal F 6. 🛄 Interview Summary	Patent Application (PTO-413),
3 X Information Disclosure Statements (PTO/SR/08)	Paper No./Mail Da	te ment/Comment
Paper No./Mail Date 29 January 2007		
<ol> <li>Examiner's Comment Regarding Requirement for Deposit of Biological Material</li> </ol>	8. 🔲 Examiner's Statem	ent of Reasons for Allowance
-	9. 🛄 Other	
U.S. Patent and Trademark Office	· · · · · · · · · · · · · · · · · · ·	
PTOL-37 (Rev. 08-06)	otice of Allowability	Part of Paper No./Mail Date 20070329

Application/Control Number: 10/608,605 Art Unit: 2811

#### **REASONS FOR ALLOWANCE**

The following is an examiner's statement of reasons for allowance:

The device structure as set forth in the claims is not taught or suggested in the prior art, including more specifically the light emitting diode having metallized bottom surface, mounted on a mounting pad, and having the relationship to the interconnecting element and conductive connecting pad as set forth in claim 1.

The references cited on form PTO 892 are similar in some ways to references already of record, showing LEDs having interconnecting elements extending through the underlying substrate to contact back surface electrodes.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to S. Crane, whose telephone number is (571) 272-1652.

The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Application/Control Number: 10/608,605 Art Unit: 2811 Page 3

Aara W Grame

Sara W. Crane Primary Examiner Art Unit 2811

n PTO-1449	ATTORNEY DOCKET NO.	SERIAL NO.	
	70030259-1	11/608,605	
LIST OF PATENTS AND PUBLICATIONS FOR	APPLICANT		
APPLICANT'S INFORMATION DISCLOSURE STATEMENT	Lee et al.		
	FILING DATE	GROUP	
(Use several sheets if necessary)	June 27, 2003	2811	

EXAMINER INITIAL	* DOCUMENT NUMBER	DATE	. NAME
/SC/	2,907,925	October 6, 1959	Parsons
/SC/	5,440,075	August 8, 1995	Kawakita et al.
/SC/	2002/0179335	December 5, 2002	Curcio et al.
/SC/	2003/0168256	September 11, 2003	Chien
		-	

#### FOREIGN PATENT DOCUMENT

	DOCUMENT NUMBER	DATE	NAME	TRANS YES	

	OTHER REFERENCES (including	ng Author, Title,	Date, Pertinent	Pages, etc.)	
	•				
		······································	mr	•	 
	· · · · · ·				
	 		-		 
EXAMINER	 /Sara Crane/	DATE CO	NSIDERED	03/29/2007	 · .

* Copies of these references are not enclosed Pursuant to 37 CFR 1.98(d). (See accompanying IDS)

Page 1 of 1

Rev 10/03 (PTO 1449)

٠.

		Notice of Reference	s Cited		Application/Control No. 10/608,605	Patent Under		
		Nouce of Melefence	S Oneu		Examiner	Art Unit	Page 1 of 1	
					Sara W. Crane			
		· ·		U.S. P	ATENT DOCUMENTS			
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY		Name	Classification		
*	А	US-2002/0139990	10-2002	Suehire	o et al.		257/99	
*	В	US-5,177,593	01-1993	Abe, M	unezo		257/98	
*	с	US-7,098,593	08-2006	Teng, I	Ming-Ching		313/581	
	D	US-						
	Е	US-						
	F	US-						
	G	US-						

	Country Code-Internet-Kind Code			
А	US-2002/0139990	10-2002	Suehiro et al.	257/99
В	US-5,177,593	01-1993	Abe, Munezo	257/98
С	US-7,098,593	08-2006	Teng, Ming-Ching	313/581
D	US-			
Е	US-			
F	US-			
G	US-			
Н	US-			
I	US-			
J	US-			
к	US-			
L	US-			
М	US-		· · · · ·	¢
			FOREIGN PATENT DOCUMENTS	

#### Document Number Country Code-Number-Kind Code Date MM-YYYY * Country Name Classification Ν 0 Р Q R s т

## NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 20070329

Issue Classification	Application/Control No.	Applicant(s)/Patent under Reexamination	
	10/608,605 Examiner	LEE ET AL.	
	Sara W. Crane	2811	

						15	SSU	EC	LAS	SIF			N						
			OR	IGINAL			<u> </u>					CROS	S REFERE	NCE(S	;)				
	CLA	SS		SUBCLAS	s	CLASS				s	UBCLAS	S (ON	E SUBCLA	SS PE	R BLO	CK)			
	25	7		99		257	6	90	78	4									
11	ITER	NATI	ONA	L CLASSIFICA	TION														
н	0	1	L	29/22	2														
												-							
				· · · · · · · · · · · · · · · · · · ·													····-		
				/			<b> </b>												
															Tota	Claim	ıs Alla	owed:	6
		(As	sista	nt Examiner)	(Date	e)			0										
		(,			(2411				ට ලංකාන	era C	rano	<b>-</b>			(	D.G.		0	.G.
								1	L.	ary ili	ALUTIN	er			Print	Claim(	s)	Prin	t Fig.
	(Le	gal I	nstru	ments Exami	ner) (	Date)	c	(Prir	nary Exa	iminer)		317	19/17			1		4E	.4F
								/ Wh	.00	101	<u> </u>	0/2							
$\mathbb{D}$	₫c	laim	s re	numbered i	in the s	same orde	r as p	resen	ted by	/ appl	icant		CPA		ПТ.	D.			.1.47
_	-	a			a		a		_	a		_	a		_	m		_	a
		igin		ina	igi	ina	igin		ina	igin		ina	igi		ina	igi		ina	igin
1		ŏ		<b>L</b>	ວັ	^{LL}	ō		и.	ō		<u>u</u> .	δ		<u>u</u>	δ		u.	ō
		1	1		31		61			91	1		121			151			181
		ł			32		62			92			122			152			182
		-			33		.63			93			123			153			183
		4			34		64			94	-		124			154			184
		-	4		35		65			95	-		125			155		-	185
			-		30		67			96	-		120			150			180
-	_		-		38		68			97	-		128			158			188
		Ť	-		39		69			99	-		129			159			189
		10			40		70			100	1		130			160			190
		1			41		71			101			131			161			191
		-12			42		72			102	_		132			162			192
		18	_		43		73			103	-		133			163			193
$\vdash$	-+		-		44		/4			104	-		134			164			194
-			-		46		76			105	-	ļ	135			166			195
		1F	-		47		77			107	1		137			167			197
		1 <b>B</b>	1		48		78			108	1		138			168			198
		19			49		79			109	]		139			169			199
		20			50		80			110	1		140			170			200
		<u>211</u>	_		51		81			111	4		141			171			201
┣.	<u>}</u>	22	-		52		82			112	-		142			1/2			202
-	5	23	-		54		84			113	-		143			174			203
	-	25	$\dashv$		55		85			115	+		145			175			204
	5	26	1		56		86			116	1		146			176			206
	6	27	1		57		87			117	1		147			177			207
		28			58		88			118	]		148			178			208
		29	_		59		89			119	_		149			179			209
		30			60		90			120			150			180			210

U.S. Patent and Trademark Office

Part of Paper No. 20070329



U.S. Patent and Trademark Office

Part of Paper No. 20070329

Index of Claims	Appl	icati	on	/Control	No.		App Ree	olica xar	ant(s nina	)/Pa tion	tent	under
	10/6	08,6	05	<u>,                                     </u>			LEE	E E	T AL	••		
	Exan	ninei	r				Art	Uni	t			•
	Sara	Sara W. Crane 2811										
√ Rejected – (Through nume Cancelled	eral)	N		Non-Elec	ted	A		Арр	eal			
= Allowed ÷ Restricted		1		Interfere	nce	0	0	bje	cted			
Claim Date Claim	· D	ate			Claim			C	Date			]
			Τ									
Origiti Origiti					Fine Origir							
			1		101					1		
	+++			+	102	$\left  - \right $						
	+ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$				104							
					105							
			-		107							
9 59 59					100							
					110				_			
			+		112			$\left  \right $		-		-
			_		113							
	┼┼┼		+		114			$\left  \right $		-		
					116					_		
		_	+	+	117			$\left  \right $		-		
19 69					119							
			╉	+	120			$\left  \right $				1
22 72 72			1		122							
			+		123							
			╧		125							j
26 76 77					126							]
					127							•
29 79 79					129							1
	╶┼╼┽╍╌┾		╋	+-+	130	$\left  \right $	+	$\left  - \right $		+		1
32 82	╶┼━┼─┼	_			132		1					1
	+		+	+	133	$\left  \right $		$\left  - \right $				ł
35 85				·	135			⊟				1
		_	+	+	136		_			_		-
					138							1
39 89			_		139							]
			+		140					-		-
42 92			1		142			$\square$		1		]
	┢┟┤		+	+	143	$\left  - \right $		$\left  - \right $				-
45 95					145							1
	┥┥┥	_	-		146	$\left  - \right $		$\left  - \right $	-			-
					147					1		
49 99			F		149			П	1	$\Box$	-	
			1	J	1150							J

U.S. Patent and Trademark Office

Part of Paper No. 20070329

	Туре	L #	Hits	Search Text	DBs
1	BRS	L1	116321	light adj emitting	USPAT
2	BRS	L2	180	1 and (mounting adj pad)	USPAT
3	BRS	L3	0	1 and (mounting adj pad)	US-PGPUB; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
4	BRS	L4	264237	light adj emitting	US-PGPUB; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
5	BRS	L5	120	4 and (mounting adj pad)	US-PGPUB; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
6	BRS	L6	0	("2004/0262738").URPN.	USPAT
7	BRS	Ľ7	571	1 and (metalized near3 surface)	USPAT
8	BRS	L8	360	4 and (metalized near3 surface)	US-PGPUB; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB

3/29/07, EAST Version: 2.1.0.14

AVAGO TECHNOLOGIES, LTD. P.O. Box 1920 Denver, Colorado 80201-1920

ATTORNEY DOCKET NO. 70030259-1

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Lee et al.

Serial	No.:	10/608,605
--------	------	------------

Examiner: Owens, Douglas W.

Filing Date: June 27, 2003

Group Art Unit: 2811

Title: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

#### **REQUEST FOR CONTINUED EXAMINATION (RCE) 37 CFR 1.114**

Subsection (b) of 35 U.S.C. 132, effective on May 29, 2000, provides for continued examination of an utility or plant application filed on or after June 8, 1995 See The American Inventors Protection Act of 1999 (AIPA).

Sir:

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

37 CFR 1.114 is effective on May 20, 2000. If the above application was filed prior to May 29, 2000, applicant may wish to consider filing a continued prosecution application (CPA) under CFR 1.53(d) (PTO/SB/29) instead of a RCE to be eligible for the patent term adjustment provisions of the AIPA. See Changes to Application Examination and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14865 (Mar. 20, 2000), 1233 off. Gaz. Pat. NOTE: Office 47 (Apr.11, 2000), which Established RCE practice.

#### Submission under 37 CFR 1.114

Pre'	viously su	ubmitted:
------	------------	-----------

Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on

- (Any unentered amendment(s) referred to above will be entered).
  - Consider the arguments in the Appeal Brief or Reply Brief previously filed on
  - Other: Information Disclosure Statement

Enclosed:

Amendment/Reply

Affidavit(s)/Declarations(s) ×

Information Disclosure Statement (IDS)

Other:	
--------	--

#### Miscellaneous



Suspension of action is requested under 37 CFR 1.103(c) for a period of months. The fee for this Suspension is (37 CFR 1.17(i)) \$130.00. Other:

Rev 10/04 (RCE)

Page 1 of 2

# CONTINUED EXAMINATION TRANSMITTAL (RCE) (37 CFR 1.114) (continued)

#### ATTORNEY DOCKET NO. 70030259-1

A Petition for Extension of Time

One month	\$120.00
Two months	\$450.00
Three months	\$1020.00
Four months	\$1590.00

The RCE fee under 37 CFR 1.17(e) is required by 37 CFR 1.114 when the RCE is filed.

The Director is hereby autorized to charge any underpayment of fees, or credit any overpayments, to Deposit Account No. 50-3718.

Respectfully submitted, Lee et al.

By /Jay K. Malkin/

Attorney/Agent for Applicant(s)

Reg. No. 31,393

Date: January 29, 2007

Telephone No. (303) 298-9888

I hereby certify that this paper is being electronically transmitted to the Commissioner for Patents on the date shown below.

Date of Transmission: January 29, 2007

Typed Name: Joy Reinhart

Signature: /Joy Reinhart/

Rev 10/04 (RCE)

Page 2 of 2

ATTORNEY DOCKET NO.	SERIAL NO.			
70030259-1	11/608,605			
APPLICANT				
Lee et al.				
FILING DATE	GROUP			
June 27, 2003	2811			
	ATTORNEY DOCKET NO. 70030259-1 APPLICANT Lee et al. FILING DATE June 27, 2003			

#### **REFERENCE DESIGNATION**

**U.S. PATENT DOCUMENTS** 

EXAMINER INITIAL	*	DOCUMENT NUMBER	DATE	NAME
		2,907,925	October 6, 1959	Parsons
		5,440,075	August 8, 1995	Kawakita et al.
		2002/0179335	December 5, 2002	Curcio et al.
		2003/0168256	September 11, 2003	Chien

#### FOREIGN PATENT DOCUMENT

		DOCUMENT NUMBER	DATE	NAME	TRANSL YES	ATION NO

	OTHER REFERENCES (including Author	r, Title, Date, Pertinent Pages, etc.)
EXAMINER	D	ATE CONSIDERED

* Copies of these references are not enclosed Pursuant to 37 CFR 1.98(d). (See accompanying IDS)

Page 1 of 1

Rev 10/83 (PTO 1449)

Electronic Patent Application Fee Transmittal								
Application Number:	Application Number: 10608605							
Filing Date:	27	-Jun-2003						
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHO OF MAKING SAME							
First Named Inventor/Applicant Name: Kong Weng Lee								
Filer:	Jay Kevin Malkin/Joy Reinhart							
Attorney Docket Number:	70030259-1							
Filed as Large Entity								
Utility Filing Fees								
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)			
Basic Filing:								
Pages:								
Claims:								
Miscellaneous-Filing:								
Petition:								
Patent-Appeals-and-Interference:	Patent-Appeals-and-Interference:							
Post-Allowance-and-Post-Issuance:	Post-Allowance-and-Post-Issuance:							
Extension-of-Time:								
Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)				
-----------------------------------	----------	-----------	---------------	-------------------------				
Miscellaneous:								
Request for continued examination	1801	1	790	790				
	Tota	al in USE	<b>) (\$)</b>	790				

Electronic Acl	knowledgement Receipt
EFS ID:	1473907
Application Number:	10608605
International Application Number:	
Confirmation Number:	2253
Title of Invention:	PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME
First Named Inventor/Applicant Name:	Kong Weng Lee
Customer Number:	57299
Filer:	Jay Kevin Malkin/Joy Reinhart
Filer Authorized By:	Jay Kevin Malkin
Attorney Docket Number:	70030259-1
Receipt Date:	29-JAN-2007
Filing Date:	27-JUN-2003
Time Stamp:	17:41:55
Application Type:	Utility

## Payment information:

Submitted with Payment	yes					
Payment was successfully received in RAM	\$790					
RAM confirmation Number	830					
Deposit Account	503718					
The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:						
Charge any Additional Fees required under 37	C.F.R. Section 1.16 and 1.17					

## File Listing:

Document Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.)
1	Request for Continued Examination (RCE)	RCEelectronicfiling.pdf	433589	no	2
Warnings:			I		
This is not a L	JSPTO supplied RCE SB30 form.				
Information					
2	Information Disclosure Statement (IDS) Filed	PTO1449.pdf	4676414	no	1
Warnings:					
Information					
This is not an	USPTO supplied IDS fillable form				
3	Fee Worksheet (PTO-06)	fee-info.pdf	8229	no	2
Warnings:			I		
Information					
		Total Files Size (in bytes)	5	18232	
This Acknow characterize similar to a <u>New Applica</u> If a new app 37 CFR 1.53 shown on th <u>National Sta</u> If a timely st of 35 U.S.C. application in due course <u>New Interna</u> If a new inter components International course, sub Receipt will	wledgement Receipt evidences reced by the applicant, and including Post Card, as described in MPEP ations Under 35 U.S.C. 111 dication is being filed and the app (b)-(d) and MPEP 506), a Filing Re- nis Acknowledgement Receipt will age of an International Application ubmission to enter the national sta 371 and other applicable requirent as a national stage submission un- se. <u>Ational Application Filed with the U</u> ernational application is being filed is for an international filing date (se al Application Number and of the la ject to prescriptions concerning m establish the international filing date	ceipt on the noted date by page counts, where applic 503. lication includes the neces ceipt (37 CFR 1.54) will be establish the filing date of <u>under 35 U.S.C. 371</u> age of an international app nents a Form PCT/DO/EO/E nder 35 U.S.C. 371 will be is <u>ISPTO as a Receiving Offic</u> d and the international app ee PCT Article 11 and MPE nternational Filing Date (Fo lational security, and the da late of the application.	the USPTO of the ir able. It serves as e sary components f issued in due cours the application. lication is compliar 03 indicating accep ssued in addition to the application to stud in addition to ate shown on this A	Idicated do Ividence of or a filing d se and the o otance of the the Filing I e necessary ion of the ill be issued Acknowledg	cuments, receipt ate (see date conditions le Receipt, y d in due gement



If the Highest Number Previously Pair For Its THIS SPACE is less than 3, enter 3'. The "Highest Number Previously Pair For Its THIS SPACE is less than 3, enter 3'. The "Highest Number Previously Pair For Its THIS SPACE is less than 3, enter 3'. This collection of information is required by 37 CFR 1.16. The information is required to obtain or refain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentially is governed by 35 U.S.C. 122 and 37 CFR 1.44. This collection is estimated to take 12 minutes to complete. Including gathering, preparing, and submitting the complete application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sont to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Communes, P.O. Boy 1450, Afexandria, VA 22313-1450, DO HOT SEHD FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completion the form, care 1-600-PTO-9199 and search option 2

## SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

A 19 1

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

## NOTICE OF ALLOWANCE AND FEE(S) DUE

57299 7590 12/04/2006 AVAGO TECHNOLOGIES, LTD. P.O. BOX 1920 DENVER, CO 80201-1920

EXAMINER								
OWENS, I	DOUGLAS W·							
ART UNIT	PAPER NUMBER							
2811								

DATE MAILED: 12/04/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
TITLE OF INVENTION	PACKAGING DEVICE F	OR SEMICONDUCTOR DIE SEMICONDUCTOR I	DEVICE INCORPORATING S	AME AND

METHOD OF MAKING SAME

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	03/05/2007

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

#### HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 3

## PART B - FEE(S) TRANSMITTAL

#### Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450

-	•	-	•	_	~	~~	-		-	-																
A	J	e	X	ar	10	lr	ia	,	1	V	i	r;	zi	n	ia	ł	2	2	3	1	3	-1	4	15	(	)

## or <u>Fax</u> (571)-273-2885

INSTRUCTIONS: This appropriate. All further indicated unless correct maintenance fee notifica	form should be used correspondence includin ed below or directed oth ttions.	for transmitting the IS ng the Patent, advance herwise in Block 1, by	SUE FEE and PUBLICAT corders and notification of 1 (a) specifying a new corre	ION FEE (if required maintenance fees will spondence address; ar	<ul> <li>Blocks 1 through 5 s be mailed to the current ad/or (b) indicating a sep</li> </ul>	should be completed where t correspondence address as arate "FEE ADDRESS" for
CURRENT CORRESPOND	ENCE ADDRESS (Note: Use B	lock 1 for any change of addre	ss) Not Fee pap	e: A certificate of ma (s) Transmittal. This c ers. Each additional p e its own certificate of	iling can only be used for ertificate cannot be used aper, such as an assignme mailing or transmission.	or domestic mailings of the for any other accompanying ent or formal drawing, must
57299	7590 12/04	/2006		Cartifi	cate of Mailing or Tran	mission
AVAGO TECI P.O. BOX 1920 DENVER, CO 8	HNOLOGIES, LT 80201-1920	D.	I he Stat add tran	reby certify that this l tes Postal Service with ressed to the Mail S ismitted to the USPTO	Fee(s) Transmittal is bein sufficient postage for fit top ISSUE FEE address (571) 273-2885, on the	st class mail in an envelope above, or being facsimile late indicated below.
			Г			(Depositor's name)
						(Signature)
						(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	A	TTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003		Kong Weng Lee		70030259-1	2253
TITLE OF INVENTIO METHOD OF MAKING	N: PACKAGING DEV 3 SAME	VICE FOR SEMICON	IDUCTOR DIE, SEMICON	DUCTOR DEVICE	INCORPORATING SA	ME AND
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE F	EE TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700-	03/05/2007
EXAM	IINER	ART UNIT	CLASS-SUBCLASS			
OWENS, DO	OUGLAS W	2811	257-690000	-		
<ol> <li>Change of corresponded CFR 1.363).</li> <li>Change of corresp Address form PTO/SI</li> <li>"Fee Address" ind PTO/SB/47; Rev 03-0</li> <li>Number is required.</li> </ol>	ence address or indicatio ondence address (or Cha 3/122) attached. ication (or "Fee Address 2 or more recent) attach	n of "Fee Address" (37 inge of Correspondence " Indication form ied. Use of a Customer	<ol> <li>For printing on the p</li> <li>For printing on the p</li> <li>the names of up to or agents OR, alternati</li> <li>the name of a single registered attorney or a 2 registered patent attor listed, no name will be</li> </ol>	batent front page, list a registered patent a vely, le firm (having as a m agent) and the names mreys or agents. If no printed.	ttorneys 1 ember a 2 of up to name is 3	
<ol> <li>ASSIGNEE NAME A PLEASE NOTE: Unl recordation as set fort (A) NAME OF ASSIG</li> <li>Please check the appropri</li> </ol>	ND RESIDENCE DAT/ less an assignee is ident h in 37 CFR 3.11. Comp GNEE iate assignee category or	A TO BE PRINTED OI ified below, no assign sletion of this form is N	N THE PATENT (print or type ee data will appear on the p IOT a substitute for filing an (B) RESIDENCE: (CITY printed on the patent) :	pe) atent. If an assignee assignment. and STATE OR COU Individual Corp.	is identified below, the c JNTRY) pration or other private gr	locument has been filed for
4a. The following fee(s) Issue Fee Publication Fee (N Advance Order - #	are submitted: lo small entity discount p # of Copies	permitted)	<ul> <li>4b. Payment of Fee(s): (Plea</li> <li>A check is enclosed.</li> <li>Payment by credit car</li> <li>The Director is hereby overpayment, to Depc</li> </ul>	ase first reapply any p d. Form PTO-2038 is y authorized to charge sit Account Number_	previously paid issue fee attached. the required fee(s), any du (enclose a	shown above) eficiency, or credit any n extra copy of this form).
5. Change in Entity Stat	tus (from status indicated s SMALL ENTITY statu	d above) 1s. See 37 CFR 1.27.	b. Applicant is no lon	ger claiming SMALL	ENTITY status. See 37 C	FR 1.27(g)(2).
NOTE: The Issue Fee and interest as shown by the r	d Publication Fee (if requeered a state of the United State of the	uired) will not be accepted tes Patent and Tradema	oted from anyone other than t ark Office.	he applicant; a registe	red attorney or agent; or t	he assignee or other party in
- Authorized Signature				Date		
Turned or printed party		•				
This collection of inform an application. Confident submitting the completed this form and/or suggesti Box 1450, Alexandria, V	ation is required by 37 C tiality is governed by 35 1 application form to the ons for reducing this but irginia 22313-1450. DC	FR 1.311. The informa U.S.C. 122 and 37 CF USPTO. Time will va rden, should be sent to NOT SEND FEES OI	tion is required to obtain or r R 1.14. This collection is est ry depending upon the indiv the Chief Information Office R COMPLETED FORMS TO	retain a benefit by the timated to take 12 min vidual case. Any comm er, U.S. Patent and Tra D THIS ADDRESS. S	public which is to file (an utes to complete, includin nents on the amount of ti demark Office, U.S. Dep END TO: Commissioner	d by the USPTO to process) ng gathering, preparing, and me you require to complete artment of Commerce, P.O. for Patents, P.O. Box 1450,
Alexandria, Virginia 223 Under the Paperwork Rec	13-1450. duction Act of 1995, no j	persons are required to	respond to a collection of inf	ormation unless it disp	plays a valid OMB contro	number.

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

OMB 0651-0033 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

	ITED STATES PATEN	T AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERCE Frademark Office OR PATENTS 13-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
57299 7	590 12/04/2006		EXAM	INER
AVAGO TECHI	NOLOGIES, LTD.	•	OWENS, DO	DUGLAS W
P.O. BOX 1920	, ,		ART UNIT	PAPER NUMBER
DENVER, CO 802	201-1920		2811 DATE MAILED: 12/04/200	6

## Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

Page 3 of 3

App		
	lication No.	Applicant(s)
10/6	08,605	LEE ET AL.
Notice of Allowability Exar	miner	Art Unit
Doug	glas W. Owens	2811
The MAILING DATE of this communication appears of All claims being allowable, PROSECUTION ON THE MERITS IS (OR R herewith (or previously mailed), a Notice of Allowance (PTOL-85) or oth NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS of the Office or upon petition by the applicant. See 37 CFR 1.313 and N	n the cover sheet with REMAINS) CLOSED in the appropriate communi 5. This application is sub MPEP 1308.	the correspondence address iis application. If not included cation will be mailed in due course. THIS ject to withdrawal from issue at the initia
1. X This communication is responsive to <u>the amendment filed on Aug</u>	<u>gust 8, 2006</u> .	
2. 🛛 The allowed claim(s) is/are <u>22-27</u> .		
<ul> <li>Acknowledgment is made of a claim for foreign priority under 35</li> <li>a) All</li> <li>All</li> <li>b) Some* c) None of the:</li> </ul>	5 U.S.C. § 119(a)-(d) or (	(ŋ
1. 🔲 Certified copies of the priority documents have been	received.	
2. Certified copies of the priority documents have been	received in Application I	No
3. Copies of the certified copies of the priority document	nts have been received in	n this national stage application from the
International Bureau (PCT Rule 17.2(a)).	·	
Certified copies not received:		
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this noted below. Failure to timely comply will result in ABANDONMENT of THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	communication to file a of this application.	reply complying with the requirements
4. A SUBSTITUTE OATH OR DECLARATION must be submitted. N INFORMAL PATENT APPLICATION (PTO-152) which gives reas	Note the attached EXAM son(s) why the oath or de	INER'S AMENDMENT or NOTICE OF eclaration is deficient.
5. CORRECTED DRAWINGS ( as "replacement sheets") must be set	ubmitted.	· · · · · · · · · · · · · · · · · · ·
(a) including changes required by the Notice of Draftsperson's P	Patent Drawing Review (	PTO-948) attached
(b) including changes required by the attached Examiner's Ame	ndment / Comment or in	the Office action of
Paper No./Mail Date	should be written on the	drawings in the front (not the back) of
each sheet. Replacement sheet(s) should be labeled as such in the hea	der according to 37 CFR	1.121(d).
<ol> <li>DEPOSIT OF and/or INFORMATION about the deposit of attached Examiner's comment regarding REQUIREMENT FOR T</li> </ol>	BIOLOGICAL MATER	IAL must be submitted. Note the DGICAL MATERIAL.
Attachment/s)		
1. I Notice of References Cited (PTO-892)	5. 🗌 Notice of Infor	mal Patent Application (PTO-152)
2. 🗌 Notice of Draftperson's Patent Drawing Review (PTO-948)	6. 🗌 Interview Sum	mary (PTO-413),
3. ☑ Information Disclosure Statements (PTO-1449 or PTO/SB/08), Paper No./Mail Date 11/07/06	Paper No./Ma 7. 🗌 Examiner's An	nendment/Comment
A.      Examiner's Comment Regarding Requirement for Deposit     of Biological Material	8. 🔲 Examiner's St	atement of Reasons for Allowance
	9. 🗌 Other Norg	la K. Owen
		DOUGLAS W. OWENS PRIMARY EXAMINER
U.S. Patent and Trademark Office PTOL-37 (Rev. 7-05) Notice of	f Allowability	Part of Paper No./Mail Date 2006

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

.

00-07-2005	16:03 303	297 2266		с. С	303 297 3	2266	P.0
Form PTO-14	49		ATTO	DRNEY DOCKET NO.	SERIAL NO	D.	
LIST OF	PATENTS AND PUBLIC	ATIONS FOR	APPI	LICANT	000,0	.00	
APPLIC	ANT'S INFORMATION D STATEMENT	ISCLOSURE	Lee	setal.		_	
	SA Ravaral shaste H saa	(vrezza	FILIN	IG DATE	GROUP		
DEFEDENC	CE DESIGNATION	· · · · · · · · · · · · · · · · · · ·	A DATENT DOCIMENTS		1 22.00		
	CE DESIGNATION	0.5		NT GOOGMENTS	AAAE		
INITIAL	NUMBER	DATE					
DWO	5,006,673	April 9, 1991		Freyman et al.			
DWO	5,298,687	March 29, 199	\$	Rapoport et al.			
DWO	5,670,797	September 23,	1997	Okazaki	_		
DWO	6,362,525	March 26, 200	2	Rahim	<u></u>		
DWO	6,383,835	May 7, 2002		Hata et al.			
DWO	6,707,247	March 16, 2004	1	Murano	·		
DWO	6,828,510	December 7. 2	004	Asai et el.			
					· ·		
l			~~ <u>.</u>				
•		FOREIGN PATEN		UMENT			
	DOCUMENT NUMBER	DATE		NAME		TRANSI	ATIO
-							[
						<u> </u>	
		••••		· · · · · · · · · · · · · · · · · · ·		1	
				· · · · · · · · · · · · · · · · · · ·		<u> </u>	
							L
· · · · · · · · · · · · · · · · · · ·	OTHER REFERENCE	ES (including Auth	or, Title	e, Data, Pertinent Pages, e	tc.)	l	l
		ES (including Auth	or, Title	e, Data, Pertinent Pages, e	tc.)		l
		ES (including Auth	or, Title	e, Date, Pertinont Pages, e	tc.)		J
		ES (including Auth	or, Titli	e, Date, Pertinent Pages, e	tc.)		L
		ES (including Auth	or, Titli	e, Date, Pertinont Pages, e	tc.)		L
· · ·		ES (including Auth	or, Titli	e, Date, Pertinont Pages, e	tc.)	·	L
		ES (including Auth	or, Titli	e, Date, Pertinent Pages, e	tc.)		
		ES (including Auth	or, Titli	e, Date, Pertinont Pages, e	tc.)	· · · · · · · · · · · · · · · · · · ·	
EXAMINER		SES (including Auth	or, Title	e, Date, Pertinent Pages, e	tc.)		
EXAMINER	OTHER REFERENC	ns/	or, Title	e, Date, Pertinont Pages, e ONSIDERED 11/24/200	tc.)		
EXAMINER blas of these re	OTHER REFERENCE	DES (including Auth	or, Title DATE C	e, Date, Pertinent Pages, e ONSIDERED 11/24/20( 18(d). (See accompanying	tc.) ) 6 IDS)	Page	

BEST AVAILABLE COPY

# BEST AVAILABLE COPY

. . .

SEOUL SEMICONDUCTOR CO., LTD.,
and SEOUL SEMICONDUCTOR, INC.
EX. NO. 1002

• •

46 of 265

BEST AVAILABLE COPY BEST AVAILABLE COPY

Form PTO-14	49 PATENTS AND PUBLICA	TIONS FOR	. ATT 70 APP	ORNEY DOCKET NO. 030259-1 LICANT	SERIAL N 10/608	IO. .605	
APPLIC	CANT'S INFORMATION DI STATEMENT	SCLOSURE	Le FILII	e et al. NG DATE	GROUP		,
(L	lse several sheets if noco	ssary)	Ju	ne 27, 2003	2253		
REFEREN	CE DESIGNATION	U.S	S. PATE	INT DOCUMENTS			
EXAMINER	DOCUMENT NUMBER	DATE	<b></b>		NAME		
DWO	2003/0017645 A1	January 23, 21	003	Kabayashi et al.			
DWO	2003/0020126 A1	January 30, 2	003	Sakamoto et al.			
DWO	2003/0040138 A1	Feburary 27, 2	2003	Kobayashi et al.			
				· · · · · · · · · · · · · · · · · · ·			
	······································						
		_			-		
<b>.</b>	···· •	FOREIGN PATE	NT DO	CUMENT			
	DOCUMENT NUMBER	DATE		NAME	·	TRANSL	ATION
			_				
	OTHER REFERENC	ES (including Aut	hor, Titl	e, Date, Pertinent Pages,	atc.}		
	· · · · · · · · · · · · · · · · · · ·				<u> </u>		
		·					
	· ·						
EXAMINER	/DougIas W Owens	з/	DATE (	CONSIDERED 11/24/	2006		
EXAMINER iles of these r	/Douglas W Owens	3/ Ind Pursuant to 37	DATE ( CFR 1.	CONSIDERED 11/24/ 98(d). (See accompanyin	2006 9 (DS)	Paga	2 01 2

lr	ndex of C	Claims Application/Control No. Applicant(s)/Pater				iaer R	eexamination					
				Examiner Owens, Doug	las W			Art Unit 2811				
		] [	<u> </u>		· · · · · · · · · · · · · · · · · · ·			· · · · · · · · · · · · · · · · · · ·				
✓	Rejected	-		Cancelled		N	N	on-Elect	ed		Α	Appeal
=	Allowed	÷	F	Restricted		I	In	terferen	ce		0	Objected
Clain	ns renumbered	l in the sam	e order as	presented by	applicant			ПСРА			T.D.	<b>[]</b> R.1.47
			anna di kana kani kata ka			DAT	ΓE					
Final	Original	8/21/06	11/24/06		T	T		I	l		<u> </u>	
- 110	1	-										
	2		-								+	
	3	•	-								1	
	4	-	-									
	5	-	-									
	6	-	-	•								
	7	-	-									
	8	-	-									
	9	· -	-			[						
	10	-	-		·						ļ	
	11	-	-									
	12	-	-									
	13	-	-									
	14	-	-	-								
	15	-	-									
	17			_								
	18		<u> </u>	·								
	19	-										
	20	-	-								<u> </u>	
	21	-	-									
	22	=	=					· · · · ·			1	
	23	=	=					·				
	24	=	=									
	25	=	=									
	26	=	=									
	27	=	=								ļ	
			l					L				

U.S. Patent and Trademark Office

	Application/Control No. 10608605		Applicant(s)/Pat	ent under Reexamina	ition .
	Owens, Douglas W		2811		
ORIC	GINAL	INTE		CLASSIFICATIO	N
CLASS	SUBCLASS	CLAIM	ED	NON-CL	AIMED
257	690		23 / 48		
CROSS REF	ERENCE(S)				
CLASS SUBCLASS (	ONE SUBCLASS PER BLOCK)	]			
257 784 689		-			
NONE		$\hat{D}$		Total Claims	s Allowed:
(Assistant Examiner) (Da	te) Kngler K.	Uniers		6	3
(Legal Instruments Examiner) (Da	Douglas W. Owens	11/24/2006 (Date)		O.G. Print Claim(s) 22	O.G. Print Figure 4E.4F
			<u> </u>		
Patent and Trademark Office			Part of	Paper No. 20061124	

,

Search Notes	Application/Control No.	Applicant(s)/Patent Under Reexamination	
	10608605	LEE ET AL.	
	Examiner	Art Unit	
	Owens, Douglas W	2811	

Notes	Date	Examiner
Update Search	08/21/2006	DWO
Update Search	11/24/2006	DWO
U.S. Patent and Trademark Office		Part of Paper No.: 20061124

e

Interference Searched	Application/Control No.	Applicant(s)/Patent Under Reexamination
	10608605	LEE ET AL.
	Examiner	Art Unit
	Owens, Douglas W	2811

Class	SubClass	Date		Examiner
257	690,784,689	08/21/2006	DWO	
Interference text search	Pg-Pub	08/21/2006	DWO	
Update Interferecne Search	<b>1</b>	11/24/2006	DWO	
U.S. Patent and Trademark Off	ice		Part of Paper No.:	20061124

•

.

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	20	("20030017645" "20030020126" "20 030040138" "5006673" "5298687" " 5670797" "6362525" "6383835" "67 07247" "6828510").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 14:54
L2	336	257/690,784,700,689,774,783,707, 718,719,706,717.ccls. and @pd>"20060821"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 15:05
L3	0	((die chip) same (mounting adj pad) and LED).clm. and @pd>"20060821"	US-PGPUB	OR	ON	2006/11/24 15:11
L4	67	257/706,717,720.ccls. and @pd>"20060821"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 15:11
L5	2	(die chip) same (mounting adj pad) and LED and @pd>"20060821"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/24 15:14
L6	• 0	H01I adj 31/0224	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/24 15:15
S1	2	("5986885").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 14:54
S2	2	("6084295").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/08/08 10:25
53	312	die same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:26
S4	985	(die chip) same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/31 12:59

11/24/06 3:15:46 PM

,

C:\Documents and Settings\DOwens\My Documents\EAST\Workspaces\10608605.wsp

Page 1

## **EAST Search History**

S5	372	(die chip) same (mounting adj pad) same substrate	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:27
S6	6	(("5986885") or ("6084295") or ("6620720")).PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 12:01
S7	2226	(die chip IC) same (mount\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
. 58	7479	(die chip IC) same (bond\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
S9	2123	(die chip IC) same (bond\$3 with pad) same interconnect\$3 same (hole via)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:38
S10	2	("6191477").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 14:38
S11	7	("5506755"   "5640048"   "5646826"   "5721454"   "5808873"   "5923084"   "6097089").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 14:57
S12	13	("3568000"   "3582865"   "3739469"   "4535385"   "4739448"   "4866841"   "5010641"   "5102829"   "5264729"   "5291062"   "5355283"   "5397917"   "5468999").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 15:00
S13	2	("4739448"   "4855537").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 15:02
S14	3226	(die chip) near3 pad near3 (metal copper cu)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/30 16:38

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

.

## **EAST Search History**

S15	1720	(die chip) near2 pad near2 (metal copper cu)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/30 16:39
S16	2	("5640048").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/03/31 12:55
S17	85	(die chip) same (mounting adj pad) and LED	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/24 15:12
S18	3146	257/690,784,700,689,774,783,707, 718,719,706,717,720.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:41
S19	3087	257/690,784,700,689,774,783,707, 718,719,706,717.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 15:05
S20	3031	257/690,784,700,689,774,783,707, 718,719,706.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:42
S21	2730	257/690,784,700,689,774,783,707, 718,719.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 13:12
S22	651	257/706,717,720.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/11/24 15:11
S23	6	((die chip) same (mounting adj pad) and LED).clm.	US-PGPUB	OR	ON	2006/11/24 15:11

 $\mathcal{O}$ 



303 297 2266

NOV-07-2006 16:02 P.O. Box 1920 Denver, Colorado 80201-1920

RECEIVED **CENTRAL FAX CENTER** 

NOV 0 7 2006

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Lee et al.

Examiner: Owens, Douglas W

Filing Date: June 27, 2003

Group Art Unit: 2253

Title: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

**COMMISSIONER FOR PATENTS** P.O. Box 1450 Alexandria VA 22313-1450

#### **REQUEST FOR CONTINUED EXAMINATION (RCE) 37 CFR 1.114**

Subsection (b) of 35 U.S.C. 132, effective on May 29, 2000, provides for continued examination of an utility or plant application filed on or efter June 8, 1995. See The American Inventors Protection Act of 1999 (AIPA).

Sir:

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

37 CFR 1.114 is effective on May 20, 2000. If the above application was field prior to May 29, 2000, applicant may wish to consider filling a continued prosecution application (CPA) under CFR 1.63(d) (PTO/SB/29) instead of a RCE to be eligible for the patent term adjustment provisions of the AIPA. See Changes to Application Examination and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14865 (Mar. 20, 2000), 1233 off. Gaz. Pat. Office 47 (Apr.11, 2000), which Established RCE practice. NOTE:

#### Submission under 37 CFR 1.114

Previously submitted:

- Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on (Any unentered amendment(s) referred to above will be entered).
- Other: Information Disclosure Statement

#### Enclosed:

- Amendment/Reply
  - Affidavit(s)/Declarations(s)
- Information Disclosure Statement (IDS) x
- Contract Other: PTO Form 1449

#### Miscellaneous

Suspension of action is requested under 37 CFR 1.103(c) for a period of The fee for this Suspension is (37 CFR 1.17(i)) \$130.00. Other:

months.

PAGE 1/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

# BEST AVAILABLE COPY

NOU-07-2006 16:02 303 297 2266 (KCE) (37 CFK 1.114) (continued) 303 297 2266 P.02

## RECEIVED CENTRAL FAX CENTER

RCE filing fee \$790.00

Ē

## NOV 0 7 2006

A Petition for Extension of Time

]	One month	\$120.00
]	Two months	\$450.00
]	Three months	\$1020.00
]	Four months	\$1590.00

Please charge to Deposit Account **50-3718** the sum of \$790.00 . At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **50-3718** pursuant to 37 CFR 1.25.

A duplicate copy of this transmittal letter is enclosed.

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450.

Date of Deposit:

OR

I hereby certify that this paper is being facsimile transmitted to the Commissioner for Patents on the date shown below.

Date of Facsimile: 11/7/06

Typed Name: Joy Reinhag

Signature:

Bunhart

Respectfully submitted,

Lee et al.

By **Aalkin** Jav

Attomey/Agent for Applicant(s)

Reg. No. 31,393

11/7/06 Date:

Telephone No. (303) 298-9888

PAGE 2/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

## BEST AVAILABLE COPY

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

**;**;;

303 297 2266

NOV-07-2006 16:03 Denver, Colorado 80201-1920

## NOV 0 7 2006

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

inventor(s): Lee et al.

Serial No.: 10/608,605

Examiner: Owens, Douglas W

Filing Date: June 27, 2003

Group Art Unit: 2253

Title: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

**COMMISSIONER FOR PATENTS** P.O. Box 1450 Alexandria VA 22313-1450

#### **REQUEST FOR CONTINUED EXAMINATION (RCE) 37 CFR 1.114**

Subsection (b) of 35 U.S.C. 132, effective on May 29, 2000, provides for continued exemination of an utility or plant application filed on or after June 8, 1995.

See The American Inventors Protection Act of 1999 (AIPA).

Sir:

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

37 CFR 1.114 is effective on May 20, 2000. If the above application was filed prior to May 29, 2000, applicant may wish to consider filing a continued prosecution application (CPA) under CFR 1.53(d) (PTO/SB/29) instead of a RCE to be eligible for the patent term adjustment provisions of the AIPA. See Changes to Application Examination and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14865 (Mar. 20, 2000), 1233 off. Gaz. Pat. NOTE: Office 47 (Apr.11, 2000), which Established RCE predice.

#### Submission under 37 CFR 1.114

#### Previously submitted:

Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on (Any unantered amendment(s) referred to above will be entered).

- Consider the arguments in the Appeal Brief or Reply Brief previously filed on
- Other: Information Disclosure Statement

### Enclosed:

×

- Amendment/Reply
  - Affidavit(s)/Declarations(s)
  - Information Disclosure Statement (IDS)
- × Other: PTO Form 1449

#### **Miscellaneous**

Suspension of action is requested under 37 CFR 1.103(c) for a period of The fee for this Suspension is (37 CFR 1.17(i)) \$130.00. Other:

PAGE 3/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

# **BEST AVAILABLE COPY**

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

months.

NOU-07-2006 16:03 303 297 2266

303 297 2266 P.04

RECEIVED CENTRAL FAX CENTER

## NOV 0 7 2006

RCE filing fee \$790.00

A Petition	for Extension of	Time
	One month	\$120.00
	Two months	\$450.00
	Three months	\$1020.00
	Four months	\$1590.00
	A Petition	A Petition for Extension of One month Two months Three months Four months

Please charge to Deposit Account **50-3718** the sum of **\$790.00** . At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **50-3718** pursuant to 37 CFR 1.25.

A duplicate copy of this transmittal letter is enclosed.

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mall in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450.

Date of Deposit:

OR

I hereby certify that this paper is being facsimile transmitted to the Commissioner for Patents on the date shown below.

Junhait

Date of Facsimile: 11/7/06

Typed Name: Joy Reinhart

Signature:

Respectfully submitted,

Lee et al.

By Malkin Jav/ Attorney/Agent for Applicant(s)

Reg. No. 31,393

Date: 11/7/06

Telephone No. (303) 298-9888

PAGE 4/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

BEST AVAILABLE COPY

303 297 2266

NOU-07-2006 16:03 P.U. Box 1920 Deriver, Colorado 80201-1920

RECEIVED

## CENTRAL FAX CENTER

## NOV 0 7 2006

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Lee et al.

Serial No.: 10/608,605

Examiner: Owens, Douglas W

Filing Date: June 27, 2003

Group Art Unit: 2253

Title: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

#### INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is submitted:

- (a) X Under 37 CFR 1.97(b). (Within three months of filing national application; or date of entry of national application; or before mailing date of first Office action on the ments; whichever occurs tast).
- (b) Under 37 CFR 1.97(c) together with *either* a:
   Statement under CFR 1.97(e), or
   \$180.00 fee under 37 CFR 1.17(p).
   (After the CFR 1.97(b) time period, but before a final action or notice of allowance, whichever occurs first).
- (c) Under 37 CFR 1.97(d) together with: a Statement under 37 CFR 1.97(e), and \$180.00 fee as set forth in 37 CFR 1.17(p).
   (After a final action or notice of allowance, whichever occurs first, but before payment of the issue fee).

STATEMENT UNDER 37 CFR 1.97(e)

The undersigned certifies that:

Each Item of information contained in the Information Disclosure Statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the statement, or

No item of information contained in the Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the undersigned after making reasonable inquiry, was known to any individual designated in 37 CFR § 1.56(c) more than three months prior to the filing of the Information Disclosure Statement.

### PRIOR APPLICATIONS

References identified with an asterisk (*) in the enclosed PTO Form 1449, were disclosed in prior Patent Application No. , filed , now U.S. Patent No. , and, as such, copies thereof are not included pursuant to the provisions of 37 CFR 1.98(d).

#### FOREIGN LANGUAGE DOCUMENTS

A concise explanation of the relevance of foreign language patents, foreign language publications and other foreign language information listed on PTO form 1449, as presently understood by the individual(s) designated in 37 CFR 1.56(c) most knowledgeable about the content is given on the attached sheet, or where a foreign language patent is cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action which indicates the degree of relevance found by the foreign office is listed on form PTO 1449 and is enclosed herewith.

PAGE 5/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

## BEST AVAILABLE COPY

303 297 2266

#### FEE AUTHORIZATION

Please charge to Deposit Account 50-3718 the sum of \$0.00 At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account 50-3718 pursuant to 37 CFR 1.25.

I hereby certify that this correspondence is being deposited with the United States Postal Service as:

First Class Mall

"Express Mail Post office to Addressee" service under 37 CFR 1.10.

Express Mai Label No.

Date of Deposit:

In an envelope addressed to: Commissioner for Petents, P.O. Box 1450, Alexandria VA 22313-1450.

#### OR

I hereby certify that this paper is being facsimile transmitted to the Patent and Trademark Office on the date shown below.

Date of Facsimile: 11/7/06

Typed Name: Joy Reinhard

untat Signature:

Respectfully submitted,

Lee et al. By

ay K. Malkin Atterney/Agent for Applicant(s)

Reg. No. 31,393

11/7/06 Date:

Telephone No. (303) 298-9888

PAGE 6/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

## BEST AVAILABLE COPY

100-07-2006	5 16:03 303	3 297 2266			303 297 226	56 F	·.0
Form PTQ-1	449		ATTC 700	DRNEY DOCKET NO. 030259-1	SERIAL NO. 11/608,605	i <u> </u>	
LIST	OF PATENTS AND PUBLIC	ATIONS FOR	APPI	LICANT			
APPL	ICANT'S INFORMATION D STATEMENT	ISCLOSURE	Lee	e et al.			
			FILIN	IG DATE	GROUP		
	(Use several sheets if nec	essary)	Ju	ne 27, 2003	2253		
REFERE	NCE DESIGNATION	.U.S	. PATE	NT DOCUMENTS			
EXAMINER INITIAL	* DOCUMENT NUMBER	DATE			NAME		
	5,006,673	April 9, 1991		Freyman et al.			
	5,298,687	March 29, 199	4	Rapoport et al.			
	5,670,797	September 23	, 1997	Okazaki			
	6,362,525	March 26, 200	2	Rahim			
	6,383,835	May 7, 2002		Hata et al.			
	6,707,247	March 16, 200	4	Murano			
	6,828,510	December 7, 2	2004	Asai et øl.			
		FOREIGN PATE	NT DOC	UMENT			
	DOCUMENT NUMBER	DATE		NAME	. V	TRANSLAT TES N	10 0
	*****						
<u> </u>							

|--|--|--|--|

PAGE 7/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

# BEST AVAILABLE COPY

Page 1 of 2

NDV-07-2006 16:04 303 297 2266		303 297 2266	P.08
Form PTO-1449	ATTORNEY DOCKET NO. 70030259-1	SERIAL NO. 10/608,605	
LIST OF PATENTS AND PUBLICATIONS FOR	APPLICANT		
APPLICANT'S INFORMATION DISCLOSURE STATEMENT	Lee et al.		
+ · · · · · · · · · · · · · · · · · · ·	FILING DATE	GROUP	
(Use several sheets if necessary)	June 27, 2003	2253	

**REFERENCE DESIGNATION** 

. . .

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	*	DOCUMENT NUMBER	DATE	NAME
		2003/0017645 A1	January 23, 2003	Kabayashi et al.
		2003/0020126 A1	January 30, 2003	Sakamoto et al.
		2003/0040138 A1	Feburary 27, 2003	Kobayashi et al.

### FOREIGN PATENT DOCUMENT

DOCUMENT NUMBER	DATE	NAME	TRANSLATION YES NO

······	OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)					
		· · · · · · · · · · · · · · · · · · ·				
EXAMINER						

* Copies of these references are not enclosed Pursuant to 37 CFR 1.98(d). (See accompanying IDS)

Page 2 of 2

PAGE 8/8 * RCVD AT 11/7/2006 5:44:27 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/1 * DNIS:2738300 * CSID:303 297 2266 * DURATION (mm-ss):02-30

# BEST AVAILABLE COPY

Document code: WFEE

# United States Patent and Trademark Office Sales Receipt for Accounting Date: 11/15/2006

CMOLLISH SALE #00000001 Mailroom Dt: 11/07/2006 503718 10608605 01 FC : 1801 790.00 DA



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

## NOTICE OF ALLOWANCE AND FEE(S) DUE

57299 7590 08/25/2006 AVAGO TECHNOLOGIES, LTD. P.O. BOX 1920 DENVER, CO 80201-1920

EXA	MINER
OWENS,	DOUGLAS W
ART UNIT	PAPER NUMBER
2811	

DATE MAILED: 08/25/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253

TITLE OF INVENTION: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	11/27/2006

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS</u> <u>STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW DUE.

## HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status above is to be removed, check box 5b on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 3

PTOL-85 (Rev. 07/06) Approved for use through 04/30/2007.

### PART B - FEE(S) TRANSMITTAL

# Complete and send this form, together with applicable fee(s), to: <u>Mail</u> Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 . . ......

			or <u>Fax</u> (57	exandria, Virginia 2 1)-273-2885	2313-1450	
INSTRUCTIONS: Thi appropriate. All furthe indicated unless correc maintenance fee notific	is form should be used it r correspondence includin ted below or directed of ations.	for transmitting the ISS og the Patent, advance o herwise in Block 1, by (	UE FEE and PUBLICAT orders and notification of a a) specifying a new corre	ION FEE (if required). I maintenance fees will be spondence address; and/or	Blocks 1 through 5 sl mailed to the current r (b) indicating a sepa	nould be completed where correspondence address as rate "FEE ADDRESS" for
CURRENT CORRESPON	DENCE ADDRESS (Note: Use B	lock   for any change of address)	Not Fee pap hav	e: A certificate of mailing (s) Transmittal. This certif ers. Each additional paper e its own certificate of mai	g can only be used fo ficate cannot be used fo , such as an assignmenting or transmission.	r domestic mailings of the or any other accompanying at or formal drawing, must
57299	7590 08/25	5/2006		ContiGoote	of Mailing or Trans	minolon
AVAGO TEC P.O. BOX 1920 DENVER, CO	CHNOLOGIES, LT ) 80201-1920	D.	I he Sta add tran	reby certify that this Fee( tes Postal Service with suf ressed to the Mail Stop smitted to the USPTO (57	s) Transmittal is being ficient postage for firs ISSUE FEE address 1) 273-2885, on the da	deposited with the United t class mail in an envelope above, or being facsimile ate indicated below.
						(Depositor's name)
						(Signature)
						(Date)
APPLICATION NO.	FILING DATE	T	FIRST NAMED INVENTOR	ΑΤΤΟ	RNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003		Kong Weng Lee		70030259-1	2253
METHOD OF MAKIN	G SAME					
APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1400	\$300	\$0	\$1700	11/27/2006
EXA	MINER	ART UNIT	CLASS-SUBCLASS	]		
OWENS, D	OUGLAS W	2811	257-690000	-		
Change of correspond	dence address or indicatio	n of "Fee Address" (37	2. For printing on the p	atent front page, list	1	
Change of corres Address form PTO/S	(1) the names of up to 3 registered patent attorneys     or agents OR, alternatively,     Address form PTO/SB/122) attached.					
"Fee Address" in PTO/SB/47; Rev 03- Number is required	"Fee Address" indication (or "Fee Address" Indication form O/SB/47; Rev 03-02 or more recent) attached. Use of a Customer umber is required. "Eee Address" indication (or "Fee Address" Indication form C/SB/47; Rev 03-02 or more recent) attached. Use of a Customer listed, no name will be printed. "Content of a single firm (having as a member a registered attorneys or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. "Content of a single firm (having as a member a "Content of a single firm (having as a member a registered attorneys or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.					
3. ASSIGNEE NAME	AND RESIDENCE DATA	TO BE PRINTED ON	THE PATENT (print or ty	pe)		
PLEASE NOTE: Un recordation as set for	nless an assignee is ident th in 37 CFR 3.11. Com	ified below, no assignee pletion of this form is NO	data will appear on the p T a substitute for filing an	atent. If an assignee is id assignment.	lentified below, the do	ocument has been filed for
(A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY)						
Please check the approp	niate assignee category or	categories (will not be n	rinted on the natent) ·	Individual 🗍 Corporati	on or other private gro	
a. The following fee(s)	are submitted:	41	b. Payment of Fee(s): (Plea	ise first reapply any prev	iously paid issue fee s	nown above)
Publication Fee (	No small entity discount r	permitted)	Payment by credit car	d. Form PTO-2038 is atta	ched.	
Advance Order -	# of Copies		The Director is hereby	authorized to charge the r	required fee(s), any def	ficiency, or credit any extra cony of this form)
5. Change in Entity Sta	atus (from status indicated	above)	overpayment, to Dept		(спотозе аг	
a. Applicant clain	ns SMALL ENTITY statu	is. See 37 CFR 1.27.	b. Applicant is no lon	ger claiming SMALL ENT	TITY status. See 37 CF	R 1.27(g)(2).
NOTE: The Issue Fee an interest as shown by the	nd Publication Fee (if requ records of the United Sta	uired) will not be accepte tes Patent and Trademark	d from anyone other than t Office.	he applicant; a registered a	attorney or agent; or th	e assignee or other party in

Authorized Signature Typed or printed name

Registration No.

Date

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

OMB 0651-0033 U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

	ted States Patent A	AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and 7 Address: COMMISSIONER FI P. O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	IMENT OF COMMERCE Trademark Office OR PATENTS 13-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
57299 7590 08/25/2006			EXAM	INER
AVAGO TECHN	OLOGIES, LTD.		OWENS, DO	OUGLAS W
P.O. BOX 1920			ART UNIT	PAPER NUMBER
DENVER, CO 802	01-1920		2811 DATE MAILED: 08/25/200	6

## Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

		NY I			
	Application No.	Applicant(s)			
	10/608,605	LEE ET AL.			
Notice of Allowability	Examiner	Art Unit			
	Douglas W. Owens	2811			
The MAILING DATE of this communication ap All claims being allowable, PROSECUTION ON THE MERITS I herewith (or previously mailed), a Notice of Allowance (PTOL-8 NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT of the Office or upon petition by the applicant. See 37 CFR 1.3	pears on the cover sheet wit S (OR REMAINS) CLOSED in 5) or other appropriate commu RIGHTS. This application is so 13 and MPEP 1308.	h the correspondence address this application. If not included nication will be mailed in due course. THIS ubject to withdrawal from issue at the initiative			
1. This communication is responsive to <u>the amendment file</u>	<u>d on August 8, 2006</u> .				
2. $\square$ The allowed claim(s) is/are <u>22-27</u> .					
<ul> <li>3. Acknowledgment is made of a claim for foreign priority</li> <li>a) All</li> <li>b) Some*</li> <li>c) None of the:</li> <li>1. Certified copies of the priority documents ha</li> <li>Certified copies of the priority documents ha</li> </ul>	under 35 U.S.C. § 119(a)-(d) o ve been received.	r (f).			
3 Copies of the certified copies of the priority of the priori	focuments have been received	in this national stage application from the			
International Bureau (PCT Rule 17.2(a)).					
* Certified copies not received:					
Applicant has THREE MONTHS FROM THE "MAILING DATE noted below. Failure to timely comply will result in ABANDON THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	E" of this communication to file IMENT of this application.	a reply complying with the requirements			
4. A SUBSTITUTE OATH OR DECLARATION must be sub INFORMAL PATENT APPLICATION (PTO-152) which g	mitted. Note the attached EXA ives reason(s) why the oath or	MINER'S AMENDMENT or NOTICE OF declaration is deficient.			
5. CORRECTED DRAWINGS ( as "replacement sheets") must be submitted.					
(a) 🗋 including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached					
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date	·				
(b) including changes required by the attached Examine Paper No./Mail Date	er's Amendment / Comment or	in the Office action of			
Identifying indicia such as the application number (see 37 CFR each sheet. Replacement sheet(s) should be labeled as such ir	t 1.84(c)) should be written on th n the header according to 37 CFI	e drawings in the front (not the back) of R 1.121(d).			
6. DEPOSIT OF and/or INFORMATION about the dep attached Examiner's comment regarding REQUIREMEN	DOSIT OF BIOLOGICAL MATE T FOR THE DEPOSIT OF BIO	RIAL must be submitted. Note the LOGICAL MATERIAL.			
Attachment(s)	5 🗔 Notice of Inf	ormal Patent Application (PTO-152)			
2. Notice of Draftperson's Patent Drawing Review (PTO-948	6. 🗌 Interview Su	mmary (PTO-413),			
3. Information Disclosure Statements (PTO-1449 or PTO/SE	Paper No.// 8/08), 7. 🔀 Examiner's /	Mail Date Amendment/Comment			
Paper No./Mail Date	t 8. 🗆 Examiner's S	Statement of Reasons for Allowance			
of Biological Material	9. 🗌 Other	,			
		Douglas W Owens Primary Examiner Art Unit: 2811			
U.S. Patent and Trademark Office	Notice of Allowshillby	Dart of Daner No /Mail Data 20060021			
	notice of Anowability	Fan of Faper No./Wall Date 20060821			

Application/Control Number: 10/608,605 Art Unit: 2811

## **DETAILED ACTION**

## **EXAMINER'S AMENDMENT**

1. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

The application has been amended as follows:

In paragraph [0001] of the specification, delete "10/xxx,xxx" and insert -- 10/608,606--.

## Allowable Subject Matter

2. Claims 22 – 27 are allowed.

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Douglas W. Owens whose telephone number is 571-272-1662. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

## Application/Control Number: 10/608,605 Art Unit: 2811

ţ

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Douglos F. One

Douglas W Owens Primary Examiner Art Unit 2811

DWO 21 August 2006

Issue Classification	Application/Control No. 10608605 Examiner Owens, Douglas W	Application/Control No.Applic10608605LEE EExaminerArt UnOwens, Douglas W2811		Patent under Reexamination	
ORIG	INAL	INTE	RNATIONAL	CLASSIFICATIO	)N
CLASS	SUBCLASS	CLAIM	ED	NON-CL	AIMED
257	690	H 0 1 L	23 / 48		
CROSS REF	ERENCE(S)				
CLASS SUBCLASS (C	NE SUBCLASS PER BLOCK)				
257 784 689					
NONE (Assistant Examiner) (Date	e) Drugler K. On	~~~		Total Claims	s Allowed:
Uppenda Rollmon 8(23) (Legial Instruments Examiner) (Date	Douglas W. Owens (Primary Examiner)	8/21/06 (Date)		O.G. Print Claim(s) 22	O.G. Print Figure 4E,4F
J.S. Patent and Trademark Office			Part of	Paper No. 20060821	

.

.

Search Notes	Application/Control No. 10608605	Applicant(s)/Patent Under Reexamination LEE ET AL.	
	Examiner Owens, Douglas W	Art Unit 2811	

Notes	Date	Examiner
Update Search	8/21/06	DWO
U.S. Patent and Trademark Office		Part of Paper No.: 20060821

•

Interference Searched	Application/Control No. 10608605	Applicant(s)/Patent Under Reexamination LEE ET AL.
	Examiner Owens, Douglas W	Art Unit 2811

Class	SubClass	Date		Examiner												
257	690,784,689	8/21/06	DWO													
Interference text search		8/21/06	DWO	·····												
U.S. Patent and Trademark Office		Δ	Part of Paper No.:	20060821												
Index of Claims					Application/Control No. 10608605					Applicant(s)/Patent under Reexamination LEE ET AL.						
-----------------	----------------	---------	----------------	----------	-------------------------------------	-------------------	----------	---	-----	-------------------------------------------------------	------------------	----------	---------------	----------	-------	------
					<b>Exar</b> Owe	niner ns, Doug	glas W				Art Unit 2811					
✓	Rejected		-		Can	celled			N	N	on-Elect	ed		A App		peal
=	Allowed		÷ Restricted I						In	iterferen	ce		0	Obj	ected	
Clair	ns renumbered	order a	s pres	ented by	y applica	ant					<b>T</b> .D.		<b>R</b> .1.4			
0									DAT	Έ						
Final	Original	8/21/0	6 1				T	T			1			<u> </u>		
	1	-	-+				-							+		
	2	_	-+									<u> </u>		1		
·····	3	-	-+				1	+						1		
	4	•	-+				-									
-	5	-					_									
	6	-														
	7	-														
	8	•														-
	9	*														
-	10	_					ļ					ļ		<u> </u>		
	11											ļ		ļ		
	12	-					ļ					L		<u> </u>		
	13	-														
	14	-														
·	15	-	+													
	17	-												┼	-,	
	18													-		
<del>***</del>	19					•								╂		
·	- 20	_					-							+		
	21	-	-+											+		
	22	=												1		
·	23	=														
	24	=					-									
	25	=					1									
	26	=														
	27	=														
							<u> </u>				I	<u>l</u>		<u> </u>		
	nd Trademark (	Office									Pa	t of D				

U.S. Patent and Trademark Office

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES UEPARTMENT OF COMMERCE United States Patent and Tredemark Office Admin Official States For Patentys Robbits (regime 22)12-1410

# *BIBDATASHEET* Bib Data Sheet

### **CONFIRMATION NO. 2253**

SERIAL NUMBER 10/608,605	FILING DATE 06/27/2003 RULE	CLASS 257	GROUP ART U 2811		ATTORNEY DOCKET NO. 70030259-1				
APPLICANTS									
Kong Weng Lee, Pe	nang, MALAYSIA;								
Kee Yean Ng, Penar Yew Cheong Kuan, F Cheng Why Tan, Pe	g, MALAYSIA; Penang, MALAYSIA;Gin ( nang, MALAYSIA;	Ghee Tan, Penang, MAI	LAYSIA;						
** CONTINUING DAT	A ***************************								
** FOREIGN APPLIC	** FOREIGN APPLICATIONS ************************************								
IF REQUIRED, FORE ** 09/17/2003	IGN FILING LICENSE G	RANTED		2420#33#82440#85#67#67#67#67#6					
Foreign Priority claimed 35 USC 119 (e-d) condition		Alignatice STATE OR	SHEETS	TOTAL	INDEPENDENT				
Verified and C Acknowledged E	xaminer's Signature Ir	COUNTRY MALAYSIA	DRAWING 8	CLAIMS 20	CLAIMS 2				
ADDRESS AGILENT TECHNOLOGIES, INC. Legal Department, DL429 Intellectual Property Administration P.O. Box 7599 Loveland, CO 80537-0599									
TITLE Packaging device for semiconductor die, semiconductor device incorporating same and method of making same									
				<b>9</b> 8					
FILING FEE	S: Authority has been giv	en in Paper	1.16 F	ees (Filing) ees (Proces	ssing Ext. of				
RECEIVED No.	for following:		1.18 F	ees ( Issue )					
750			O Other						

1 of 2

8/15/04 3:43 PM

# **EAST Search History**

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	3146	257/690,784,700,689,774,783,707, 718,719,706,717,720.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:41
L2	3087	257/690,784,700,689,774,783,707, 718,719,706,717.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:42
L3	3031	257/690,784,700,689,774,783,707, 718,719,706.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:42
L4	2730	257/690,784,700,689,774,783,707, 718,719.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 13:12
L5	651	257/706,717,720.ccls. and @pd>"20040415"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 13:12
L6	6	((die chip) same (mounting adj pad) and LED).clm.	US-PGPUB	OR	ON	2006/08/21 13:17
S1	2	("5986885").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/08/21 12:40
S2	2	("6084295").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/08/08 10:25
S3	312	die same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:26
54	985	(die chip) same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/31 12:59

8/21/06 1:18:09 PM C:\Documents and Settings\DOwens\My Documents\EAST\Workspaces\10608605.wsp Page 1

# **EAST Search History**

S5	372	(die chip) same (mounting adj pad) same substrate	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:27
S6	6	(("5986885") or ("6084295") or ("6620720")).PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 12:01
S7	2226	(die chip IC) same (mount\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
S8	7479	(die chip IC) same (bond\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
S9	2123	(die chip IC) same (bond\$3 with pad) same interconnect\$3 same (hole via)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:38
S10	2	("6191477").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 14:38
S11	7	("5506755"   "5640048"   "5646826"   "5721454"   "5808873"   "5923084"   "6097089").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 14:57
S12	13	("3568000"   "3582865"   "3739469"   "4535385"   "4739448"   "4866841"   "5010641"   "5102829"   "5264729"   "5291062"   "5355283"   "5397917"   "5468999").PN.	US-PGPUB; USPAT; USOCR	OR	OFF -	2005/09/22 15:00
S13	2	("4739448"   "4855537").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 15:02
S14	3226	(die chip) near3 pad near3 (metal copper cu)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/30 16:38

# **EAST Search History**

S15	1720	(die chip) near2 pad near2 (metal copper cu)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/03/30 16:39
S16	2	("5640048").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/03/31 12:55
S17	85	(die chip) same (mounting adj pad) and LED	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/08/21 13:16

ØŁg

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

PATEN	T APPLICATIO Substi	N FEE DET	ERMINATIO	N RECORD	:		ation or Docket N	
APPI	ICATION AS FIL (Cotumn 1)	ED – PART I	Dolumn 2)	SMALLI	ENTITY	OR	OTHEI SMALL	R THAN
FOR	NUMBER FILED	NUM	BER EXTRA	RATE (\$)	FEE (\$)	<u>]</u>	RATE (S)	FE
BASIC FEE (37 CFR 1.16(a), (b), or (c))	· · ·			· .		1		1
SEARCH FEE (37 CFR; 1.16(k), ((), or (m))	· · · ·				· .	1.	· . ·	1 .
EXAMINATION FEE (37 CFR 1.16(0), (p), or (q))		·				1	-	
TOTAL CLAIMS.	minus			x . =			x =	<u> </u>
INDEPENDENT CLAIMS	minus	s =		x · =			x =	†
	If the specification	and drawings	exceed 100	<u> </u>		1 ·	<u>^</u>	<u> </u>
APPLICATION SIZE FEE (37 CFR 1.16(s))	sheets of paper, to is \$250 (\$125 for additional 50 sheet	he application small entity) fo ets or fraction t	size fee due r each hereof. See	× .				
	35 U.S.C. 41(a)(1	)(G) and 3/ C	-R 1.16(6).	'				
MULTIPLE DEPENDENT C	LAIM PRESENT (370	XR 1.16())	لينج		· · · ·	1		
* If the difference in column	1 is less than zero, er	iter "0" in column	12.	TOTAL		1	TOTAL	
208/04 10	lumn 1)	(Column 2)	(Cólumn 3)	SMALL E	NTITY	.OR	OTHER SMALL	THAN
RE AME	MAINING NFTER INDMENT	NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE (\$)	ADDI- TIONAL FEE (\$)		RATE (\$)	ADD TION FEE
(1) 10tal (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	Minus	21		×25.00=	·	OR	×50.00=	
Z (37 CFR 1.16(h))	. Minus	<u> </u>	=.⊘	×100,00=	·	OR	×200.00=	<u>.</u>
Application Size Fee (	37 CFR 1.16(s))						· · · · · · · · · · · · · · · · · · ·	-+
FIRST PRESENTATION	OF MULTIPLE DEPENDE	NT OLAIM (37 C	FR 1.16())			OR		-
1	• • • •	·	· .	ADD'L FEE		OR	ADD'L FEE	<u></u>
. (Co	umn 1)	(Column 2)	(Column 3)			÷	•	
	LAIMS MAINING FTER NDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT	RATE (\$)	ADDI- TIONAL FEE (\$)		RATE (\$)	ADD TION
∐ Total * ≥ (37 OFR 1.16())	Minus	**	.= .	x =		OR .	x =	
dindependent •	Minus	***	=	x =		OR	x =	
Application Size Fee (	37 OFR 1.16(s))	·····						
FIRST PRESENTATION	OF MULTIPLE DEPENDE	NT OLAIM (37 CH	-R 1.16(j))		:	OR	••••••	
······································	· ·	• .		TOTAL	·	OR -		

Inter Highest Number Previously Paid For: (Total or independent) is the highest number found in the appropriate box in column 1. This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS: SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

÷



## HE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of:

Kong Weng Lee

Serial No.: 10/608,605

Filed: 6/27/2003

Confirmation No.: 2253

Group Art Unit: 2811

Examiner: Owens, Douglas W

Docket No. 70030259-1

For: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

### AMENDMENT AND RESPONSE TO ADVISORY ACTION

Mail Stop – RCE Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

Applicants respectfully request entry of the following amendments and remarks contained herein in response to the outstanding Advisory Action mailed June 23, 2006. Applicants respectfully submit that the amendment and remarks contained herein place the instant application in condition for allowance. A Request for Continued Examination under 37 U.S.C. §1.114, together with a one-month extension of time, is being filed concurrently with this response to the Advisory Action. Consequently, Applicants respectfully submit that the final Office Action mailed April 6, 2006 is effectively made non-final.

#### **AUTHORIZATION TO DEBIT ACCOUNT**

It is not believed that extensions of time or fees for net addition of claims are required, beyond those that may otherwise be provided for in documents accompanying this paper. However, in the event that additional extensions of time are necessary to allow consideration of this paper, such extensions are hereby petitioned under 37 C.F.R. § 1.136(a), and any fees required therefor (including fees for net addition of claims) are hereby authorized to be charged to Avago deposit account no. 50-3718.

1

#### AMENDMENTS TO THE CLAIMS

Please amend the present application as follows:

#### <u>Claims</u>

1-21. (Canceled)

22. (Currently amended) <u>A semiconductor device, comprising:</u>

a substantially planar substrate having opposed major surfaces;

an electrically conductive mounting pad located on one of the major surfaces of the substrate;

The semiconductor device of claim 21 wherein the semiconductor die comprises a light emitting diode (LED) having a metallized bottom major surface that is mounted on the electrically conductive mounting pad, and the metallized bottom major surface comprises comprising one of an anode and a cathode of the LED;

a first electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a first electrically conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the first electrically conductive connecting pad.

23. (Currently amended) The semiconductor device of claim 21 22, further comprising:
an electrically conductive bonding pad located on the one of the major
surfaces of the substrate;

a bonding wire extending between a metallized top major surface of the semiconductor die LED and the electrically conductive bonding pad;

a second electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a second electrically conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the second connecting pad.

24. (Currently amended) The semiconductor device of claim 23 wherein the semiconductor die comprises a light emitting diode (LED), the metallized top major surface comprises a first electrode of the LED and the metallized bottom major surface comprises a second electrode of the LED.

25. (Currently amended) The semiconductor device of claim 21 22 wherein the first electrically conductive interconnecting element is selected to withstand an operating temperature when the semiconductor die <u>LED</u> is mounted on the electrically conductive mounting pad and to provide a low-resistance electrical connection between the mounting pad and the first electrically conductive connecting pad.

26. (Previously presented) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises tungsten.

27. (Previously presented) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises a slug of electrically conductive material, the slug having a diameter selected to press-fit the slug into a through hole located in the substrate between the mounting pad and the first electrically conductive connecting pad.

#### **REMARKS**

This is a response to the Advisory action mailed June 23, 2006. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

#### **Present Status of Patent Application**

The Advisory action mailed June 23, 2006 indicates that the claim amendments submitted earlier by Applicants have not been entered. Consequently, Applicants are hereby re-submitting the amended claims and additionally canceling previously submitted amended claim 5.

Upon entry of the amendments in this response, claims 22-27 remain pending in the present application. More specifically, claims 22-25 have been currently amended with no introduction of new matter; and claims 1-21 have been canceled. Applicants have canceled these claims merely to reduce the number of disputed issues and to facilitate early allowance and issuance of other claims in the present application. Applicants reserve the right to pursue the subject matter of these claims in a continuing application, if Applicants so choose, and do not intend to dedicate the canceled subject matter to the public. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

#### A. <u>Allowable Subject Matter</u>

#### **Examiner's Statement**

Examiner has indicated in the final Office action dated April 6, 2006 that claims 22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### **Response to Examiner's Statement**

Applicants wish to place on record their gratitude for Examiner's indication that claims 22 and 24 would be allowable if rewritten in independent form. Applicants have currently rewritten claim 22 in independent form including all of the limitations of base claim 21 from which it depended directly. Consequently, Applicants respectfully request allowance of rewritten claim 22.

Claim 24 has been rewritten to depend indirectly on claim 22. Because claim 22 is currently allowable, dependent claim 24 is also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988). Consequently, Applicants respectfully request allowance of rewritten claim 24.

#### B. Claim Objections

### Statement of the Objection

Claim 1 is objected to because of the following informalities: in line 16 of the claim "substrate" should be replaced with --substrate--. Appropriate correction is required.

#### **Response to the Objection**

Claim 1 has been currently canceled. Hence, Applicants respectfully assert that the objection has been rendered moot.

## C. Claim Rejections under 35 U.S.C. §102(b)

## Statement of the Rejection

Claims 1, 2 and 4 are rejected under 35 U.S.C. §102(b) as being anticipated by US Patent No. 5,640,048 to Selna.

#### **Response to the Rejection**

Claims 1, 2 and 4 have been canceled without prejudice, waiver or disclaimer. Consequently, Applicants respectfully assert that the rejection of these claims has been rendered moot.

#### D. <u>Claim Rejections under 35 U.S.C. §103(a)</u>

#### Statement of the Rejection

Claims 5 and 11-21, 23, 25-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Selna.

#### **Response to the Rejection**

#### Claims 5 and 11-21

Claims 5 and 11-21 have been currently canceled with no prejudice, waiver or disclaimer. Consequently, Applicants respectfully assert that the rejection of claims 5 and 11-21 has been rendered moot.

#### Claims 23, 25-27

Because claim 22 is allowable, claims 23 and 25-27 that depend directly or indirectly on claim 22 are also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988).

Applicants respectfully request withdrawal of the rejection, followed by allowance of Claim 23 and 25-27.

# Prior Art Made of Record

The prior art made of record has been considered, but is not believed to affect the patentability of the presently pending claims.

## **CONCLUSION**

In light of the foregoing amendments and for at least the reasons set forth above, Applicant respectfully submits that all objections and/or rejections have been traversed, rendered moot, and/or accommodated, and that claims 22-27 are in condition for allowance. Favorable reconsideration and allowance of the present application and all pending claims are hereby courteously requested. If, in the opinion of the Examiner, a telephonic conference would expedite the examination of this matter, the Examiner is invited to call the undersigned representative at (404) 610-5689.

Respectfully submitted,

P. S. Dara Reg. No. 52,793

P. S. Dara 7115 Threadstone Overlook Duluth, GA 30097 (404)-610-5689

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA, 22313-1450, on <u>August 4, 2006</u>

۱.

Signature Name: P. S. Dara

> SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

ATTORNEY DOCKET NO. 70030259-1

AVAGO TECHNO	LOGIES, LTD.
P.O. Box 1920	
Denver Colorado	80201-1920
/OIPE	

AUG 0 8 700

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Kong Weng Lee et al.

Serial No.: 10/608,605

Filing Date: June 27, 2003

Examiner: Owens, Douglas W

Group Art Unit: 2811

Title: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

#### **REQUEST FOR CONTINUED EXAMINATION (RCE) 37 CFR 1.114**

Subsection (b) of 35 U.S.C. 132, effective on May 29, 2000, provides for continued examination of an utility or plant application filed on or after June 8, 1995. See The American Inventors Protection Act of 1999 (AIPA).

Sir:

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

NOTE: 37 CFR 1.114 is effective on May 20, 2000. If the above application was filed prior to May 29, 2000, applicant may wish to consider filing a continued prosecution application (CPA) under CFR 1.53(d) (PTO/SB/29) instead of a RCE to be eligible for the patent term adjustment provisions of the AIPA. See Changes to Application Examination and Provisional Application Practice, Interim Rule, 65 Fed. Reg. 14865 (Mar. 20, 2000), 1233 off. Gaz. Pat. Office 47 (Apr.11, 2000), which Established RCE practice.

#### Submission under 37 CFR 1.114

Previou	Isly	subn	nitteo	j:																			
	Cor	nside	r the	ame	endn	ner	nt(s	;)/re	ply	unc	lei	3	7 C	FR	1.1	116	iρ	rev	ious	sly '	file	d c	'n
_	(Any	unente	red an	nendm	ent(s)	refe	erried	to al	bove	e will t	e e	ente	red).	_		_	÷			•			

_	(Any unentered amendment(s) referred to above will be entered).
٦	Consider the arguments in the Appeal Brief or Reply Brief previously filed on
٦	Other:

### Enclosed:

Amendment/Reply

- Affidavit(s)/Declarations(s)
- Information Disclosure Statement (IDS)
- ] Other:

#### **Miscellaneous**

 Suspension of action is requested under 37 CFR 1.103(c) for a period of The fee for this Suspension is (37 CFR 1.17(i)) \$130.00.
Other:

08/09/2006 RFEKADU1 00000004 503718 10608605

02 FC:1801

790.00 DA

months.

### CONTINUED EXAMINATION TRANSMITTAL (RCE) (37 CFR 1.114) (continued)

### ATTORNEY DOCKET NO. 70030259-1

RCE filing fee \$790.00

Ш	A	Petition	for	Extension	of	Time
---	---	----------	-----	-----------	----	------

One month	\$120.00
Two months	\$450.00
Three months	\$1020.00
Four months	\$1590.00

Please charge to Deposit Account **50-3718** the sum of \$790.00 At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **50-3718** pursuant to 37 CFR 1.25.

A duplicate copy of this transmittal letter is enclosed.

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450.

Date of Deposit: 8/4/2006

OR

□ I hereby certify that this paper is being facsimile transmitted to the Commissioner for Patents on the date shown below.

Date of Facsimile:

Typed Name: P. S. Dara

Signature:	アン	
0		
	F	•

Respectfully submitted,

Kong Weng Lee et al.

Bv

P. S. Dara . Attorney/Agent for Applicant(s)

Reg. No. 52,793

Date: 8/4/2006

Telephone No. (404) 610-5689

Rev 10/04 (RCE)

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

AVAGO TECHN Denser, Solorac	IOLOGIES, INC. lo 80201-1920		AT	TORNEY D	OCKET N	O. 700302	59-1 TC
UG 0 8 2006	IN THE U	NITED STATES	PATENT AND TH		OFFICE		
Inventor(s):	Kong Weng Lee et	al.					
Serial No.:	10/608,605		I	Examiner:	Owens, [	Douglas W	
Filing Date:	June 27, 2003		(	Group Art l	Jnit: 281 [,]	1	
Title: Packa and N	iging Device for Sem lethod of Making Sar	iconductor Die ne	, Semiconductor	Device Inc	orporatin	g Same	
COMMISSIO P.O. Box 14 Alexandria	NER FOR PATENTS 50 VA 22313-1450						
Sir:	TRA	NSMITTAL LETT	ER FOR RESPONS	E/AMENDM	ENT		
Transmitted I	nerewith is/are the follo	owing in the abo	ve-identified applie	cation:			
🗶 Respon	se/Amendment		🗵 Petiti	on to extend	d time to r	espond	
New fee	as calculated below		Supp	lemental De	eclaration		
🔲 No addi	tional fee (Address	envelope to "M	ail Stop Amendme	ents")			
Other:				(Fee \$_	)		
	CLAIMS	AS AMENDED BY	OTHER THAN A SM	ALL ENTITY			
FOR	(2) CLAIMS REMAINING AFTER AMENDMENT	UMBER H EXTRA PRE	(4) IIGHEST NUMBER EVIOUSLY PAID FOR	(5) PRESENT EXTRA	RATE	ADDITIONA FEES	L
TOTAL CLAIMS	. 6	MINUS	20	= 0	X 50	\$ · 0	
INDEP. CLAIMS	2	MINUS	3	= 0	X 200	\$ 0	
	RESENTATION OF A MUL		CLAIM		+ 360	\$ 0	
EXTENSIO FEE	N 1 ⁵¹ MONTH 120.00 X	2 ^{№0} MONTH 450.00	3 ^{K0} MONTH 1020.00	4 ¹⁰ M 1590		\$ 120	
		TOT	AL ADDITIONAL FEE	OT FOR THIS AM	HER FEES	\$ 120	
Charge \$ <u>120</u> any fees requ please charge copy of this tr	to Deposit Account lired or credit any over any fees to Deposit / ansmittal letter is encl	<b>50-3718</b> . At an payment to De Account <b>50-371</b> 8 osed.	y time during the p posit Account <b>50-3</b> 8 under 37 CFR 1.	pendency of 6 <b>718</b> pursua 16, 1.17, 1.	this applic nt to 37 C 19, 1.20 a	cation, pleas FR 1.2 5. A nd 1.21. A (	se charge dditionally duplicate
			Res	spectfully su	ıbmitted,		
			I	Kong Weng	Lee et al.		
I hereby certify th	at this correspondence is h	eing Deposited	Ву	トイド			
with the United S envelope addres PO Box 1450, Al	states Postal Service as Firs sed to: Commissioner for F exandria, VA 22313-1450.	t class mail in an atents,	   	P. S. Dara • Attorney/Age	ent for App	olicant(s)	
Date of Deposit:	8/4/2006			Reg. No. 52	2,793		
	S. Doro						
Typed Name: P				Date: 8/4/2	006		

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

•

01 FC:1251

120.00 DA

Rev 10/04 (TransAmd)

			UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandra, Virginia 223 www.uspto.gov	TMENT OF COMMERC Frademark Office OR PATENTS 13-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
57299 75	90 06/23/2006		EXAM	INER
AVAGO TEC	HNOLOGIES, LTD.		OWENS, DO	UGLAS W
DENVER, CO	80201-1920		ART UNIT	PAPER NUMBER
			2811	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

.

	Application No.	Applicant(s)	
Advisory Action	10/608,605	LEE ET AL.	
Before the Filing of an Appeal Brief	Examiner	Art Unit	
	Douglas W. Owens	2811	
The MAILING DATE of this communication app	pears on the cover sheet w	ith the correspondence addre	
The MAILING DATE of this communication app E REPLY FILED <u>07 June 2006</u> FAILS TO PLACE THIS AF The reply was filed after a final rejection, but prior to or this application, applicant must timely file one of the foll places the application in condition for allowance; (2) a N a Request for Continued Examination (RCE) in complia time periods: ) The period for reply expires <u>3</u> months from the mailing date of this no event, however, will the statutory period for reply expire Examiner Note: If box 1 is checked, check either box (a) o TWO MONTHS OF THE FINAL REJECTION. See MPEP ensions of time may be obtained under 37 CFR 1.136(a). The da the been filled is the date for purposes of determining the period of the obsert, thowever, will the statustory period of the syntation date of the may be obtained under 37 CFR 1.136(a). The da the been filled is the date for purposes of determining the period of the obsert, if checked. Any reply received by the Office lal y reduce any earned patent term adjustment. See 37 CFR 1.704( TTCE OF APPEAL The Notice of Appeal was filed on A brief in cor- filing the Notice of Appeal (37 CFR 41.37(a)), or any ex- a Notice of Appeal has been filed, any reply must be file ENDMENTS The proposed amendment(s) filed after a final rejection (a) They raise the issue of new matter (see NOTE be (c) They are not deemed to place the application in br appeal; and/or (d) They present additional claims without canceling NOTE: <u>See Continuation Sheef</u> . (See 37 CFR 1 Applicant's reply has overcome the following rejection( Newly proposed or amended claim (s)) <u>22-27</u> would be non-allowable claim(s). For purposes of appeal, the proposed amendment(s): a how the new or amended claims would be rejected is pi The status of the claim(s) is (or will be) as follows: Claim(s) velected: <u>1.2.4.5.11-21.23 and 25-27</u> . Claim(s) velected: <u>1.2.4.5.11-21.23 and 25-27</u> . Claim(s) rejected: <u>1.2.4.5.11-21.23 and 25-27</u> . Claim(s) rejected: <u>1.2.4.5.11-21.23 and 25-27</u> . Claim(s)	Douglas W. Owens Douglas W. Owens Dears on the cover sheet w PLICATION IN CONDITION on the same day as filing a N owing replies: (1) an amenda Notice of Appeal (with appeal ince with 37 CFR 1.114. The ate of the final rejection. Advisory Action, or (2) the date is ater than SIX MONTHS from to the on which the petition under 37 extension and the corresponding e shortened statutory period for ter than three months after the n (b). mpliance with 37 CFR 41.37 tension thereof (37 CFR 41.37 tension tension tension tension tension tension t	2811     ith the correspondence address     FOR ALLOWANCE.     lotice of Appeal. To avoid abandment, affidavit, or other evidence fee) in compliance with 37 CFR     reply must be filed within one of     set forth in the final rejection, which he mailing date of the final rejection.     HEN THE FIRST REPLY WAS FILE     7 CFR 1.136(a) and the appropriate reply originally set in the final Office hailing date of the final rejection, even amount of the fee. The appropriate reply originally set in the final Office hailing date of the final rejection, even forth in 37 CFR 41.37(a).     g a brief, will not be entered bec (see NOTE below);     erially reducing or simplifying the inally rejected claims.     f Non-Compliant Amendment (Proparate, timely filed amendment b) image of the final a brief, will ler appeal and/or appellant fails ented. See 37 CFR 41.33(d)(1), s after entry is below or attached ication in condition for allowance Paper No(s).     Wall W. D	ss lonment of e, which 41.31; or (3) f the following ever is later. It ED WITHIN extension fee e action; or (2) a en if timely filled of the date of appeal. Since ause e issues for TOL-324). canceling the planation of pee entered necessary and l not be to provide a d. e because:
Other:	$\beta$	la & P)	
	Nong	when W. Umer	
	. 0	Douglas W Owens Primary Examiner	
		Art     a it, 2011	

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

.

#### **Continuation Sheet (PTO-303)**

#### Application No. 10/608,605

Continuation of 3. NOTE: The proposed amendment to claim 5 is a change of scope that will require additional search and consideration.

Continuation of 11. does NOT place the application in condition for allowance because: Applicant's arguments with respect to claim 5 are not convincing. Applicant argues that the assertion that "tungsten is a known material that is well-suited for use in interconnecting elements" is based on the personal knowledge of the Examiner. In fact, using tungsten in interconnecting elements is notoriously well-known in the art and capable of instant and unquestionable demonstration as being well-known. Examiner has constructively taken official notice of that fact, which has been asserted merely to "fill in the-gaps". To adequately traverse such a finding, an applicant must specifically point out the supposed errors in the examiner's action, which would include stating why the noticed fact is not considered to be common knowledge or well-known in the art. See 37 CFR1.111(b). See also Chevenard, 139 F.2d at 713, 60 USPQ at 241 ("[I]n the absence of any demand by appellant for the examiner to produce authority for his statement, we will not consider this contention."). A general allegation that the claims define a patentable invention without any reference to the examiner's assertion of official notice would be inadequate. If applicant adequately traverses the examiner's assertion of official notice, the examiner must provide documentary evidence in the next Office action if the rejection is to be maintained. See 37 CFR 1.104(c)(2). Applicant has failed to properly traverse the official notice taken in the final rejection, since

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

PTO/SB/06 (12:04) Approved for use through 7/31/2008, DMB 0651-0032 U.S. Petent and Tisdamark Difko, U.S. DEPARTMENT OF COMMERCE



UCPT consequences of the determinant of the determinant of the second example for the determinant of the

· · · ·

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

.

																																		/	0	1	0	a	Ľ
							ſ	AF	p	LI(	ĊA	TIC	DN	I N	UN	٨B	EF	ł										,. <del>.</del>					]	/	Ι.			,	
									Re	iec!	ted d	F	-	(Th Res	roug tric	h Nu	meri	u) C	an	cel	led	1	N	N	on-	Ele	cted	1	A	A	ppe	al	Ĩ						
C	ain	Ţ					De	10	····			<u>.</u>	]	C	talı	Ţ	_			_	Det	•						a	lm					De	Le.				
-	Ĩ						1								, ]																								
ũ	č		_			L				L		L		4	2	5			$\downarrow$									Вrie В	ð										
-	+	╟	┥			┝	╀─	┨	┢	╀	╀	╀		+	5	1	+	+	+	-	_						}		101									_	
	ti	Ħ	1		$\square$	┢─	┢	+-	$\vdash$	+	+	+	1	F	5	3	+	╈	$\dagger$	-	-		_	-					100				-	$\vdash$	Η		$\left  - \right $		_
		H,	4			F	F	F	F	F	T	F	]	F	1	4	1	Ţ	1								1		104										
(	ŧ	í	+		┢─	+-	┼─	┢	+	+	╀╴	+-	$\left\{ \right.$	$\vdash$	15		╋	╉	╉	-	-								106			-			$\vdash$		-		
-	1	t	1			E	L	t		T	士	T	1	E	5	7	上	1	1		-								107						-				
_	4	H	4			L	┢		<b> </b>	4-	+	1.	1		5	8	+	Ŧ	4	-	_	_		_					108					$\square$	$\square$				
-	$\mathbf{H}$	#	┥		-	$\vdash$	╀─	+	+	┢	+	+	ŀ	+	10		+	+	╉	┥	-					-	{	1	110			$\vdash$	-	$\left  - \right $	Η		-	$\dashv$	-
_	1	I	1			E	E			E	T	E	1	F	16	1	1	1	1	1							1		111					H					_
		╟	+		-	-		┢	–	╀	+	+		$\vdash$	6	2	+	+	+		_			_				-	112						$\square$		H		
-	惝	╟	+			÷	+-	┢	╀	+	+	+	1	+	6	+	+-	+	╉	$\dashv$	-			_				$\vdash$	114	-	-	$\vdash$		!	<u> </u>	$\vdash$	$\left  - \right $		
	1	T	1			E	E			E	T	E	1	L	6	5	T	1	1										115							•			
	11	1	-	-	┝─	_	_	_	_	┢	+	┞	{	-	8	6	╇		╉	4	_					<u> </u>		[-	116			_							
	$\parallel$	+	+			┨──	┢─	-	╉┯	╋	╉─	┢		+	6	8	╋	+-	+	-	-	-		-	-			-	117				-	┢─		$\vdash$	$\vdash$		
_	ī								$\Box$	T		$\uparrow$	1	E	6	9		1	1			-							119			┢─	-	-					
	2	2								L		L			7	0	T	T											120										ŕ
-	2	+	+		-	-		_	_	+	+	╞	1	+	-17	╬	╀	+	╀	-				_				<u> </u>	121	-	-	-			-			-	
_	拉	f	+			$\vdash$	┼─	+	†-	╈	┿	┢		$\vdash$	+7	3	+-	+	+	4							{	┝	123			1-		-			$\vdash$		-
_	2.	1	1			E	E			F		E	1		7	4	T	1	1			_							124										
_	21	5	4			_	_	╞		┢	4-		ł	-	7	5	+	+	+	-		_				_		ŀ	125										
	27		+	_			$\vdash$	+	$\vdash$	+	+	+-		$\vdash$	17	7	+-	+	+	+		-				-	{	$\vdash$	127				-	-			$\left  - \right $		
-	28	T	1							1		E	1	L	7	B	T	T	1										126										
	29	1	$\downarrow$			<u> </u>	_	_	-	╞	1			-	17	<u>-</u>			$\downarrow$	4							1		23		ļ	-			-				
	3	1	+				+-	-			+-	+	1	-	10	1	+-		+									-	31		-	-		$\vdash$			$\left  - \right $		
	3	Ì	1						<u>j</u>	t	1	İ	1	E	E	2		1	1	Ì							ļ	E	132	_	1	1							
_	3	3	Ŧ			L	$\lfloor$	ļ	+	F	Ļ	Ļ		F	8	3	-	Ļ	-	_	_						ļ	L	133				ļ	ŀ	<u> </u>				_
	34	1	+	-		-	$\vdash$	┨──	$\vdash$	+	+-	$\vdash$	$\left\{ \right.$	+	8	5	+	╉	╉	-							{	$\vdash$	134	'				+		-	+		
	36	t	t	_			1			$\uparrow$	1-	$\mathbf{t}$	1		6	6	1	1	1	-						1-	j		138		-	1-			-				
_	37	1	1					1		1	1	1	]		ŧ	7	T	1	Ţ						[		}		137	ļ				F	F				_
	30	-	+			-			╂	╀	+		{	$\vdash$	16		+		╉	_	!						1		Į						<u> </u>	!-	-	1	
	40	+	+		-	-	<u> </u>	t-	†	t	+-	+	1			5	+		1	-	i		-					-	40	· •	-	$\uparrow$	1-	1		<del> </del>	1-	†-1	-
	41	T	1			E				T			]	Ľ	0	1	1.		1										141						Γ				
	42	F	Ţ			F	F		F	F	F	F	ł	F	9	2	F	Ŧ	Ţ	4	_			_			}		142			F		F	F	$\square$	$\Box$		
		-	+	_			–	+	$\vdash$	┢	+-	╂		+	10		+	+	+	-	-						{	$\vdash$	143			+	┢	╂	+	$\vdash$		$\vdash$	
	4		+			-	$\vdash$	1-	t -	t -	+	+	1	F	8	5	1-	+	+	-						f -	1	1	45		1-	1		+	+				
_	46	Ţ	1						1	L	T	$\Box$	1	F	9	8	T	Ţ	1								}		146				Γ	F	Γ	F			
	47	1	+	_		-	┝	_		┡	+			$\vdash$	9	7	+		+	-				_			1		147			┨			–		┣_		
	49	+	╉				$\vdash$	-	<u>†                                    </u>	f	+	+-		F	9	0	+	+	+						<b> </b>	-		F	149		1-		1-	1-	1				
-	50	T	1						L	E	T	Γ	]		10	q	Τ	1	1		_						]		150					Γ	$\Box$				

If more than 150 claims or 10 actions staple additional sheet here

Contraction of the

W2470

Santahia: S.C.

•

A	VAGO TECHNO	DLOGIES, INC.			ATI	ORNEY DO		0. 700	130259-1
UN 0'	T 2005	IN THE UN	NITED STA	TES PATENT A	ND TR	ADEMARK	OFFICE		
TRA	DEMNIN (C)	10/609 605			F	vaminer:	Owene F	ouala	e W
-					-			ougia	5 11
F	iling Date:	June 27, 2003			Ċ	Froup Art U	nit: 2811		
т	itle: Packag and Me	ing Device for Semi thod of Making Sam	iconducto ne	r Die, Semicond	luctor	Device Inco	orporating	g Sam	e
C P A	OMMISSION .O. Box 1450 Iexandria V	IER FOR PATENTS ) A 22313-1450							
S	ir:	TRAM	ISMITTAL I		SPONSI	E/AMENDME	NT		
Т	ransmitted he	erewith is/are the follo	wing in the	above-identified	l applic	ation:			
×	Response	e/Amendment			Petitic	on to extend	time to re	espond	l
	New fee a	as calculated below			Suppl	lemental De	claration		
×	No additio	onal fee (Address	envelope f	o "Mail Stop Am	endme	nts")			
	Other:					(Fee \$	)		
		CLAIMS	AS AMENDE	D BY OTHER THAN	ASMA	LL ENTITY		•	
	(1) FOR	(2) CLAIMS REMAINING AFTER AMENDMENT	(3) NUMBER EXTRA	(4) HIGHEST NUM PREVIOUSLY PAI	BER D FOR	(5) PRESENT EXTRA	(6) RATE	) ADDIT FE	7) FIONAL ES
	TOTAL CLAIMS	7	MINUS	20		= 0	X 50	\$	0
	INDEP. CLAIMS	2	MINUS	3		= 0	X 200	\$	0
		ESENTATION OF A MULT	IPLE DEPEN	DENT CLAIM			+ 360	\$	0
	EXTENSION FEE	1 st MONTH 120.00 □	2 ND MONT 450.00	H 3 RD MC □ 1020.0		4 TH M 1590.0		\$	0
							IER FEES	\$	0
	1			TOTAL ADDITIONA			INDMENT	3	0

Charge \$_0_____ to Deposit Account **50-3718**. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account **50-3718** pursuant to 37 CFR 1.2 5. Additionally please charge any fees to Deposit Account **50-3718** under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this transmittal letter is enclosed.

I hereby certify that this correspondence is being Deposited with the United States Postal Service as First class mail in an envelope addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450.

Date of Deposit: 6/5/2006

Typed Name: P. S. Dara

Signature:	-J-	3	
-		· .	

Respectfully submitted,

Kong Weng Lee et al.

By 7.5

P. S. Dara ۴. Attorney/Agent for Applicant(s)

Reg. No. 52,793

Date: 6/5/2006

Telephone No. (404) 610-5689

Rev 10/04 (TransAmd)



Kong Weng Lee

Serial No.: 10/608,605

Filed: 6/27/2003

Confirmation No.: 2253

Group Art Unit: 2811

Examiner: Owens, Douglas W

Docket No. 70030259-1

For: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

## AMENDMENT AND RESPONSE

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

The outstanding final Office Action mailed April 6, 2006 has been carefully considered. In response thereto, please enter the following amendments and consider the following remarks.

# **AUTHORIZATION TO DEBIT ACCOUNT**

It is not believed that extensions of time or fees for net addition of claims are required, beyond those that may otherwise be provided for in documents accompanying this paper. However, in the event that additional extensions of time are necessary to allow consideration of this paper, such extensions are hereby petitioned under 37 C.F.R. § 1.136(a), and any fees required therefor (including fees for net addition of claims) are hereby authorized to be charged to Avago deposit account no. 50-3718.

### **AMENDMENTS TO THE CLAIMS**

Please amend the present application as follows:

# <u>Claims</u>

1-4. (Canceled)

5. (Currently amended) <u>A packaging device for a semiconductor die, the packaging device comprising</u>:

a substantially planar substrate having opposed major surfaces;

an electrically conductive die mounting pad located on one of the major surfaces of the substrate, the conductive die mounting pad dimensioned to accommodate the die with a major surface of the die in contact therewith;

a first electrically conductive connecting pad located on the other of the major surfaces of the substrate, the first electrically conductive connecting pad dimensioned to conform to an industry standard pad layout of a printed circuit board;

<u>a</u> The packaging device of claim 1, in which the first electrically conductive interconnecting element comprises tungsten interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad.

6-21. (Canceled)

22. (Currently amended) <u>A semiconductor device, comprising:</u>

a substantially planar substrate having opposed major surfaces;

an electrically conductive mounting pad located on one of the major surfaces of the substrate;

The semiconductor device of claim 21 wherein the semiconductor die comprises a light emitting diode (LED) <u>having a metallized bottom major surface that is</u> <u>mounted on the electrically conductive mounting pad</u>, and the metallized bottom major surface <u>comprises comprising</u> one of an anode and a cathode of the LED;

a first electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a first electrically conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the first electrically

### conductive connecting pad.

23. (Currently amended) The semiconductor device of claim 21 22, further comprising:
an electrically conductive bonding pad located on the one of the major
surfaces of the substrate;

a bonding wire extending between a metallized top major surface of the semiconductor die LED and the electrically conductive bonding pad;

a second electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a second electrically conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the second connecting pad.

24. (Currently amended) The semiconductor device of claim 23 wherein the semiconductor die comprises a light emitting diode (LED), the metallized top major surface comprises a first electrode of the LED and the metallized bottom major surface comprises a second electrode of the LED.

25. (Currently amended) The semiconductor device of claim 21 22 wherein the first electrically conductive interconnecting element is selected to withstand an operating temperature when the semiconductor die LED is mounted on the electrically conductive mounting pad and to provide a low-resistance electrical connection between the mounting pad and the first electrically conductive connecting pad.

26. (Previously presented) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises tungsten.

27. (Previously presented) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises a slug of electrically conductive material, the slug having a diameter selected to press-fit the slug into a through hole located in the substrate between the mounting pad and the first electrically conductive connecting pad.

### **REMARKS**

This is a full and timely response to the final Office Action mailed April6, 2006. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

### **Present Status of Patent Application**

Upon entry of the amendments in this response, claims 5 and 22-27 remain pending in the present application. More specifically, claims 5 and 22-25 have been currently amended with no introduction of new matter; and claims 1-4 and 6-21 have been canceled. Applicants have canceled these claims merely to reduce the number of disputed issues and to facilitate early allowance and issuance of other claims in the present application. Applicants reserve the right to pursue the subject matter of these claims in a continuing application, if Applicants so choose, and do not intend to dedicate the canceled subject matter to the public. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

# A. <u>Allowable Subject Matter</u>

## **Examiner's Statement**

Claims 22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### **Response to Examiner's Statement**

Applicants wish to place on record their gratitude for Examiner's indication that claims 22 and 24 would be allowable if rewritten in independent form. Applicants have currently rewritten claim 22 in independent form including all of the limitations of base claim 21 from which it depended directly. Consequently, Applicants respectfully request allowance of rewritten claim 22.

Claim 24 has been rewritten to depend indirectly on claim 22. Because claim 22 is currently allowable, dependent claim 24 is also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988). Consequently, Applicants respectfully request allowance of rewritten claim 24.

## B. <u>Claim Objections</u>

### Statement of the Objection

Claim 1 is objected to because of the following informalities: in line 16 of the claim "subtrate" should be replaced with --substrate--. Appropriate correction is required.

#### **Response to the Objection**

Claim 1 has been currently canceled. Hence, Applicants respectfully assert that the objection has been rendered moot.

### C. Claim Rejections under 35 U.S.C. §102(b)

#### Statement of the Rejection

Claims 1, 2 and 4 are rejected under 35 U.S.C. §102(b) as being anticipated by US Patent No. 5,640,048 to Selna.

# **Response to the Rejection**

Claims 1, 2 and 4 have been canceled without prejudice, waiver or disclaimer. Consequently, Applicants respectfully assert that the rejection of these claims has been rendered moot.

# D. <u>Claim Rejections under 35 U.S.C. §103(a)</u>

# Statement of the Rejection

Claims 5 and 11-21, 23, 25-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Selna.

# **Response to the Rejection**

### Claim 5

In rejecting Applicants' claim 5, the Office Action states: "Regarding claim 5, Selna does not teach using tungsten for the first conductive interconnecting element. Tungsten is a known material that is well suited for use in interconnecting elements. It would have been obvious to one having ordinary skill in the art to select tungsten, since it is a known metal that is well suited for the intended uses."

The third of the three criteria cited in MPEP 706.2(j) "Contents of a 35 U.S.C. 103 Rejection", for establishing a *prima facie* case of obviousness, states that the prior art reference must teach or suggest all the claim limitations. In light of the above-mentioned

admission on the part of the Office Action, Applicants respectfully assert that the rejection fails to satisfy the requirements for a proper rejection under 35 U.S.C. 103(a).

Furthermore, it may be pertinent to point out that MPEP 2144.08 "Obviousness of Species When Prior Art Teaches Genus – 2100 Patentability" is not applicable in this case, because the "genus-species" relationship does not apply.

Referring back to the Office Action admission that Selna does not teach using tungsten, Applicants respectfully traverse the assertion that "*Tungsten is a known material that is well suited for use in interconnecting elements. It would have been obvious to one having ordinary skill in the art to select tungsten, since it is a known metal that is well suited for the intended uses.*" Because reference documents have not been provided to substantiate the assertion that tungsten is well suited for use in interconnecting elements, Applicants conclude that this statement is based on facts within the personal knowledge of the Examiner.

Consequently, Applicants cite 37 CFR 1.104 Nature of examination, paragraph (d) (2), reproduced below for easy reference:

(2) When a rejection in an application is based on facts within the personal knowledge of an employee of the Office, the data shall be as specific as possible, and the reference must be supported, when called for by the applicant, by the affidavit of such employee, and such affidavit shall be subject to contradiction or explanation by the affidavits of the applicant and other persons.

Applicants hereby request an affidavit from Examiner supporting the assertion that tungsten is "well suited for interconnecting elements."

If such an affidavit is not provideable, Applicants respectfully assert that the rejection of claim 5 under 35 U.S.C. 103(a) is improper and request withdrawal of the rejection followed by allowance of claim 5.

## Claims 11-21

Claims 11-21 have been currently canceled with no prejudice, waiver or disclaimer. Consequently, Applicants respectfully assert that the rejection of claims 11-21 has been rendered moot.

#### Claims 23, 25-27

Because claim 22 is allowable, claims 23 and 25-27 that depend directly or indirectly on claim 22 are also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988).

ŧ

Applicants respectfully request withdrawal of the rejection, followed by allowance of Claim 23 and 25-27.

# **Prior Art Made of Record**

• *

.

.

The prior art made of record has been considered, but is not believed to affect the patentability of the presently pending claims.

# **CONCLUSION**

In light of the foregoing amendments and for at least the reasons set forth above, Applicant respectfully submits that all objections and/or rejections have been traversed, rendered moot, and/or accommodated, and that claims 5 and 22-27 are in condition for allowance. Favorable reconsideration and allowance of the present application and all pending claims are hereby courteously requested. If, in the opinion of the Examiner, a telephonic conference would expedite the examination of this matter, the Examiner is invited to call the undersigned representative at (404) 610-5689.

Respectfully submitted,

P. S. Dara Reg. No. 52,793

P. S. Dara 7115 Threadstone Overlook Duluth, GA 30097 (404)-610-5689

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA, 22313-1450, on June 6, 2006

Signature Name: P. S. Dara



10/608,605

# Correspondence Address / Fee Address Change

The following fields have been set to Customer Number 57299 on 01/05/2006

Correspondence Address

The address of record for Customer Number 57299 is: AVAGO TECHNOLOGIES, LTD. P.O. BOX 1920 DENVER,CO 80201-1920

	TED STATES PATEN	T AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 22. www.usplo.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
57299 7	590 04/06/2006		EXAM	INER
AVAGO TEC	CHNOLOGIES, LTD.		OWENS, DO	OUGLAS W
DENVER, CO	80201-1920		ART UNIT	PAPER NUMBER
			2811	<u> </u>

DATE MAILED: 04/06/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

.

	Application No.	Applicant(s)	
	10/608 605		
Office Action Summary	Examiner	Art Unit	
	Douglas W. Owens	2811	
The MAILING DATE of this communica Period for Reply	ation appears on the cover shee	t with the correspondence address	
A SHORTENED STATUTORY PERIOD FOR WHICHEVER IS LONGER, FROM THE MAII - Extensions of time may be available under the provisions of a after SIX (6) MONTHS from the mailing date of this communi - If NO period for reply is specified above, the maximum statut - Failure to reply within the set or extended period for reply will Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	R REPLY IS SET TO EXPIRE LING DATE OF THIS COMMU ar CFR 1.136(a). In no event, however, m cation. ory period will apply and will expire SIX (6) , by statute, cause the application to becor the mailing date of this communication, ev	3 MONTH(S) OR THIRTY (30) DA JNICATION. ay a reply be timely filed MONTHS from the mailing date of this communi- ne ABANDONED (35 U.S.C. § 133). en if timely filed, may reduce any	YS, cation.
Status			
1) Responsive to communication(s) filed	on <u>27 December 2005</u> .		
2a) This action is <b>FINAL</b> . 2b)	This action is non-final.		
3) Since this application is in condition for	allowance except for formal r	natters, prosecution as to the meri	ts is
closed in accordance with the practice	under Ex parte Quayle, 1935	C.D. 1 <u>1</u> , 453 O.G. 213.	
Disposition of Claims			
4) Claim(s) <u>1,2,4,5 and 11-27</u> is/are pend	ing in the application.		
4a) Of the above claim(s) is/are	withdrawn from consideration		
5) Claim(s) is/are allowed.			
6) Claim(s) <u>1,2,4,5,11-21,23 and 25-27</u> is	/are rejected.	·	
7) Claim(s) $22,24$ is/are objected to.			
8) Claim(s) are subject to restrictio	in and/or election requirement		
Application Papers			
9) The specification is objected to by the E	Examiner.		
10) The drawing(s) filed on is/are: a	) accepted or b) objected	I to by the Examiner.	
Applicant may not request that any objection	on to the drawing(s) be held in ab	eyance. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the	e correction is required if the drav	ving(s) is objected to. See 37 CFR 1.1	21(d).
	y the Examiner. Note the attac	ched Office Action of form PTO-15	2.
riority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for	foreign priority under 35 U.S.	C. § 119(a)-(d) or (f).	
a) All D) Some c) None of:	cumante have been received		
2 Certified copies of the priority do	cuments have been received.	in Application No	
3. Copies of the certified copies of	the priority documents have b	een received in this National Stage	э
application from the Internationa	I Bureau (PCT Rule 17.2(a)).		-
* See the attached detailed Office action f	or a list of the certified copies	not received.	
Attachment(s)			
1) 🔀 Notice of References Cited (PTO-892)	4) Interv	ew Summary (PTO-413)	
2) Unotice of Draftsperson's Patent Drawing Review (PTO	Paper P-948) Paper 5) Notice	No(s)/Mail Date	
Paper No(s)/Mail Date	6) (1 Other:		
. Patent and Trademark Office	0///		

Application/Control Number: 10/608,605 Art Unit: 2811

# DETAILED ACTION

# Claim Objections

1. Claim 1 is objected to because of the following informalities: in line 16 of the claim "susbtrate" should be replaced with --substrate--. Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1, 2 and 4 are rejected under 35 U.S.C. 102(b) as being anticipated by

US Patent No. 5,640,048 to Selna.

Regarding claim 1, Selna teaches a packaging device for a semiconductor die

(Fig. 1), the packaging device comprising:

a substantially planar substrate (4) with opposed major surfaces;

an electrically conductive die mounting pad (8C) located on one of the major

surfaces of the substrate, the conductive die mounting pad dimensioned to

accommodate the die (12) with a major surface of the die in contact therewith;

a first electrically conductive connecting pad (10C) on the other of the major

surfaces of the substrate, the first electrically conductive connecting pad dimensioned to

conform to an industry standard pad layout of a printed circuit board;

Page 2

Application/Control Number: 10/608,605 Art Unit: 2811

a first electrically conductive interconnecting element (6C) extending through the substrate and electrically interconnecting the mounting pad and the first electrically conductive connecting pad;

an electrically conductive bonding pad (8A) located on the one of the major surfaces of the substrate;

a second electrically conductive pad (10A) located on the other of the major

surfaces of the substrate; and

a second electrically conductive interconnecting element (6A) extending through the substrate and electrically interconnecting the bonding pad and the second electrically conducting connecting pad.

Regarding claim 2, Selna teaches a packaging device, wherein the substrate comprises an epoxy laminate (Col 2, lines 38 – 42).

Regarding claim 4, Selna teaches a packaging device, wherein the mounting pad and the first electrically conductive connecting pad comprise copper (Col. 1, lines 37 – 42).

# Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 5 and 11 – 21, 23, 25 – 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Selna.

# Application/Control Number: 10/608,605 Art Unit: 2811

Regarding claim 5, Selna does not teach using tungsten for the first conductive interconnecting element. Tungsten is a known material that is well suited for use in interconnecting elements. It would have been obvious to one having ordinary skill in the art to select tungsten, since it is a known metal that is well suited for the intended use.

Regarding claims 11 and 21, Selna teaches a semiconductor device, comprising: semiconductor die including pinouts (Col. 1, lines 17 – 20) on a portion of a bottom surface of the die;

a substantially planar substrate (4) having opposed major surfaces;

a conductive die mounting pad (8C) located on one of the major surfaces, wherein the conductive die mounting pad is dimensioned to accommodate the semiconductor die;

a conductive connecting pad (10C) located on the other of the major surfaces;

a conductive interconnecting element (6C) extending through the substrate and electrically interconnecting the mounting pad and the connecting pad; and

wherein the semiconductor die is mounted on the die mounting pad and an electrical connection is formed between the die pads and the mounting pad.

Selna does not teach that the pinouts on the die comprise a metal. Selna is silent with respect to the pinout material. It would have been obvious to one of ordinary skill in the art to select metal for the pinout material (metallization on a bottom portion), since metal is a known material that is well suited for the intended use. The selection of a known material based on its suitability for its intended use supported a *prima facie*
obviousness determination in *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Regarding claims 13 and 18, Selna teaches a packaging device, wherein the substrate comprises an epoxy laminate (Col 2, lines 38 – 42).

Regarding claim 14, Selna teaches a packaging device, wherein the mounting pad and the first electrically conductive connecting pad comprise copper (Col. 1, lines 37 - 42).

Regarding claims 15, 20 and 26, Selna does not teach using tungsten for the conductive interconnecting element. Tungsten is a known material that is well suited for use in interconnecting elements. It would have been obvious to one having ordinary skill in the art to select tungsten, since it is a known metal that is well suited for the intended use.

Regarding claims 16 and 23, Selna teaches a semiconductor device, further comprising:

a conductive bonding pad (8A) smaller in area than the die mounting pad, the bonding pad located on the one of the major surfaces;

an additional conductive connecting pad (10A) located on the other of the major surfaces;

an additional conductive interconnecting element (6A) extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad;

the semiconductor die additionally comprising pads on the die (Col. 2, lines 3 – 6); and

a bonding wire (22) extending between the die pad and the bonding pad.

Selna does not teach that the die pads on the die comprise a metal. Selna is silent with respect to the die pad material. It would have been obvious to one of ordinary skill in the art to select metal for the die pad material (metallization on a bottom portion), since metal is a known material that is well suited for the intended use. The selection of a known material based on its suitability for its intended use supported a *prima facie* obviousness determination in *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Regarding claim 17, Selna teaches a semiconductor device, further comprising an encapsulant (16) encapsulating the semiconductor die and a portion of the major surface of the substrate on which the mounting pad is located.

Regarding claim 19, Selna teaches a semiconductor device, wherein the mounting pad, the bonding pad and the connecting pads each comprise copper.

Regarding claim 25, Selna teaches a semiconductor device, wherein the first electrically conductive interconnecting element is selected to withstand an operating temperature when the semiconductor die is mounted on the electrically conductive mounting pad and to provide a low-resistance electrical connection between the mounting pad and the first electrically conductive connecting pad.

Regarding claim 27, Selna teaches a semiconductor device, wherein the first electrically conductive interconnecting element comprises a slug of electrically

Page 6

conductive material, the slug having a diameter selected to fit into a through hole in the substrate between the mounting pad and the first electrically conductive connecting pad. Selna does not teach that the slug is selected to press-fit into the through hole. This is considered a product-by-process limitation. "Even though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985).

6. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Selna as applied to claim 11 above, and further in view of US Patent No. 6,268,654 to Glenn et al.

Selna does not teach a semiconductor device, wherein the substrate comprises ceramic. Glenn et al. teaches a semiconductor device, wherein the substrate comprises ceramic (Col. 5, lines 19 - 27). It would have been obvious to one of ordinary skill in the art to incorporate the teaching of Glenn et al. into the device taught by Selna, since it is desirable to use materials that are known and well suited for the intended use.

# Allowable Subject Matter

7. Claims 22 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### **Response to Arguments**

8. Applicant's arguments with respect to claims 1, 2, 4, 5 and 11 - 21 have been considered but are moot in view of the new ground(s) of rejection.

# Conclusion

 Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP
 § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Douglas W. Owens whose telephone number is 571-272-1662. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Page 8

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Douglas W Owens Examiner Art Unit 2811

Notice of References Cited	Application/Control No. 10/608,605	Applicant(s)/Patent Under Reexamination LEE ET AL.				
	Examiner	Art Unit				
	Douglas W. Owens	2811	Page 1 of 1			

#### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-5,640,048	06-1997	Selna, Erich	257/738
	в	US-			
	с	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	н	US-			
	-	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	P					
	Q					
	R					
	s					
	Т					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	
	v	
	w	
	x	

* copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 20060330

			h	n	de	x	of	C	la	im	ıs								4	\pp	lic	ati	on/	Con	trol	No.			A R	pp ee	lica xan	ant nin	(s)/ atio	Pa on	ten	it u	nde	r	•••
																			1 E	0/6 xa	308 mi	3,6 ner	<u>05</u>						L	EE .rt l	E Jni	T A t	<u>NL.</u>		-				
							Douglas W. Owens							2	81	1																							
			<b>√</b>	F	Rej	ect	ted	1		[	_	(	Th	rou	ıgh	n n	un	ner I	al)	)		N	N	lon-	Eleo	cted		A		4	hpp	ea							
			=		Allo	ow	ed			-	÷			R	est	ric	teo				-	1	11	nter	fere	ence		0		0	bje	cte	d						
							De			L				CI	aim						Dat		1		_		, 	г Г	ı			)ate	<u> </u>						
•		_		Γ.	Т	Τ	T	1	Т	T	T		-	0					<u> </u>	Τ		Ī	Γ		-						Ť			1					
	Final	Origina	9/22/0	3/31/06										Final	Crioio											Final	Origina												
		1	V	N									L		5	1											101												
		2	√ J	N	'	1	$\square$		$\top$		$\neg$	$\neg$	F		5	2	_							1-1-			102						-		1	_			
	<u> </u>	4	V	1	+	+	+	+	╉	+	+	$\neg$	┢		5	3 4				+	$\vdash$		-	$\vdash$			103	<u> </u>			$\rightarrow$	-+							
		5	V	V	T	$\bot$	$\uparrow$	1	1				Ľ		5	5											105												
	<b> </b>	6	1	┞	+	+	+-	+	+	+	+	_	┝		5	6	-		-	-	<b> </b>	_	-				106				_	-	_	_	_	_			
		8	V	ŀ	+-	┢	┽╴	-	╈		-	-	$\vdash$		5	8				+					-		107				-	-			+				
		9	V						1	·	_				5	9											109				_								
		10	V		-	╋	╋	+	+	+	+		┝		6	0	_			-	-	-					110			_				$\rightarrow$	+				
		12	V	V		+	+	+			-		┢		6	2					+	+					112							-	+				
		13	V	V				1							6	3					1						113												
		14	V	V		╋	╋	+			-+		-		6	4				-					_		114					$\rightarrow$		-	+				
		16	i	V		+-	╈	+	-	-	-	-	F		6	6					$\vdash$	$\vdash$					116				+	-		+	+				
		17	V	V			T								6	7											117												
		18	V	V	-	╀	+	╀	+	-	+	_	$\vdash$		6	8	-			$\vdash$					_		118			_									
		20	V	V		+	+				+		F		7	ŏ				$\uparrow$		-					120							+					
		21		V					_				F		7	1											121												
		22				+			+	-	-	-	$\vdash$		7	$\frac{2}{3}$	_			$\vdash$							122	-				+	+	+	+				
		24		0					+						7	4	-		-	1							124					•							
		25		V				_	_	_	_		_		7	5				ļ							125			_	_	_							
		26	-	V	-	+	+	+	+	+	+	_			7	7	-		-						-		126	-			-+			-+	+	$\neg$			
		28		Ľ									L		7	8											128												
		29		F	$\square$			Ţ	1	Ţ	-	_	F		7	9				ļ							129			_	-	$\neg$	-	-	-				
		30		-	+-	+-	+	+-		+			┢		8	1				┢		+			-		130	$\left  - \right $			-+	-+		+	+	$\neg$			
		32			1								L		8	2											132												
		33		$\vdash$	+	-	+	+	-	+	-	_	$\vdash$		8	3	_		_				$\square$		4		133			_	-		_		-+	$\neg$			
		35		-	+	+	+	+	+	+	+	$\neg$	$\vdash$		8	5			-	+		┢┈			-		135			-	-		-+	+	+	$\neg$			
		36			1	$\top$		T		-			F		8	6											136												
		37		-	+	+	+	+	+	+	+	_	$\vdash$		8	7	_				-			$\vdash$	-		137			$\neg$	-		$\rightarrow$	+	+	$\neg$			
	$\vdash$	39			+	+	+	+	+				$\vdash$		8	9									-		139								+	$\neg$			
		40		Γ	Γ	T	T	$\square$	1		1		F		9	0											140						_		_				
		41		-		+	+-		+	-	+	_	$\vdash$		9	1	-		-				$\square$	$\vdash$	-		141	$\left  \right $			-	-+	-+		+				
		43		L									E		9	3											143												
		44					T			_	1				9	4											144			_									
		45 46			+	+	+		╉		+	_	+		9										$\neg$		145	$\left  - \right $				$\dashv$		+	+				
		47		L	$\top$		1						E		9	7											147												
		48			$\square$			_	-	-	1		F		9	8											148			_	_	_	_	_	_				
		49		┞	╀	+	╋	+	╉	+	+	-	┢		9	9	_			┢		-	-	-			149		$\vdash$		+	$\dashv$	-+						

U.S. Patent and Trademark Office

Part of Paper No. 20060330



2.3 The "English Chandred Decounds Card for DETRES 5123.4 is deep to and solve to the "English Chandred Decounds Card for DETRES 5123.4 is deep to deal to be structured as provided to a solve to the "English Chandred Decounds (and for Detres decounds) the begins the three solves of the effective solution is the collection of advantance compared by Vertex F. Dered consider to report to the effective solution is a solve UPDO to prove station applies the compared by Vertex F. Dered considered to the effective solution is a solution of DO to prove station applies the compared by Vertex F. Dered considered to the effective solution of the effective solution is a solution of DO to prove station applies the completed station of the test of the test of the effective solution is a solution of DO to prove station applies the completed station of the test of the definition of the test of the definition of the test of the tes

								IFW
	AVAGO TECHNO	DLOGIES, INC.		AT			O. 70030259-1	
OIPE	P.O. Box 1920 Denver, Colorado	80201-1920	•.					
/	R.				•			
DEC 27	un ä	IN THE UN	IITED STA	TES PATENT AND TR		OFFICE	/	
ATEX	Inventor(s):	Kong Weng Lee et a	al.					
TRADEN	Serial No.:	10/608,605		E	Examiner:	Owens, D	ouglas W	
	Filing Date:	June 27, 2003		c	Group Art L	Jnit: 2811	l	
	Title: Packag and Me	ing Device for Semi thod of Making Sam	conducto 1e	r Die, Semiconductor	Device Inc	orporating	g Same	
	COMMISSION P.O. Box 1450 Alexandria V	IER FOR PATENTS ) A 22313-1450						
	Sir:	TRAM	ISMITTAL I	LETTER FOR RESPONS	E/AMENDME	ENT		
	Transmitted he	erewith is/are the follo	wing in the	above-identified applic	ation:			
	× Response	e/Amendment		Petitio	on to extend	time to re	espond	
	× New fee a	as calculated below		Supp	lemental De	claration		
	No addition	onal fee (Address	envelope t	to "Mail Stop Amendme	nts")			
	Other:				(Fee \$	)		
		CLAIMS	AS AMENDE	ED BY OTHER THAN A SMA	LL ENTITY			
	(1) FOR	(2) CLAIMS REMAINING AFTER AMENDMENT	(3) NUMBER EXTRA	(4) HIGHEST NUMBER PREVIOUSLY PAID FOR	(5) PRESENT EXTRA	(6) RATE	(7) ADDITIONAL FEES	
	CLAIMS	21	MINUS	20	= 1	X 50	\$ 50	
	INDEP. CLAIMS	3	MINUS	3	= 0	X 200	\$0	
		ESENTATION OF A MULT	IPLE DEPEN	DENT CLAIM		+ 360	\$ 0	G
	EXTENSION FEE	1 st MONTH 120.00 □	2 ND MONT 450.00	Image: H         3 RD MONTH           1020.00         □	4 TH M 1590.	ONTH 00	\$ 0	
							<u>\$ 0</u> \$ 50	
	L						<u> </u>	

Charge 50 to Deposit Account **50-3718**. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account **50-3718** pursuant to 37 CFR 1.2 5. Additionally please charge any fees to Deposit Account **50-3718** under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate . copy of this transmittal letter is enclosed.

I hereby certify that this correspondence is being Deposited with the United States Postal Service as First class mail in an envelope addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450.

Date of Deposit: 12/23/2005

Typed Name: P. S. Dara
Signature:

Respectfully submitted,

Kong Weng Lee et al.

By حرڊ

P. S. Dara Attorney/Agent for Applicant(s)

Reg. No. 52,793

Date: 12/23/2005

Telephone No. (404) 610-5689

Rev 10/04 (TransAmd)

DEC 27 7005 UN

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

^{Man}In Re Application of:

	Confirmation No.: 2253
Kong Weng Lee	Group Art Unit: 2811
Serial No.: 10/608,605	European Orange Develop W
Filed: 6/27/2003	Examiner: Owens, Douglas w
	Docket No. 70030259-1

For: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

#### AMENDMENT AND RESPONSE

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

The outstanding non-final Office Action mailed September 27, 2005 has been carefully considered. In response thereto, please enter the following amendments and consider the following remarks.

### **AUTHORIZATION TO DEBIT ACCOUNT**

It is not believed that extensions of time or fees for net addition of claims are required, beyond those that may otherwise be provided for in documents accompanying this paper. However, in the event that additional extensions of time are necessary to allow consideration of this paper, such extensions are hereby petitioned under 37 C.F.R. § 1.136(a), and any fees required therefor (including fees for net addition of claims) are hereby authorized to be charged to Avago deposit account no. 50-3718.

01/23/2006 JBALINAN 00000011 503718 10608605 01 FC:1202 50.00 DA

# AMENDMENTS TO THE CLAIMS

Please amend the present application as follows:

# <u>Claims</u>

 $\mathbf{t}_{i}$ 

1. (Currently amended) A packaging device for a semiconductor die, the packaging device comprising:

a substantially planar substrate having opposed major surfaces;

located on one of the major surfaces; a <u>an electrically</u> conductive die mounting pad located on one of the major surfaces of the substrate, the conductive die mounting pad dimensioned to accommodate the die with a major surface of the die in contact therewith;

a <u>first electrically</u> conductive connecting pad located on the other of the major surfaces <u>of the substrate</u>, the first electrically conductive connecting pad dimensioned to <u>conform to an industry standard pad layout of a printed circuit board</u>; <del>and</del>

a <u>first electrically</u> conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the <u>first electrically conductive</u> connecting pad;

an electrically conductive bonding pad located on the one of the major surfaces of the susbtrate;

a second electrically conductive connecting pad located on the other of the major surfaces of the susbtrate; and

a second electrically conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the second electrically conducting connecting pad.

2. (Currently amended) The packaging device of claim 1, in which the substrate comprises one of a ceramic material and a material selected from epoxy laminate and silicon.

3. (Canceled)

4. (Currently amended) The packaging device of claim 1, in which the mounting pad and the <u>first electrically conductive</u> connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

2

5. (Currently amended) The packaging device of claim 1, in which the <u>first electrically</u> conductive interconnecting element comprises tungsten.

6-10. (Canceled)

÷

11. (Currently amended) A semiconductor device, comprising:

a semiconductor die <u>comprising metallization on at least a portion of a bottom surface</u> of the die;

a substantially planar substrate having opposed major surfaces;

located on one of the major surfaces, a conductive die mounting pad dimensioned to accommodate the semiconductor die;

a conductive connecting pad located on the other of the major surfaces; and

a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad;

in which the semiconductor die is mounted on the die mounting pad<u>whereby an</u> <u>electrical connection is formed between the metallization on the at least a portion of the</u> <u>bottom surface of the die and</u> with a major surface thereof in contact with the mounting pad.

12. (Original) The semiconductor device of claim 11, in which the substrate comprises ceramic.

13. (Original) The semiconductor device of claim 11, in which the substrate comprises a material selected from epoxy laminate and silicon.

14. (Original) The semiconductor device of claim 11, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

15. (Original) The semiconductor device of claim 11, in which the conductive interconnecting element comprises tungsten.

16. (Currently amended) The semiconductor device of claim 11, additionally comprising:

a conductive bonding pad smaller in area than the die mounting pad, the bonding pad

located on the one of the major surfaces;

ŝ

an additional conductive connecting pad located on the other of the major surfaces; an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad, and;

the semiconductor die additonally comprising metallization on at least a portion of a top surface of the die; and

a bonding wire extending between the <u>metallization on the at least a portion of the top</u> <u>surface of the</u> semiconductor die and the bonding pad.

17. (Original) The semiconductor device of claim 16, additionally comprising an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located.

18. (Original) The semiconductor device of claim 16, in which the substrate comprises a material selected from ceramic, epoxy laminate and silicon.

19. (Original) The semiconductor device of claim 16, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

20. (Original) The semiconductor device of claim 16, in which the conductive interconnecting element comprises tungsten.

21. (New) A semiconductor device, comprising:

a substantially planar substrate having opposed major surfaces;

an electrically conductive mounting pad located on one of the major surfaces of the substrate;

a semiconductor die having a metallized bottom major surface that is mounted on the electrically conductive mounting pad;

a first electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a first electrically conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the first electrically conductive connecting pad.

22. (New) The semiconductor device of claim 21 wherein the semiconductor die comprises a light emitting diode (LED) and the metallized bottom major surface comprises one of an anode and a cathode of the LED.

23. (New) The semiconductor device of claim 21, further comprising:

an electrically conductive bonding pad located on the one of the major surfaces of the substrate;

a bonding wire extending between a metallized top major surface of the semiconductor die and the electrically conductive bonding pad;

a second electrically conductive connecting pad located on the other of the major surfaces of the substrate; and

a second electrically conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the second connecting pad.

24. (New) The semiconductor device of claim 23 wherein the semiconductor die comprises a light emitting diode (LED), the metallized top major surface comprises a first electrode of the LED and the metallized bottom major surface comprises a second electrode of the LED.

25. (New) The semiconductor device of claim 21 wherein the first electrically conductive interconnecting element is selected to withstand an operating temperature when the semiconductor die is mounted on the electrically conductive mounting pad and to provide a low-resistance electrical connection between the mounting pad and the first electrically conductive connecting pad.

26. (New) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises tungsten.

27. (New) The semiconductor device of claim 25, wherein the first electrically conductive interconnecting element comprises a slug of electrically conductive material, the slug having a diameter selected to press-fit the slug into a through hole located in the substrate between the mounting pad and the first electrically conductive connecting pad.

1

### **REMARKS**

This is a full and timely response to the non-final Office Action mailed September 27, 2005. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

### **Present Status of Patent Application**

1

Upon entry of the amendments in this response, claims 1-2, 4-5, and 11-27 remain pending in the present application. More specifically, claims 21-27 have been newly submitted with no new material being added; claims 1, 2, 4, 5, 11, and 16 have been currently amended with no introduction of new matter; and claims 3 and 6-10 have been canceled. Applicants have canceled these claims merely to reduce the number of disputed issues and to facilitate early allowance and issuance of other claims in the present application. Applicants reserve the right to pursue the subject matter of these claims in a continuing application, if Applicants so choose, and do not intend to dedicate the canceled subject matter to the public. Reconsideration and allowance of the application and presently pending claims are respectfully requested.

# A. <u>Claim Objections</u>

#### Statement of the Objection

Claims 1-10 are objected to because of the following informalities: in line 7 of claim 1, -- of the substrate -- should be inserted after "surfaces", since a major surface of the die is also referenced in the claim. Appropriate correction is required.

#### **Response to the Objection**

Claim 1 has been appropriately amended as per the Office Action recommendation. Since the objection has been overcome, Applicants respectfully request allowance of claim 1 as well as the corresponding dependent Claims 2, 4, and 5 that are currently pending. Claims 3 and 6-10 have been canceled.

# B. Claim Rejections under 35 U.S.C. §102(b)

#### Statement of the Rejection

Claims 1, 2, 6, 7, 11, 12, 16 and 18 are rejected under 35 U.S.C. §102(b) as being anticipated by US Patent No. 6,268,654 to Glenn et al.

# **Response to the Rejection**

A proper rejection under 35 U.S.C. §102(b) requires that a single prior art reference

disclose each element of the claim. Furthermore, anticipation requires that <u>each and every</u> element of the claimed invention be disclosed in a single prior art reference.

Applicants respectfully assert that claims 1, 2, 6, 7, 11, 12, 16 and 18 are now in condition for allowance. Further remarks elaborating on Applicant's assertion have been provided below for each of the rejected claims.

## <u>Claim 1</u>

1

The Office Action asserts that Glenn et al. anticipates Applicant's Claim 1. However, in doing so, the Office Action has improperly asserted that certain elements of Glenn et al. anticipate allegedly equivalent elements of Applicants' Claim 1. Specifically, attention is drawn to page 3, lines 6-7 of the Office Action ("a conductive interconnecting element (220) extending through the substrate and electrically interconnecting the mounting pad and the connecting pad"), which alleges that Glenn's *thermal* via 220 anticipates Applicants' conductive interconnecting pad 130 and connecting pad 140 (FIG. 1B to be used for Applicants' reference designators).

To the contrary, Applicants respectfully assert that Glenn's mounting pad and connecting pad are <u>not</u> electrically interconnected by thermal via 220. Applicants' assertion is based on Glenns' col. 12 lines 63-67, reproduced below for easy reference:

Substrate 200 includes <u>thermal vias 220</u>, which extend through substrate 200 and <u>conduct heat</u> from upper surface 201 to lower surface 202 of substrate 200. <u>By</u> <u>contrast, conductive vias 203</u> of substrate 200 <u>conduct electrical</u> signals to and from die 100. (Emphasis added)

This aspect is described further in Glenns' col. 13, lines 7-27 reproduced below for easy reference:

Heat sink metallization 221 is formed on lower surface 202 of substrate 200. Thermal vias 220 connect metal die pad 222 to heat sink metalization 221. Accordingly, <u>heat generated by die 100 is conducted from lower surface 102 of die 100 to die pad 222 to thermal vias 220 and thereby to heat sink metalization 221</u>. Heat sink metalization 221 may be formed on lower surface 202 of substrate 200 by the same conventional masking and etching process used to form metalization 221 may vary, depending on the application. For example, heat sink metalization 221 may be square or rectangular in shape and may be the same area as die 100. As is conventionally known, metal solder may be used to thermally connect heat sink metalization 221 to a printed circuit board to dissipate heat from package 12.

Package 12 includes electrical conductors formed on upper surface 201 and lower surface 202 of substrate 200. These electrical conductors include metalizations 204 formed on upper surface 201 and metalizations 209 formed on lower surface 202 of substrate 200. <u>Metalizations 204 and 209 are electrically connected to vias 203</u>. Although not shown in FIG. 5, conductive contacts similar to contacts 207 and 209 of

1

FIG. 1 are formed on the ends of metalization 204 and 209, respectively. (Emphasis added)

As described above and illustrated in his FIG. 5, Glenn has made a clear distinction between a *thermal via 220* and an *electrically conductive via 203* and does not provide any indication or suggestion that the thermal via 220 may be used for electrical conduction.

However, in the interests of further clarifying the scope of the invention, Applicants have currently amended Claim 1 to include language that explicitly describes certain aspects related to connecting pad 140. This language includes the "electrically conductive connecting pad dimensioned to conform to an industry standard pad layout of a printed circuit board." Glenn does not disclose such an industry standard pad layout for his heat sink metallization 221 (the alleged equivalent to Applicants' connecting pad 140) because the primary purpose of his heat sink metallization 221 is to dissipate heat rather than to provide electrical conduction.

Applicants have further amended Claim 1 to include certain other elements, such as bonding pad 132, second connecting pad 142 and second interconnecting element 122, in addition to die mounting pad 130.

For at least the reasons described above, Applicants respectfully assert that the rejection of Claim 1 under 35 U.S.C. 102(b) is improper and hereby request withdrawal of the rejection followed by allowance of Claim 1.

# Claim 2

1

Because Claim 1 is allowable, Claim 2 that depends directly or indirectly on Claim 1 is also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988).

Applicants respectfully request withdrawal of the rejection, followed by allowance of Claim 2.

# Claims 6-7

Claims 6 and 7 have been canceled thereby rendering moot the rejection of these claims.

# <u>Claim 11</u>

Applicants' currently amended Claim 11 includes a semiconductor device "in which the semiconductor die is mounted on the die mounting pad whereby <u>an electrical connection</u> is formed between the metallization on the at least a portion of the bottom surface of the die and the mounting pad." The die mounting pad uses an interconnecting element that "electrically" interconnects the die mounting pad to a connecting pad located on the underside of the substrate.

The cited prior art of Glenn discloses "*thermal vias 220* that extend through substrate 200 and *conduct heat* from upper surface 201 to lower surface 202 of substrate 200," but fails to

disclose an electrical connection as described in Applicants' currently amended Claim 11. Consequently, Applicants respectfully assert that Claim 11 is allowable and hereby request withdrawal of the rejection followed by allowance of Claim 11.

# Claims 12, 16 and 18

1

Because Claim 11 is allowable, Claims 12, 16 and 18 that depend directly or indirectly on Claim 11 is also allowable as a matter of law. *In re Fine*, 837 F.2d 1071 (Fed. Cir. 1988).

Applicants respectfully request withdrawal of the rejection, followed by allowance of Claim 12, 16 and 18.

# C. Claim Rejections under 35 U.S.C. §103(a)

## Statement of the Rejection

Claims 4, 5, 9, 14, 15, 19 and 20 have been rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al.

#### **Response to the Rejection**

Applicants respectfully request withdrawal of the rejection of claims 4, 5, 9, 14, 15, 19 and 20 for at least the reason that the rejection does not satisfy the requirements of MPEP § 2143.03, which states in pertinent part: "If an independent claim is nonobvious under 35 U.S.C. 103, then any claim depending therefrom is nonobvious. *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)."

Specifically, claims 4, 5, 9, 14, 15, 19 and 20 are nonobvious as each of them is a dependent claim. Each of the corresponding independent claims have not been rejected under 35 U.S.C. 103(a). Hence, Applicants respectfully assert that claims 4, 5, 9, 14, 15, 19 and 20 cannot be properly rejected under 35 U.S.C. 103(a), and hereby request withdrawal of the rejection followed by allowance of claims 4, 5, 9, 14, 15, 19 and 20.

Additionally, the MPEP provides several guidelines for rejecting a claim under 35 U.S.C. 103(a). Specifically, reference is made to MPEP 706.2(j) *Contents of a 35 U.S.C. 103 Rejection*, which states in pertinent part:

To establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) <u>must teach or suggest all the claim limitations</u>. The teaching or suggestion to make the claimed combination and the reasonable expectation of success must both be found in the prior art and not based on applicant's disclosure. *In re Vaeck*, 947 F.2d 488, 20 USPQ2d 1438 (Fed. Cir. 1991). See MPEP § 2143 - § 2143.03 for decisions pertinent to each of these criteria. (Emphasis added)

Comments related to MPEP 706.2(j) are presented below.

#### Claims 4 and 5

ł

Claims 4 and 5 are each directly dependent on Claim 1 and therefore all the elements of Claim 1 are included in Claims 4 and 5 via the dependency. The cited prior art reference, Glenn et al, does not <u>teach or suggest all the claim limitations</u> of each of Applicants' Claims 4 and 5 at least because of the dependency of these claims to independent Claim 1. Glenn et al does not at least teach or suggest "a first *electrically conductive interconnecting element* extending through the substrate and *electrically interconnecting the mounting pad and the first electrically conductive connecting pad*," which is a part of Applicants' Claim 1.

Consequently, Applicants respectfully assert that a rejection under 35 U.S.C 103(a) would be improper because a *prima facie* case of obviousness cannot be established for at least the reason mentioned above.

Applicants respectfully request withdrawal of the rejection followed by allowance of Claims 4 and 5.

# Claim 9

Claim 9 has been canceled thereby rendering moot the rejection of Claim 9.

#### Claims 14, 15, 19 and 20

Claims 14, 15, 19 and 20 are each dependent, directly or indirectly, on Claim 11 and therefore all the elements of Claim 11 are included in Claims 14, 15, 19 and 20 via the dependency. The cited prior art reference, Glenn et al, <u>does not teach or suggest all the claim limitations</u> of each of Applicants' Claims 14, 15, 19 and 20. Glenn et al does not at least teach or suggest a semiconductor device "in which the semiconductor die is mounted on the die mounting pad whereby <u>an electrical connection</u> is formed between the metallization on the at least a portion of the bottom surface of the die and the mounting pad," which is a part of Applicants' Claim 11.

Consequently, Applicants respectfully assert that a rejection under 35 U.S.C 103(a) would be improper because a *prima facie* case of obviousness cannot be established for at least the reason mentioned above.

Applicants respectfully request withdrawal of the rejection followed by allowance of Claims 14, 15, 19 and 20.

# D. <u>Claim Rejections under 35 U.S.C. §103(a)</u> Statement of the Rejection

Claims 3, 8 and 13 have been rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al. as applied to claims 1, 6 and 11 above, and further in view of US Patent No. 6,191,477 to Hashemi.

### **Response to the Rejection**

In light of MPEP § 2143.03 described above, Applicants respectfully assert that dependent claims 3, 8 and 13 cannot be properly rejected under 35 U.S.C. 103(a), and hereby request withdrawal of the rejection followed by allowance of claims 3, 8 and 13. Additional arguments with reference to MPEP 706.2(j) *Contents of a 35 U.S.C. 103 Rejection* are presented below.

### Claims 3 and 8

Claims 3 and 8 have been canceled thereby rendering moot the rejection of these claims.

# Claim 13

ŧ

Claim 13 depends directly on Claim 11 and therefore all the elements of Claim 11 are included in Claim 13 via the dependency. The cited prior art combination of Glenn et al. and Hashemi, does not teach or suggest all the claim limitations of Applicants' Claim 13. The combination does not at least teach or suggest "a first *electrically conductive interconnecting element* extending through the substrate and *electrically interconnecting the mounting pad and the first electrically conductive connecting pad*," which is a part of Applicants' Claim 11.

Consequently, for at least this reason, Applicants respectfully assert that a rejection of Claim 13 under 35 U.S.C. 103(a) would be improper and hereby request withdrawal of the rejection followed by allowance of Claim 13.

# E. <u>Claim Rejections under 35 U.S.C. §103(a)</u> Statement of the Rejection

Claim 17 has been rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al. as applied to claim 16 above, and further in view of US Patent No. 6,084,295 to Horiuchi et al.

# **Response to the Rejection**

In light of MPEP § 2143.03 described above, Applicants respectfully assert that dependent claim 17 cannot be properly rejected under 35 U.S.C. 103(a) and hereby request withdrawal of the rejection followed by allowance of claim 17. Additional arguments with reference to MPEP 706.2(j) *Contents of a 35 U.S.C. 103 Rejection* are presented below.

## Claim 17

¢

Claim 17 depends indirectly on Claim 11 and therefore all the elements of Claim 11 are included in Claim 17 via the dependency. The cited prior art combination of Glenn et al. and Horiuchi et al, does not teach or suggest all the claim limitations of Applicants' Claim 17. The combination does not at least teach or suggest "a first *electrically conductive interconnecting element* extending through the substrate and *electrically interconnecting the mounting pad and the first electrically conductive connecting pad*," which is a part of Applicants' Claim 11.

Consequently, for at least this reason, Applicants respectfully assert that a rejection of Claim 17 under 35 U.S.C. 103(a) would be improper and hereby request withdrawal of the rejection followed by allowance of Claim 17.

### **Prior Art Made of Record**

The prior art made of record has been considered, but is not believed to affect the patentability of the presently pending claims.

### **CONCLUSION**

In light of the foregoing amendments and for at least the reasons set forth above, Applicant respectfully submits that all objections and/or rejections have been traversed, rendered moot, and/or accommodated, and that claims 1-2, 4-5, and 11-27 are in condition for allowance. Favorable reconsideration and allowance of the present application and all pending claims are hereby courteously requested. If, in the opinion of the Examiner, a telephonic conference would expedite the examination of this matter, the Examiner is invited to call the undersigned representative at (404) 610-5689.

Respectfully submitted,

P. S. Dara Reg. No. 52,793

P. S. Dara 7115 Threadstone Overlook Duluth, GA 30097 (404)-610-5689

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA, 22313-1450, on **December 23, 2005** 

1

Signature ~ Name: P. S. Dara

ä

			UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	TMENT OF COMMERC Trademark Office OR PATENTS 13-1450
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253
75	09/27/2005		EXAM	INER
AGILENT TE	CHNOLOGIES, INC.		OWENS, DO	DUGLAS W
Intellectual Pror	erty Administration		ART UNIT	PAPER NUMBER
P.O. Box 7599			2811	
Loveland, CO	80537-0599			-

Please find below and/or attached an Office communication concerning this application or proceeding.

.

PTO-90C (Rev. 10/03)

í 			
· · ·	Application No.	Applicant(s)	
	10/608,605	LEE ET AL.	
Office Action Summary	Examiner	Art Unit	
	Douglas W. Owens	2811	
The MAILING DATE of this communication eriod for Reply	appears on the cover s	heet with the correspondence addre	ss
A SHORTENED STATUTORY PERIOD FOR RE WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the ma earned patent term adjustment. See 37 CFR 1.704(b).	PLY IS SET TO EXPIRE DATE OF THIS COM 1.136(a). In no event, however iod will apply and will expire SID atute, cause the application to b ailing date of this communication	RE <u>3</u> MONTH(S) OR THIRTY (30) E IMUNICATION. r, may a reply be timely filed (6) MONTHS from the mailing date of this commu- ecome ABANDONED (35 U.S.C. § 133). n, even if timely filed, may reduce any	DAYS, unication.
tatus			
<ul> <li>1) Responsive to communication(s) filed on <u>6/</u></li> <li>2a) This action is FINAL. 2b) T</li> <li>3) Since this application is in condition for allow closed in accordance with the practice under</li> </ul>	/ <u>21/05</u> . 'his action is non-final. wance except for form er <i>Ex parte Quayl</i> e, 19	al matters, prosecution as to the me 35 C.D. 11, 453 O.G. 213.	erits is
isposition of Claims			
<ul> <li>4) Claim(s) <u>1-20</u> is/are pending in the applicate 4a) Of the above claim(s) is/are without 5) Claim(s) is/are allowed.</li> <li>6) Claim(s) <u>1-20</u> is/are rejected.</li> <li>7) Claim(s) is/are objected to.</li> <li>8) Claim(s) are subject to restriction and the subject to res</li></ul>	ion. drawn from considerat d/or election requirem	ion. ent.	
Application Papers			
<ul> <li>9) The specification is objected to by the Exam</li> <li>10) The drawing(s) filed on is/are: a) a</li> <li>Applicant may not request that any objection to Replacement drawing sheet(s) including the cor</li> <li>11) The oath or declaration is objected to by the</li> </ul>	niner. accepted or b) ☐ object the drawing(s) be held in rection is required if the e Examiner. Note the a	sted to by the Examiner. abeyance. See 37 CFR 1.85(a). drawing(s) is objected to. See 37 CFR f ttached Office Action or form PTO-	1.121(d). 152.
Priority under 35 U.S.C. § 119			
<ul> <li>12) Acknowledgment is made of a claim for fore</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority docum</li> <li>2. Certified copies of the priority docum</li> <li>3. Copies of the certified copies of the priority application from the International Bur</li> <li>* See the attached detailed Office action for a</li> </ul>	ign priority under 35 L ents have been receiv ents have been receiv priority documents hav reau (PCT Rule 17.2(a list of the certified cop	I.S.C. § 119(a)-(d) or (f). ed. ed in Application No e been received in this National Sta )). ies not received.	age
Attachment(s) 1) X Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB Paper No(s)/Mail Date	4) [] In P; /08) 5) [] N 6) [] O	terview Summary (PTO-413) aper No(s)/Mail Date otice of Informal Patent Application (PTO-15 ther:	52)
). Patent and Trademark Office	a Action Summan	Part of Paper No (Mail Date 1	20050022

# DETAILED ACTION

# Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on June 21, 2005 has been entered.

### Claim Objections

2. Claims 1 – 10 are objected to because of the following informalities: in line 7 of claim 1, --of the substrate-- should be inserted after "surfaces", since a major surface of the die is also referenced in the claim. Appropriate correction is required.

# Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1, 2, 6, 7, 11, 12, 16 and 18 are rejected under 35 U.S.C. 102(b) as being anticipated by US Patent No. 6,268,654 to Glenn et al.

Regarding claims 1 and 11, Glenn et al. teach a packaging device for a semiconductor die, (Fig. 5) comprising:

a substantially planar substrate (200) having opposed major surfaces;

Page 2

a conductive die mounting pad (222) dimensioned to accommodate the die (100), the pad being located on one of the major surfaces, and in contact with a major surface of the die;

a conductive connecting pad (221) located on the other of the major surfaces of the substrate; and

a conductive interconnecting element (220) extending through the substrate and electrically interconnecting the mounting pad and the connecting pad.

Regarding claims 2, 7, 12 and 18, Glenn et al. teach a device, in which the substrate comprises ceramic (Col. 5, lines 19 - 27).

Regarding claims 6 and 16, Glenn et al. teach a device, further comprising:

a bonding pad (204) smaller in area than the die mounting pad, the bonding pad

located on the one of the major surfaces;

an additional conductive connecting pad (209) located on the other of the major surfaces; and

an additional conductive interconnecting element (203) extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

# Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claims 4, 5, 9, 14, 15, 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al.

Regarding claims 4, 9, 14 and 19, Glenn et al. teach a device, wherein the mounting pad comprises one of copper and gold (Col. 12, lines 40 – 44). Glenn et al. do not teach forming the connecting pad and the bonding pad to comprise copper, silver, gold, nickel or tungsten. Copper, silver, gold, nickel and tungsten are well known materials that are well suited for the intended use. It would have been obvious to one of ordinary skill in the art to use the cited materials, since it is desirable to use materials that are known and suited for the intended use. The selection of a known material based on its suitability for its intended use supported a *prima facie* obviousness determination in *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Regarding claims 5, 10, 15 and 20, Glenn et al. do not teach that the conductive interconnecting element comprises tungsten. Tungsten is a known material that is well suited for use in an interconnecting element. It would have been obvious to one of ordinary skill in the art to use tungsten for the interconnect since it is a known material that is well suited for the intended use.

7. Claims 3, 8 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al. as applied to claims 1, 6 and 11 above, and further in view of US Patent No. 6,191,477 to Hashemi.

Glenn et al. do not teach a device, wherein the substrate is an epoxy laminate or silicon. Hashemi teaches a device, wherein the substrate is an epoxy laminate (Col. 3,

lines 1 - 7). It would have been obvious to one of ordinary skill in the art at the time the invention was made, to incorporate the teaching of Hashemi into the device taught by Glenn et al., since it is desirable to use materials that known and well suited for the intended use.

8. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Glenn et al. as applied to claim 16 above, and further in view of US Patent No. 6,084,295 to Horiuchi et al.

Glenn et al. do not teach a device further comprising an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located. Horiuchi et al. teach an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located. It would have been obvious to one of ordinary skill in the art to incorporate the teaching of Horiuchi et al. into the device taught by Glenn et al. since it desirable to protect the device from the elements.

#### **Response to Arguments**

9. Applicant's arguments with respect to claims 1 - 20 have been considered but are moot in view of the new ground(s) of rejection.

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Douglas W. Owens whose telephone number is 571-272-1662. The examiner can normally be reached on Monday-Friday.

EX. NO. 1002

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steven H. Loke can be reached on 571-272-1657. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Dought Ono

- Douglas W Owens Examiner Art Unit 2811

DWO

Notice of Paferances Cited	Application/Control No. 10/608,605	Applicant(s)/ Reexamination LEE ET AL.	Patent Under on
Notice of References Cited	Examiner	Art Unit	
	Douglas W. Owens	2811	Page 1 of 1
U	S. PATENT DOCUMENTS		· · · · · · · · · · · · · · · · · · ·

#### Document Number Date * Name Classification Country Code-Number-Kind Code MM-YYYY US-6,191,477 02-2001 Hashemi, Hassan S. 257/706 А в US-6,268,654 07-2001 Glenn et al. 257/704 С US-US-D Е US-US-F G US-USн T US-US-J к ŲS-US-L US-М

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	т				-	

# NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	
	v	
	w	
	x	

A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 20050922

		lr	nd	lex	( 0	of (	Clé	ain	ns				,		A	pp	lica	atio	n/Ç	on	trol	No.			Ap Re	oplie exa	can ami	t(s nat	)/Pation	ater	nt u	nder	
															1 E	0/6 xar	i08 nin	,60 ner	5						LE Ar	EEE tUr	ET nit	AL	·	T			
															C	)ou	gla	is V	<u>V.</u> (	Ow	ens				28	11							
		1	R	eje	cte	əd			_	(1	hrou C	ugh ance	nur	ner d	al)			N	No	on-	Elec	ted		A		Ар	pe	al		]			
		=	4	llo	we	d			÷		R	estri	cte	d				I	In	ter	fere	nce		0		Obj	ect	ed					
				Date	, 				Claim							aim		Date				J 											
	a l	5										5						Í		Τ			- - -			Τ	Ī	Ī	Γ				
Ĕ	Origin	9/22/0									Fina	Origin										Fina	Origin									•	
	1	1		ļ					_			51			1_								101			1							
	$\frac{2}{3}$	V V	-	$\vdash$						-		52	+		┝	$\left  - \right $			+	+	-	-	102	$\left  \cdot \right $	+	+	+	+	$\vdash$	$\left  \right $			
	4	V										54							_	_			104										
	5	1								-	-	55	+	+	+	$\square$			+	+	_	<u> </u>	105	$\left  \cdot \right $		+-		+					
	7	V						_				57											107										
	8	1								_	-	58	+	-	-	$\parallel$			+	+	_		108		-	+	+-	+	$\vdash$	$\left  \right $			
	10	V					-					60	+										110		-			+					
	11	1										61											111					-		_			
	12	V	-	-	$\vdash$	$\vdash$	$\vdash$	· ·		-		62	+	+	+	$\left  \right $			+	+	_	-	112	$\left  - \right $			┿	+	+		$\neg$		•
	14	V										64							_		_		114										
	15	V								_	<b> </b>	65	-	-	$\vdash$						-		115		+	_	+	-	┢─		_		
	17	V								-		67	-	+							- ·		117										
	18	1		_						_		68	_						_	_			118			-							
-	20	V										70	-	┼─	-						_		120	$\left  \right $	+		+-	+	┢				
	21											71											121										
	22							_		_		72	+	-	┝								122		_					$\square$			
	23			$\vdash$	$\vdash$			-	-+			74	+	+	$\vdash$	$\left  \right $					-		123		+		+	+					
	25											75			_								125				_	_					
	26	-		$\vdash$		$\square$				-	-	76	+	┢		$\left  - \right $			+	+	-		126				+	┢					
	28											78	$\top$	1	<u> </u>								128	Ľ l			$\top$		Ľ				
	29	+	<u> </u>					$\vdash$		_	<u> </u>	79	+	-	╞	$\left  \cdot \right $							129	$\vdash$		+	+	+		$\left  - \right $			
	31											81			$\square$								131						1				
	32								$-\top$	_		82						$\square$	4		_		132	$\square$	-	+	+	+	<u> </u>	$\square$			
	34	+		-	$\left  - \right $	$\square$					$\vdash$	84	+	+	$\vdash$	+			+		-		134				+	$\square$		$\square$			
	35											85			1				_		_		135	$\square$				_					
	36	+			-				-+	_	$\vdash$	86	+		╞				-+				136	$\left  \cdot \right $	+	+	+	+	+	$\left  \cdot \right $			
	38											88	t		E								138				T		E				
	39	$\square$		<u> </u>		$\left  - \right $		$\square$		_		89	+			$\square$			-	+	_		139	-		+	+	-	$\vdash$	┝╌┥			
	40	+	-		$\vdash$		$\vdash$	$\vdash$	-+-			91	+	+	+-							F	140				+-	+	<u> </u>	$\left  \right $			
	42											92	Γ						_				142	$\square$		T			_				
	43	$\square$		╞	$\vdash$			-			-	93	+-	┝	$\left  - \right $	$\vdash$		$\mid$	+	+	$\neg$	<u> </u>	143	$\mathbb{H}$		+	+	+	+	H			
	45											95											145				1		1				
	46	$\square$		-		$\left  - \right $	$\square$			_		96	<u> </u>		-	$\square$		$\square$	-		$\dashv$		146	$\vdash$			+			$\square$	$\square$		
	47										<u> </u>	98		1				H					147	$\square$				1_					
	49	$\square$								_		99		<b>—</b>						_			149		_	1	-	<b>—</b>	<b>—</b>				
L	1 50		1	L	L	L		L				100	<u>'</u>	<u> </u>		1						L	150				1		1				

.

U.S. Patent and Trademark Office

Part of Paper No. 20050922

. -

	Searc	h Notes		Appl 10/6 Exar	ication/Control No. 08,605 niner	Appli Reexa LEE	t under	
				Dou	glas W. Owens	2811		
	SEAR	CHED			SEA (INCLUDING	ARCH NO	TES STRATEGY	)
Class	Subclass	Date	Examiner			· · · · · · ·	DATE	EXMR
					EAST text search		9/22/2005	DWO
<u></u> .					·			
	· · · · · · · · · · · · · · · · · · ·							
					·			
			· · ·					
INT	ERFERENC	E SEARCH	ED		¢.			
Class	Subclass	Date	Examiner					
				·				

U.S. Patent and Trademark Office

Part of Paper No. 20050922

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	2	("5986885").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/08/08 10:22
S2	2	("6084295").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/08/08 10:25
S3	312	die same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:26
S4	985	(die chip) same (mounting adj pad)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:26
<b>S</b> 5	372	(die chip) same (mounting adj pad) same substrate	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/08/08 10:27
S6	6	(("5986885") or ("6084295") or ("6620720")).PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 12:01
S7	2226	(die chip IC) same (mount\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
S8	7479	(die chip IC) same (bond\$3 with pad) same interconnect\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:02
<b>S9</b>	2123	(die chip IC) same (bond\$3 with pad) same interconnect\$3 same (hole via)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/22 14:38
S10	2	("6191477").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/22 14:38

Search History 9/22/05 10:05:28 PM Page 1 C:\Documents and Settings\DOwens\My Documents\EAST\Workspaces\10608605.wsp

-

		· · · · · · · · · · · · · · · · · · ·				
S11	7	("5506755"   "5640048"   "5646826"   "5721454"   "5808873"   "5923084"   "6097089").PN.	UŚ-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 14:57
S12	13	("3568000"   "3582865"   "3739469"   "4535385"   "4739448"   "4866841"   "5010641"   "5102829"   "5264729"   "5291062"   "5355283"   "5397917"   "5468999").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 15:00
S13	2	("4739448"   "4855537").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/09/22 15:02

GILENT TECHNOLOGIES, INC.	
egal Department, DL429	
tellectual Property Administration	
P. O. Box 7599	
ovaland Colorado R0537-0599	

# ATTORNEY DOCKET NO. 70030259-01

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Kong Weng Lee, et al.

Serial No.: 10/608605

Filing Date: June 27, 2003

Examiner: Thomas J. Magee

Group Art Unit: 2811

Title: Packaging Device For Semiconductor Die, Semiconductor Device Incorporating Same And Method Of Making Same

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

#### **REQUEST FOR CONTINUED EXAMINATION (RCE) 37 CFR 1.114**

Subsection (b) of 35 U.S.C. 132, effective on May 29, 2000, provides for continued examination of an utility or plant application filed on or at June 8, 1995.

See The American Inventors Protection Act of 1999 (AIPA).

#### Sir:

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

NOTE: 37 CFR 1.114 to effective on May 20, 2000. If the above application was fied prior to May 29, 2000, applicant may wish to consider fiting a continue prosecution application (CPA) under CFR 1.53(d) (PTO/SE/29) Instead of a RCE to be eligible for the patient term adjustment provisions of the APPL. See Changes to Application teamination and Providence! Application Predice, Interim Rule, 65 Fed. Reg. 14885 (Mar. 20, 2000), 1233 cff. Gaz. P&L. Office 47 (Apr.11, 2000), which Established RCE practice.

#### Submission under 37 CFR 1.114

Previously submitted: Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on April 6, 2005 (Any unentwird amendment(s) reterred to above will be entered). Other: Enclosed: Amendment/Reply Affidavit(s)/Declarations(s) Information Disclosure Statement (IDS) Other: **Miscellaneous** Suspension of action is requested under 37 CFR 1.103(c) for a period of months. The fee for this Suspension is (37 CFR 1.17(i)) \$130.00. Other. RECEIVED 06/22/2005 RFEKADU1 00000025 501078 OIPE/IAP 10608605 01 FC:1251 120.00 DA JUN 2 2 2005 02 FC:1801 790.00 DA Rev 08/05 (RCE) Page

PAGE 2/3 * RCVD AT 6/21/2005 11:27:42 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/7 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):00-56

₹.

-... AVAILABLE COPY

13

AGILENT LEGAL LABS Fax:6504855487

CONTINUED EXAMINATION TRANSMITTAL (RCE) (37 CFR 1.114) (continued) ATTORNEY DOCKET NO. 70030259-01

RCE filing fee \$790.00

A Petition for Extension of Time
 One month \$120.00
 Two months \$450.00
 Three months \$1020.00
 Four months \$1590.00

Please charge to Deposit Account **50-1078** the sum of \$910.00 . At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **50-1078** pursuant to 37 CFR 1.25.

A duplicate copy of this transmittal letter is enclosed.

☐ I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450.

Date of Deposit:

Rev 06/05 (RCE)

ÓR

■ I hereby certify that this paper is being facsimile transmitted to the Commissioner for Patents on the data shown below.

Date of Facsimile: June 21, 2005

Typed Name: Linda-A. limura Signature: m

Respectfully submitted, Kong Weng L e eral By Ian Hardcastle

Attorney/Agent for Applicant(s)

Reg. No. 34,075

Date: June 21, 2005

Telephone No. 650 485 3015

PAGE 3/3 * RCVD AT 6/21/2005 11:27:42 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/7 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):00-56

Page 2 of 2

AVAILABLE COPY
Agilent Technologies Inc. Legal Dept. DL429 P.O. Box 7599 Lovaland, Colorado 80537-0599

650 485-3015 telephone 650 485-5487 faciimile Ian_hardcastle@aglient .com

P.01



Agilent Technologies Innovating the HP Way

# Facsimile

Date: June 21, 2005

Fax number:

ver: 703-872-9306 es: 3

To: Examiner Thomas J. Magee

From: Ian Hardcastle

Total pages:

Subject: US Patent Application 10/608,605 Attorney Docket: 70030259-1 Filed: June 27, 2003

Enclosed is the a Request for Continued Examination in response to the Advisory Action dated May 31, 2005.

Respectfully submitted Ian Hardcastle Reg. No. 34,075

## NOTICE

THIS MESSAGE MAY INCLUDE CONFIDENTIAL INFORMATION If you are not the person to whom this message is addressed, please notify us immediately by collect telephone call. Using this information or showing it to anyone without permission of Agilent Technologies, Inc. may be unlawful under the Uniform Trade Secrets Act and other laws.

PAGE 1/3 * RCVD AT 6/21/2005 11:27:42 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/7 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):00-56

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

NECENE 

I hereby certify that this correspondence is being transmitted via facsimile to the Commissioner for Patents at (703) 872 9306 on 6 April 2005

APR 0 6 2233

Collence Date travel 6 By Jen 2005 Juda A

 

 Image: Second state of the follow:

 Image: Second state of the follow:

 request entry of the following amendments:

PAGE 3/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DHIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

605	Di 608	Applica	•	N RECORD	RMINATIO	EE DETE	ATION Substitute		TEN	PA	
TUAN	1 OTHER						CH CD				
ENTITY	SMALL	OR	ENTITY	SMALL	turnn 2)	Co	FILED -	Con (Con	L L		
FEE	RATE		FEE	RATE	ER EXTRA	NUMBE	RFILED	NUMB		FOR	-
\$		OR	5							FEE R 1.16(a))	JAS 37 (
	XS =			x \$ =		1.	minus 20 :			R 1,16(c))	OT.
	x s =	OR		x s_=		1.	minus 3		AINS	ENDENT CLA	NDE
<u> </u>	+	OR		+5 =			rt (37	LAIM PRESEN	DENT CI	PLE DEPEND	IUL
	TOTAL	OR		TOTAL	2.	°0° in column :	n zero, ente	n 1 is less tha	n colum	difference in	8 8
		•						45 A5 AM		1	
THAN		08				rani ii	ENDED -	IS AS AN	5	603	L
ENTITY	SMALL		ENTITY	SMALL E	(Column 3)	(Catumn 2)		otumn 1)	(0	1-1-	<u></u>
ADDI-	RATE		ADDI- TIONAL	RATE	PRESENT EXTRA	NUMBER		EMAINING AFTER	RE		ļ
FPE	xs =	08	YEE	× s =	"	20	Minus	20	- Add	Total (37 CFR 1.16(c))	ŇE
	× • =			X 5 =	•	2	Minus	2	1.	Independent (37 CFR 1.16(b))	ž
		08			R 1 16(d))			OF MUS TUPLE		FIRST PRESEN	Ş
	TOTAL	UK		TOTAL						- ALAST FREGEN	
<u> </u>	ADD'L FEE	CR		ADD'L FEE							
	rr				(Column 3)	(Column 2) HIGHEST		olumn 1)		£ 1	7
ADDI- TIONAL FEE	RATE		ADDI- TIQNAL FEE	RATE	PRESENT EXTRA	NUMBER REVIOUSLY PAID FOR		MAINING AFTER ENDMENT	AM	6/05	Ž
	x \$=	OR		x \$=	*	26	Minus	30	1 · d	Total pr CFR 1.16(c))	ž
	x s=	OR		x \$=	=	. ک	Minus	A	1.	independent 37 CFR 1,16(b))	Ē
	+s=	OR		+5=	R 1.16(0))	CLALL (37 CF	DEPENDEN	OF MULTIPLE	NTATION	FIRST PRESEN	₹
	TOTAL ADD'L FEE	OR		TOTAL ADD'L FEE							
T	•		$\overline{\nabla}$	•	(Column 3)	(Column 2)		oluma 11	6		
ADDI-	RATE		ADDI-	RATE	PRESENT	HIGHEST	T	CLAIMS	RF	<u> </u>	1
TIONAL FEE			TIONAL FEE		EXTRA	REVIOUSLY PAID FOR		AFTER	AM		-
·	x s=	OR		X \$=	=		Minus			Total 37 OFR 1.16(c))	<u></u> §[
	x s=	OR		x s=	а —	•	Minus		ŀ	adependent 37 CFR 1.15(b))	۲ <u>۲</u>
•	+ s=	OR		+5_=	R 1.16(6))	OLAIM (37 CF	DEPENDEN	OF MULTIPLE	NTATION	FIRST PRESEN	₹[
			_			and damage of the second s		-			-

The Tribatest Number Previously Paid For In This SFACE is less than 5, entry 5. The Tribatest Number Previously Paid For (Total or Independent) is the highest number found in the appropriate box in column 1. This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an epplication. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed explication form to the USPTO. Time will vary depending upon the individual case. Any comments on the emount of time you require to complete this form and/or suggestions for reducing the burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patente, P.O. Box 1450, Alexandria, VA 22313-1450.

:

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

- -

AG.	ILI	ENT	LEGAL	LABS

ATTORNEY DOCKET NO. 70030259-01

Field

17

-... AVAILABLE COP

AGILENT TECHNOLOGIES, INC. Acutero Technologies, Inc. Legal Department, 0L429 Intellectual Property Administration P. O. Box 7699 Loveland, Colorado 80537-0599

• 2

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Kong Weng Lee, et al.

Serial No.: 10/608605

Filing Date: June 27, 2003

Examiner: Thomas J. Magea

Group Art Unit: 2811

Title: Packaging Device For Semiconductor Die, Semiconductor Device Incorporating Same And Method Of Making Same

COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria VA 22313-1450

# REQUEST FOR CONTINUED EXAMINATION (RCE) 37 CFR 1.114 132, effective on May 29, 2000, provides for continued examination of an utility or play

Subsection (b) of 35 U.S.C. 132, e June 8, 1995

nions Protection Act of 1999 (AIPA) See The Ar

Sir:

This is a Request for Continued Examination (RCE) under CFR 1.114 of the above-identified application.

37 CFR 1.114 is effective on May 20, 2000. If the showe appl presention application (CPA) under CFR 1.51(6) (PTC/SS/25 See Changes to Application Examination and Providentel App Office AT (Apr. 11, 2000), which Examplehead RCE precise. ne explication was filed prior to May 29, 2000, explicant may wish to consider filing a confli 255529) instead of a RCE to be eligible for the patient term adjustment provisions of the AL tol Application Practice, Interim Rule, 55 Fed. Reg. 14885 (New: 20, 2000), 1223 off. Gaz. I NOTE:

#### Submission under 37 CFR 1.114

- Previously submitted:
   Consider the amendment(s)/reply under 37 CFR 1.116 previously filed on April 6, 2005
   (Any unandered smendment(s) related to above will be antered).
   (Any unandered smendment(s) related to above will be attared). (Any unsetered amendments) reterred to above will be antared). Consider the arguments in the Appeal Brief or Reply Brief previously filed on
  - Consid

Enclosed:

- Amendment/Reply Affidavit(s)/Declarations(s)
- Information Disclosure Statement (IDS) Π Other:

#### **Miscellaneous**

Suspension of action is requested under 37 CFR 1.103(c) for a period of months. The fee for this Suspension is (37 CFR 1.17(i)) \$130.00. Other.

06/22/2005 RF	EKADU1 00000025 501078 120.00 DA	10608605		604605	
02 FC:1801	790.00 DA		JUN 2 2 2003	07	
	Raw 06/06 (R.C.2)		NOLOE 117-128	501078	Page 1 c
PAGE 2/3 * RO	CVD AT 6/21/2005 11:27:42 AM	[Eastern Daylight Time] * SVR:USP	23월년 10-EFXRF-17 * DNIS:8729306 * CSD:559485487 * DURJ	ATTON (mmss)	00-56
	-		57.59 120.51 120.51	8	410
			813		
				5001 1	ំរំរំ ក្រំរំ
				Palle	

	ed States Patent a	ND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P. O. Box 1450 Alexandria, Virginia 22: www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253	
75	90 05/31/2005		EXAM	INER	
AGILENT TE	CHNOLOGIES, INC.		MAGEE, THOMAS J		
Intellectual Prop	perty Administration		ART UNIT	PAPER NUMBER	
P.O. Box 7599	-		2811		
Loveland, CO	80537-0599		DATE MAILED: 05/31/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

•

	Application No.	Applicant(s)	
Advisory Action	10/608,605	LEE ET AL.	
Before the Filing of an Appeal Brief	Examiner	Art Unit	
	Thomas J. Magee	2811	
The MAILING DATE of this communication and	nears on the cover sheet w	ith the correspondence addres	
THE REPLY FILED 08April 2005 FAILS TO PLACE THIS AS			~
<ol> <li>The reply was filed after a final rejection, but prior to or this application, applicant must timely file one of the fo places the application in condition for allowance; (2) a (3) a Request for Continued Examination (RCE) in con following time periods:</li> </ol>	on the same day as filing a llowing replies: (1) an amend Notice of Appeal (with appea npliance with 37 CFR 1.114.	Notice of Appeal. To avoid aban Iment, affidavit, or other evidenc I fee) in compliance with 37 CFf The reply must be filed within or	donment o e, which R 41.31; or ne of the
a) The period for reply expiresmonths from the mailing	g date of the final rejection.	faith in the final scientian addition are	
b) [X] The period for reply expires on: (1) the mailing date of this A event however will the statutory period for reply expire later.	dvisory Action, or (2) the date set than SIX MONTHS from the maili	forth in the final rejection, whichever is no date of the final rejection	a later. In no
Examiner Note: If box 1 is checked, check either box (a) or (	(b). ONLY CHECK BOX (b) WHE	N THE FIRST REPLY WAS FILED V	
MONTHS OF THE FINAL REJECTION. See MPEP 706.0. Extensions of time may be obtained under 37 CFR 1.136(a). The date been filed is the date for purposes of determining the period of extension CFR 1.17(a) is calculated from: (1) the expiration date of the shortened bove, if checked. Any reply received by the Office later than three mor arred patent term adjustment. See 37 CFR 1.704(b).	(f). on which the petition under 37 CFI n and the corresponding amount o statutory period for reply originally ths after the mailing date of the fir	R 1.136(a) and the appropriate extensi f the fee. The appropriate extension for set in the final Office action; or (2) as ial rejection, even if timely filed, may re	ion fee have ee under 37 set forth in (l educe any
2. The Notice of Appeal was filed on A brief in co of filing the Notice of Appeal (37 CFR 41.37(a)), or any Since a Notice of Appeal has been filed, any reply mus AMENDMENTS	mpliance with 37 CFR 41.37 / extension thereof (37 CFR 4 t be filed within the time peri	must be filed within two months (1.37(e)), to avoid dismissal of t od set forth in 37 CFR 41.37(a).	of the dat he appeal.
NILINDING IN S	n, but prior to the date of filir	a a brief will not be entered be	cause
(a) ☐ They raise new issues that would require further (b) ☐ They raise the issue of new matter (see NOTE be	consideration and/or search elow);	(see NOTE below);	o issues fo
(c)	a corresponding number of t	inally rejected claims.	6 133063 10
NOTE: (See 37 CFR 1.116 and 41.33(a	a)).		
A . The amendments are not in compliance with 37 CFR 7	1.121. See attached Notice o	f Non-Compliant Amendment (F	10L-324).
<ul> <li>Applicant's reply has overcome the following rejection</li> <li>Newly proposed or amended claim(s) would be the non-allowable claim(s).</li> </ul>	e allowable if submitted in a s	eparate, timely filed amendmen	t canceling
7. For purposes of appeal, the proposed amendment(s): how the new or amended claims would be rejected is p The status of the claim(s) is (or will be) as follows: Claim(s) allowed:	a) 🛛 will not be entered, or provided below or appended.	b) 🔲 will be entered and an ex	planation c
Claim(s) objected to: Claim(s) rejected: 1-20			
Claim(s) vithdrawn from consideration:			
AFFIDAVIT OR OTHER EVIDENCE			
B. The affidavit or other evidence filed after a final action, because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).	but before or on the date of and sufficient reasons why th	filing a Notice of Appeal will <u>not</u> ne affidavit or other evidence is r	be entered necessary
D. The affidavit or other evidence filed after the date of fili entered because the affidavit or other evidence failed to showing a good and sufficient reasons why it is necess	ing a Notice of Appeal, but pr o overcome <u>all</u> rejections unc sary and was not earlier prese	ior to the date of filing a brief, w ler appeal and/or appellant fails ented. See 37 CFR 41.33(d)(1).	ill <u>not</u> be to provide
0. ☐ The affidavit or other evidence is entered. An explana REQUEST FOR RECONSIDERATION/OTHER	tion of the status of the claim	is after entry is below or attache	d.
1. X The request for reconsideration has been considered (See attached sheet).	but does NOT place the appl	ication in condition for allowand	e because:
12.	s). (PTO/SB/08 or PTO-1449	) Maper No(s).	
ы Ошег		1 / Va	
		EDDIE LEE	
		SUPERVISORY PATENT EXAMI	NER

Page 2

Item 3a) :

The proposed amendments to Claims 1, 6, 11, and 16 will not be entered because they raise new issues that would require further consideration and/or search.

Item 11 :

The request for reconsideration has been carefully considered, in terms of Arguments presented by Applicant relevant to Claim rejections, but these have not been found to be persuasive.

With regard to Claim 6, (pp. 6 - 7, Response) Applicant is correct in the contention that (31) is the bond pad element and (61) is an interconnecting structure. There was a mistype of numbers and (31) is correct, as stated in the earlier Non-Final action. Remaining remarks are addressed to an amendment, and as stated above, further consideration and/or search will be required.

With regard to Claim 11, (pp. 7 – 8, Response) the (unamended) claim recites, "a bonding pad located on one of the major surfaces," and Figure 1 discloses (22) a bonding pad on one of the major surfaces (Col. 3, lines 41 - 47), such that the reference reads on the recited claim.

With regard to Claims 3 and 8 (pp.8 – 10, Response), it should be noted that the Office Action recites the referenced article as evidence that multilayer laminate boards are well known and widely used in the art, a fact to which Applicant concedes (p. 9). The contention by Applicant that it would not be obvious to use the multilayer laminate boards with Wyland is not correct.

Wyland discloses (Abstract) that the invention includes a thermally conductive foam to conduct heat away from the device. As such. It is both an intent and an objecttive in the invention of Wyland to reduce heating of the device (Col. 1, lines 16 – 29). The design and use of multilayer boards with interlayer (metal) layers has been routinely used and provides an avenue for additional dissipation (See, for example, Adam, Proc. IEEE Semi-Therm Symp., 1994) Hence, the use of multilayer boards in Wyland has more than adequate motivation for combining.

With regard to Claims 5, 10, 15, and 20, (pp.10 – 12, and 16, Response), attempts to place Wilson et al. into class 438 are not germane, since Wilson et al. is a textbook and a non-patent literature source. Further, the actual cost analysis of process steps is also not germane and beyond the purview of this Office Action. In regard to signal delay, Applicant has misread the Wilson et al. reference (p. 870). For "long" lines of increased width, as present in Wyland, the advantage is to tungsten. Hence, there is both advantage and motivation for modifying Wyland and including tungsten as the interconnect.

With regard to Claim 9 (pp. 12 – 14, Response), the advantages of using copper for contact bond pads (13) (Figure 1) in Moyer et al. is conceded by Applicant (p. 13). Since a solder layer (Col. 7, lines 19 - 21) is present on bond pad 31 in Wyland, the motivation for combining Wyland and Moyer et al.is clear, i.e., to improve solder bonding to the bond pad layer (Moyer et al., Col. 2, lines 19 - 21). Prima facie obviousness is indeed established. Contentions that

Moyer et al. is non-analagous art (p. 13) are not germane, since Moyer et al. is clearly disclosing within the semiconductor device/packaging area and is dislosing a "layered structure" (Col. 2, line 54).

With regard to Claims 13 and 18 (pp. 15 - 16, Response), Horiuchi et al. disclose that the substrate 5 is a "resinous substrate" (epoxy) (Col. 3, lines 50 - 51), but do not disclose that it Is a multilayer laminate structure. Since the Electronic Packaging and Production article is used to identify such structures as routine in the art, it is apparent that a multilayer board could be used in Horiuchi et al to improve reliability and heat flow, as discussed for Claims 3 and 8. Further, as mentioned for Item 3 above, the amended claims will require further search and consideration.

With regard to Claim 19 (pp. 16 – 17, Response), as discussed for Claim 9, the advantages of using copper for contact bond pads (13) (Figure 1) in Moyer et al. is conceded by Applicant (p. 13). Since a solder layer s present on bond pad in Horuichi et al., the motivation for combining Wyland and Moyer et al. is clear, i.e., to improve solder bonding to the bond pad layer (Moyer et al., Col. 2, lines 19 - 21). Prima facie obviousness is indeed established.

The article by J. Adams, "New Correlations Between Electrical Current and Temperature Rise in PCB Traces," is included herein only as a reference to support the response above.

Notice of References Cited	Application/Control No. 10/608,605	Applicant(s)/Patent Under Reexamination LEE ET AL.		
Motice of References Cheu	Examiner	Art Unit		
	Thomas J. Magee	2811	Page 1 of 1	

# U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	в	US-			
	с	US-			
	D	US-			
	Е	US-			
	F	US-		$\mathbf{\Lambda}$	
	G	US-			
	н	US-			
	I	US-			
	J	US-			
	к	US-			
	L	US-			
	м	US-		`	

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0		$\square$			
	Р					
	Q		$\square$			
	R			Ν		
	s					
	т					

# NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Johannes Adam, "New Correlations Between Electrical Current and Temperature Rise in PCB Traces," Proc. 20 th IEEE Semi- Therm Symp., (March,2004), pp. 1-8.
	v	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 05132005

. Agilent Technologies Innovating the HP Way

•

Agilant Technologies Inc. Legal Dept. DL429 P.O. Box 7599 Loveland, Colorado 80537-0599

650 485-3015 telephone 650 486-5487 facsimile ian_hardcastle@egilent .com

P. 01

Facsimile

APR 0:6 2003

JANTHAL HAA CENTE

Date:April 6, 2005Fax number:703-872-9306To:Examiner Thomas J. MageeTotal pages:20From:Ian Hardcastle

Subject: US Patent Application 10/608,605 Attorney Docket: 70030259-1 Filed: June 27, 2003

Enclosed is the an Amendment in response to the Office Action dated February 9, 2005.

Respectfully submitted Ian Hardcastle Reg. No. 34,075

NOTICE

THIS MESSAGE MAY INCLUDE CONFIDENTIAL INFORMATION

If you are not the person to whom this message is addressed, please notify us immediately by collect telephone call. Using this information or showing it to anyone without permission of Agilent Technologies, Inc. may be unlawful under the Uniform Trade Secrets Act and other laws.

PAGE 1/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

.'

.

ACILENT TECHNOLOGIES, INC. ATTORNEY DOCKET NO. 2 Legal Department, DL429 Intellectual Property Administration Pr.O. Box 7699 Loveland, Colorado 80537-0599					). 7003	0259-01			
		IN THE UN	NITED STA	TES PATENI			OFFICE		i
inventor(s)	: Kong W	eng Lee, et	al.						
Serial No.:	10/60860	)5			E	ixaminer:	Thomas .	i. Mage	e
Filing Date	; June 27,	2003			G	iroup Art U	Init: 2811		ł
Title: Pacl Meti	Title: Packaging Device For Semiconductor Die, Semiconductor Device Incorporating Same And Method of Making Same								
COMMISSI P.O. Box 1 Alexandria	ONER FOR 450 VA 22313	PATENTS -1450							
		TRA		ETTER FOR R	ESPONSI	E/AMENDME	ENT		
Sir:									
Transmittee	l herewith is	are the follo	wing in the	above-identif	ied applic	ation:			:
🗶 Respo	nse/Amendr	nent			] Petitic	on to extend	time to re	spond	:
New fe	e as calcula	ited below			Supp!	lemental De	claration		l
🗶 No ad	ditional fee	(Address e	nvelope to	"Mail Stop Arr	endment	s")			
Other:						(Fee \$	)		
		CLAIMS	AS AMENDE	D BY OTHER TH	AN A SMA	LL ENTITY			j
(1) FOR	CLAIMS AFTER A	(2) Rémaining Mendment	(3) NUMBER EXTRA	(4) HIGHEST NU PREVIOUSLY I	MBER AID FOR	(5) PREŠENT EXTRA	(6) RATE	7) ADDITI FEE	) ONAL ES
TOTAL CLAIMS		20	MINUS	20 = 0 ×		X 50	\$	0	
INDEP. CLAIMS		2	MINUS	5 3 = 0 X 200 \$		\$	0		
FIRST	PRESENTATIO	N OF A MULT	IPLE DEPEN	DENT CLAIM			+ 360	\$	0
EXTENS	ION 1 ⁵¹ 12		2 ^{HD} MONT 450.00	H 3 RD 10		4 ^{1H} M 1590.	00 0	\$	0
	OTHER FEES \$ 0								

Charge \$0 to Deposit Account 50-1078. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 50-1078 pursuant to 37 CFR 1.2 5. Additionally please charge any fees to Deposit Account 50-1078 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this transmittal letter is enclosed.

I hereby certify that this paper is being facsimile transmitted to the Patent and Trademark Office on the data shown below:

Date of facsimile: April 6, 2005

Typed Name: Linda A, limura Ã Signature: _ numa in

Respectfully submitted, Kong Weng Lee, <b>a</b> t al.	
By	
Ian Hardcaste Attomey/Agent for Applicant(s)	
Reg. No. 34,075	
Date: April 6, 2005	

Telephone No. 650 485 3015

Rev 10/04 (TransAmd)

PAGE 2/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

RECEIVED CENTRAL PLU CENTER

APR 0 6 2005

I hereby certify that this correspondence is being transmitted via facsimile to the Commissioner for Patents at (703) 872 9306 on 6 April 2005

2005 Linda A. Iimura

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit: 2811

In re Application of:

Inventor(s): Kong Weng Lee et al.

Serial No.: 10/608,605 Examiner: Thomas J. Magee

Filed: 27 June 2003

Best Available Copy Title: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

Atty Docket: 70030259

### AMENDMENT UNDER 37 CFR § 1.116

**Commissioner** for Patents P.O. Box 1450 Alexandria VA 22313-1450

Sir:

In response to the Official Action dated 9 February 2005, the applicants respectfully request entry of the following amendments:

PAGE 3/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

# PATENT

P.04

### In the Claims

-2-

The claims currently pending in the application are as follows:

1. (currently amended) A packaging device for <u>a</u> semiconductor die, the packaging device comprising:

a substantially planar substrate having opposed major surfaces;

located on one of the major surfaces; a conductive <u>die mounting</u> pad for

5 attachment of <u>dimensioned to accommodate</u> the die with a major surface of the die in contact therewith;

a conductive connecting pad located on the other of the major surfaces; and a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad.

2. (original) The packaging device of claim 1, in which the substrate comprises ceramic.

3. (original) The packaging device of claim 1, in which the substrate comprises a material selected from epoxy laminate and silicon.

4. (original) The packaging device of claim 1, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

5. (original) The packaging device of claim 1, in which the conductive interconnecting element comprises tungsten.

PAGE 4/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

٠.

5

P.05

PATENT

6. (currently amended) The packaging device of claim 1, additionally comprising:

a bonding pad <u>smaller in area than the die mounting pad, the bonding pad located</u> on the one of the major surfaces,

-3--

an additional conductive connecting pad located on the other of the major surfaces, and

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

7. (original) The packaging device of claim 6, in which the substrate comprises ceramic.

8. (original) The packaging device of claim 6, in which the substrate comprises a material selected from epoxy laminate and silicon.

9. (original) The packaging device of claim 6, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

10. (original) The packaging device of claim 6, in which the interconnecting element comprises tungsten.

PAGE 5/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

٠.

4

9:00

USSN 10/608,605

## PATENT

11. (currently amended) A semiconductor device, comprising: a semiconductor die;

a substantially planar substrate having opposed major surfaces;

a conductive mounting pad located on one of the major surfaces, a conductive die

5 mounting pad dimensioned to accommodate the semiconductor die;

a conductive connecting pad located on the other of the major surfaces; and a conductive interconnecting element extending through the substrate and

electrically interconnecting the mounting pad and the connecting pad; and

in which the a-semiconductor die is mounted on attached to the <u>die</u> mounting pad

10 with a major surface thereof in contact with the mounting pad.

12. (original) The semiconductor device of claim 11, in which the substrate comprises ceramic.

13. (original) The semiconductor device of claim 11, in which the substrate comprises a material selected from epoxy laminate and silicon.

14. (original) The semiconductor device of claim 11, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

15. (original) The semiconductor device of claim 11, in which the conductive interconnecting element comprises tungsten.

PAGE 6/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

5

# PATENT

16. (currently amended) The semiconductor device of claim 11, additionally comprising:

a conductive bonding pad <u>smaller in area than the die mounting pad, the bonding</u> <u>pad located on the one of the major surfaces;</u>

-5-

an additional conductive connecting pad located on the other of the major surfaces;

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad, and a bonding wire extending between the semiconductor die and the bonding pad.

17. (original) The semiconductor device of claim 16, additionally comprising an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located.

18. (original) The semiconductor device of claim 16, in which the substrate comprises a material selected from ceramic, epoxy laminate and silicon.

19. (original) The semiconductor device of claim 16, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

20. (original) The semiconductor device of claim 16, in which the conductive interconnecting element comprises tungsten.

PAGE 7/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

**BLACK BORDERS** 

□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

□ FADED TEXT OR DRAWING

**BLURRED OR ILLEGIBLE TEXT OR DRAWING** 

□ SKEWED/SLANTED IMAGES

**COLOR OR BLACK AND WHITE PHOTOGRAPHS** 

**GRAY SCALE DOCUMENTS** 

**W** LINES OR MARKS ON ORIGINAL DOCUMENT

**REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY** 

**OTHER:**_____

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

. •

## PATENT

P.08

#### Remarks

This is an amendment under 37 CFR § 1.116. The purpose of this amendment is to put the claims in better form for appeal. The amendments and specific arguments in this amendment, to the extent they were not presented earlier, are now presented because they are necessitated by the new arguments of anticipation and obviousness set forth by the Examiner in the official action dated 9 February 2005. The applicants respectfully submit that these amendments do not raise new issues and do not require any further searching.

-6-

Following this amendment, claims 1-20 are active in the application.

I. CLAIM REJECTIONS UNDER 35 USC § 102(b)

A. Claims 1, 2, 4, 6, 7, and 10

Claims 1, 2, 4, 6, 7, and 10 are rejected under 35 USC § 102(b) as being anticipated by United States patent no. 5,986,885 of Wyland. The official action alleges that the limitation, "for attachment of the die with a major surface of the die in contact therewith," represents an intended use. The applicants respectfully disagree, but to advance prosecution of the application have amended Claim 1 to recite a more explicit structural limitation.

The applicants respectfully submit that Wyland's metallization 61, alleged in the official action to correspond to the die mounting pad recited in Claim 1, cannot accurately be described as "dimensioned to accommodate the die with a major surface of the die in contact therewith" as recited in Claim 1 as now amended.

Accordingly, the applicants respectfully submit that Claim 1 as now amended, and claims 2-9 that depend on Claim 1, are all patentable.

#### B. Claim 6

With reference to claim 6, the official action alleges that Wyland discloses a bonding pad, citing "(right side, Figure 6) (61) located "on" one of the major surfaces." This differs from the rejection set forth in the previous official action mailed on 23 August 2004 in which Wyland's *die bonding pad 31* was alleged to correspond to the bonding pad recited in Claim 6. In its Response to Arguments, the official action states that the applicants were incorrect and refers to

PAGE 8/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

"bonding pad (61)." However, the applicants respectfully submit that the previous official action referred to element 31, i.e., to die bonding pad 31, and not to element 61, i.e., metallization 61, as now alleged.

-7-

The applicants have amended Claim 6 to recite: "a bonding pad smaller in area than the die mounting pad, the bonding pad located on the one of the major surfaces." The applicants respectfully submit that Wyland's metalizations 61 to which die 30 is attached are substantially similar in area, as would be expected given that the die is attached to each metallization by means of a flip-chip connection. The applicants therefore respectfully submit that, in Wyland's semiconductor package, the metallization 61 alleged to correspond to the bonding pad recited in claim 6 cannot accurately be said to be smaller in area than the metallization 61 alleged in the rejection of Claim 1 to correspond to the die mounting pad recited in Claim 1.

Accordingly, the applicants respectfully submit that Claim 6 as now amended is patentable for this additional reason, and Claims 7-10 that depend on Claim 6 are also patentable.

# C. Claims 11, 12, 16, and 17

Claims 11, 12, 16, and 17 are rejected under 35 USC § 102(b) as being anticipated by United States patent no. 6,084,295 of Horiuchi et al. (*Horiuchi*).

The official action alleges that bonding pad 22 corresponds to the mounting pad recited in claim 11. The applicants respectfully thank the Examiner for clearly identifying the element allgeged to correspond to the mounting pad. The prior official action did not indicate that Horiuchi's bonding pad 22 corresponded to the mounting pad. In responding to the prior official action, the applicants took the reference to "upper surface" to refer to the upper surface of substrate 5 rather than to the upper surface of bonding pad 22. It appears that this is not what the Examiner intended.

The applicants respectfully submit that bonding pad 22 cannot accurately be said to correspond to "a conductive mounting pad located on one of the major surfaces" as recited in the original version of Claim 11. Horiuchi shows bonding pad 22 located in a region of substrate 5 outside that occupied by semiconductor chip 10. The original version of Claim 11 recites in part: "a semiconductor die attached to the mounting pad." The applicants respectfully submit that chip

PAGE 9/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

<u>-8</u>- ·

PATENT

10 cannot accurately be described as attached to bonding pad 22.

Moreover, Horiuchi shows vias 16 underlying chip 10. Figure 1 shows the ends of vias 16 adjacent chip 10 lying flush with the surface of substrate 5. The applicants therefore respectfully submit that the ends of vias 16 therefore cannot accurately be said to be "on" the major surface of the substrate. The official action provides no indication of where may be found in Horiuchi's disclosure a teaching that bonding pads similar to bonding pads 22 exist under chip 10. The applicants have been unable to find such teaching. Figures 7(a) and 7(c) referred to the prior official action show structures of pads to which bonding wires 20 are attached, and not of the vias underlying chip 10.

Nevertheless, to advance prosecution of the application and to conform Claim 11 with Claim 1, the applicants have amended Claim 11 to recite: "located on one of the major surfaces, a conductive die mounting pad dimensioned to accommodate the semiconductor die" and "in which the semiconductor die is mounted on the die mounting pad with a major surface thereof in contact with the mounting pad." The applicants respectfully submit that Horiuchi's device lacks any element described by the quoted elements of Claim 11 as now amended.

Accordingly, the applicants respectfully submit that Claim 11 as now amended is patentable. The applicants further submit that Claims 12-19 that depend on Claim 11 are patentable due to the patentability of Claim 11.

#### II. CLAIM REJECTIONS UNDER 35 USC § 103(a)

#### A. Claims 3 and 8

Claims 3 and 8 are rejected under 35 USC § 103(a) as being unpatentable over Wyland as applied to Claims 1, 2, 4, 6, 7 and 10 in view of *Innovative PCB Reinforcement*, ELECTRONIC PACKAGING AND PRODUCTION, 1 (1997) (the *Article*).

The official action states that Wyland does not disclose a substrate material composed of epoxy laminate and looks to ELECTRONIC PACKAGING AND PRODUCTION for a disclosure of this material. The official action states:

Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Wyland to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5 th para.).

PAGE 10/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

...

_9_

PATENT

The Article discloses mounting thin, small outline integrated circuit packages (TSOPs) on a multilayer reinforced epoxy laminate printed circuit board. The TSOPs are composed of a semiconductor die attached to a metal lead frame. The die and part of the lead frame are encapsulated. Portions of the lead frame remote from the die are attached to the printed circuit board by solder. The use of an epoxy laminate as the material of the printed circuit board was apparently motivated by the need for the printed circuit board to match the coefficient of thermal expansion of the TSOPs to increase the reliability of solder connections between the TSOPs and the printed circuit board.

The structure of Wyland's device is different: a semiconductor die 30 is flip-chip mounted on first circuitry metallizations 61 located on the surface of a substrate 60.

The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the thermal expansion considerations of the semiconductor die 30 of Wyland's semiconductor device are so different from those of a TSOP attached to a printed circuit board that such person would consider any teaching set forth in the Article with respect to the printed circuit board material as inapplicable to choosing the substrate material of Wyland's semiconductor package. Accordingly, the applicants respectfully submit that the cited references lack any teaching or suggestion that could properly be regarded as providing a motivation for a person of ordinary skill in the art to combine the references in the manner proposed in the official action.

The official action states that multilayer laminate boards are extremely well known in the art and widely utilized. The applicants do not dispute this. However, the applicants respectfully remind the Examiner that the fact that multi-layer boards are known does not make it obvious to modify Wyland's semiconductor device to incorporate a multilayer board absent a teaching or suggestion in the cited references that can properly regarded as a motivation for a person of ordinary skill in the art to make such modification. The applicants respectfully submit that the passage of the Article cited in the official action does not rise to this level. It simply describes an advantage that arises in the specific circumstance in which TSOPs are mounted on a PC11 printed circuit board. The applicants have been unable to find anything in the Article that teaches or suggests that this advantage would be obtained in the context of Wyland's semiconductor

PAGE 11/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

# PATENT

P.12

package in which a semiconductor die is flip-chip mounted on a substrate. The applicants have been unable to find anything in Wyland's disclosure that teaches or suggests that his semiconductor package has problems with solder joint reliability.

-10-

Moreover, the official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to attempt to modify Wyland's semiconductor package in the manner suggested in the official action.

Additionally, the applicants respectfully submit that Wyland's semiconductor package, modified as proposed in the official action, would still lack a die mounting pad, for the reason set forth above with reference to Claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 3 and 8.

The applicants therefore respectfully submit that the rejection of claims 3 and 8 is improper because the prima facie case of obviousness set forth in the official action does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

### B. Claims 5 and 10

Claims 5 and 10 are rejected under 35 USC § 103(a) as being unpatentable over Wyland as applied to Claims 1, 2, 4, 6, 7 and 10 in view of Wilson et al. (HANDBOOK OF MULTILEVEL METALLIZATION FOR INTEGRATED CIRCUITS, 868-872 (Wilson).

The official action indicates that Wyland does not disclose a conductive interconnecting element (via) comprising tungsten and looks to Wilson for a teaching of conductive interconnect elements (vias) composed of tungsten. The official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Wyland to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

The cited passage of Wilson's disclosure describes the advantages of CVD tungsten contacts and via plugs in integrated circuits. The official action proposes to apply Wilson's teachings to the choice of the material to fill through holes 62 extending through the substrate 60 of Wyland's semiconductor package. The applicants respectfully submit that the substrate of a

PAGE 12/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Davlight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

-11-

PATENT

semiconductor package cannot accurately be referred to as an integrated circuit. Accordingly, the applicants respectfully submit that the person of ordinary skill in the art would regard Wilson's teaching with respect to the material of the interlayer plugs of an integrated circuit inapplicable to the choice of material to fill the through holes 62 of Wyland's semiconductor package. Accordingly, the applicants respectfully submit that the cited passage of Wilson's disclosure does not provide a sufficient motivation for a person of ordinary skill in the art to make the combination of references proposed in the official action.

Moreover, the applicants respectfully submit that Wilson is non-analogous art and hence, is not a valid reference with respect to the invention claimed in Claims 5 and 10. The invention claimed in Claims 5 and 10 relates to a packaging device for a semiconductor die. Wilson's disclosure relates to the structure of the semiconductor die itself. The *Manual of Patent Classification* classifies Horiuchi's semiconductor device, which is analogous prior art, in class 257, subclass 690, whereas integrated circuit vias appear to fall into class 438.

The sentence that includes the passage of Wilson's disclosure cited in the official action as constituting a motivation reads: "There are also attempts to use a selective CVD tungsten because of the potential process simplification and cost savings." The applicants respectfully submit that this passage of Wilson's disclosure does not indicate whether the attempts have been successful or that the potential cost savings have been achieved. Moreover, the applicants have been unable to find any teaching in the cited passage or elsewhere in Wilson's disclosure that teaches or suggests that tungsten provides a cost advantage in an application other than in an integrated circuit. The applicants respectfully remind the Examiner that obviousness is not established if a person of ordinary skill might find it *obvious to try* to modify the teaching of one reference in accordance with the teachings of another. "[T]his is not the standard of 35 USC § 103." In re Geiger, 815 F2d 686, 688, 2 USPQ2d 1276, 1278 (Fed. Cir. 1987).

The official action additionally cites Wilson's Figure 10 as demonstrating that tungsten interconnects and inter-layer plugs reduce signal delays, and thus provide a motivation. The applicants respectfully submit that Figure 10 demonstrates that, with respect to signal delay in an integrated circuit, tungsten performs marginally better than aluminum but performs significantly worse than copper. The applicants therefore respectfully submit that, if anything, Wilson's

PAGE 13/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

-12-

#### PATENT

P.14

Figure 10 teaches away from using tungsten.

Moreover, the applicants have been unable to find anything in Wyland's disclosure that teaches or suggests that his semiconductor package is costly to manufacture and/or suffers from problems with signal delay that would provide a person of ordinary skill in the art with a motivation to look outside Wyland's disclosure for a solution to such problems.

The official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to undertake the modification of Wyland's semiconductor package proposed in the official action.

Finally, the applicants respectfully submit that Wyland's semiconductor package, modified as proposed in the official action, lacks the die mounting pad recited in Claim 1 on which Claims 5 and 10 depend for the reasons set forth above with reference to Claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest all the claim limitations recited in Claims 5 and 10.

The applicants therefore respectfully submit that the rejection of claims 5 and 10 is improper because the prima facie case of obviousness set forth in the official action does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

## C. Claim 9

Claim 9 is rejected under 35 USC § 103(a) as being unpatentable over Wyland as applied to Claims 1, 2, 4, 6, 7 and 10 in view of United States patent no. 6,620,720 of Moyer et al. (Moyer).

The official action indicates that Wyland does not disclose that the bond pad is composed of copper and looks to Moyer at (col. 2, lines 48 - 49) for a disclosure of a copper contact (bond) pad (31) (Figure 1) formed on the silicon substrate for either wire bonding or solder bump bonding. The official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer with Wyland to provide a contact (bond) pad of low cost and high conductivity (Moyer, col. 1, lines 41 - 43).

PAGE 14/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

PATENT

USSN 10/608,605

..

-13-

The applicants acknowledge that the cited passage of Moyer's disclosure describes the advantages of using copper as the material of the interconnects of an integrated circuit. However, in the lines following the cited passage of Moyer's disclosure, Moyer discloses some of the many difficulties of using copper as the material of the interconnects of an integrated circuit. Moyer discloses a solution to the problems of using copper to form the bonding pads of an integrated circuit. Moyer's solution involves the deposition of several additional layers over the copper bonding pad. The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the main motivation for adopting copper interconnects in integrated circuits, namely, maintaining low-resistance connections despite ever-decreasing feature sizes, does not apply to selecting the material of the bonding pads of Wyland's semiconductor package. The applicants respectfully submit that this absence of a motivation to use copper, together with Moyer's disclosure of the additional difficulties of using copper, means that such person would have no motivation to adopt the teaching set forth in Moyer's disclosure with respect to the material of the bonding pads of wyland's semiconductor package.

The applicants additionally submit that Moyer is non-analogous art and, hence, is not a valid reference with respect to the invention claimed in Claim 9. The invention claimed in Claim 9 relates to the structure of a packaging device for a semiconductor die. Moyer's disclosure relates to structures for the bonding pads of an integrated circuit having copper interconnects. The *Manual of Patent Classification* classifies Horiuchi's semiconductor device, which is analogous prior art, in class 257, subclass 690, whereas it classified Moyer's disclosure in class 438, subclass 612.

The official action asserts that col. 1, lines 41-43, of Moyer's disclosure provides more than sufficient motivation to use Moyer's copper contact pad in Wyland's semiconductor package. The applicants do not dispute that the cited passage of Moyer's disclosure teaches the desirability of using copper as an interconnect material in an integrated circuit. However, the portion of Wyland's semiconductor package the Examiner is proposing to modify is metallization 61 that forms part of the semiconductor package and is not part of semiconductor die 30. The applicants have been unable to find anything in Moyer's disclosure that teaches or suggests the desirability of making an element of a semiconductor package corresponding to

PAGE 15/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

-14-

### USSN 10/608,605

...

### PATENT

P.16

### Wyland's metallization 61 of copper.

Moreover, the applicants respectfully submit that the portion of Moyer's disclosure cited in the official action quotes is taken out of the context of the discussion of the problems of using copper as an interconnect material in integrated circuits that immediately follows the cited passage. The applicants respectfully submit that this portion of Moyer's disclosure would discourage a person of ordinary skill in the art from using copper as the interconnect material of an integrated circuit absent the compelling reason of high-frequency performance. The applicants further submit that Moyer is silent with respect to the suitability of copper in applications such as Wyland's metallization 61, and that this would further discourage the person of ordinary skill in the art from making the modification proposed in the official action. Moreover, in view of the caveats uttered by Moyer about the problems of using copper, Moyer's disclosure as a whole cannot reasonably be regarded as providing the person of ordinary skill in the art with a reasonable expectation of success in the event such person were to attempt to perform the proposed modification of Wyland's semiconductor package. Finally, the applicants note that they have been unable to find anything in Wyland's disclosure that teaches or suggests that the performance of his semiconductor package is unsatisfactory at high frequencies. Such teaching might motivate the person of ordinary skill in the art to ignore Moyer's teaching with regard to the difficulties of using copper, but no such teaching or suggestion can be found.

The official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to undertake the modification of Wyland's semiconductor package proposed in the official action.

Additionally, the applicants submit that Wyland's semiconductor package, modified as proposed in the official action, would still lack a die mounting pad for the reason set forth above with reference to Claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claim 9.

The applicants therefore respectfully submit that the rejection of claim 9 is improper because the prima facie case of obviousness set forth in the official action does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the

PAGE 16/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

...

-15-

rejection be withdrawn.

### D. Claims 13 and 18

Claims 13 and 18 are rejected under 35 USC § 103(a) as being unpatentable over Horiuchi as applied to Claims 11, 12, 16, and 17 in view of *Electronic Packaging and Production* (the Article).

The official action indicates that Horuichi does not disclose a substrate material composed of epoxy laminate and looks to *Electronic Packaging and Production* for a disclosure of this material. The official action states:

Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Horuichi et al. to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

The disclosure of the Article is described above with reference to claims 3 and 8.

The applicants respectfully submit that structure of Horiuchi's device package is different that of the TSOPs discussed in the Article: in Horiuchi's device package, semiconductor die 10 is attached directly to the surface of substrate 5. The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the thermal expansion considerations of Horiuchi's semiconductor device are so different from those of a TSOP attached to a printed circuit board that such person would consider any teaching set forth in the Article with respect to printed circuit board material as inapplicable to choosing the substrate material of Horiuchi's semiconductor device. Accordingly, the applicants respectfully submit that the rationale set forth in the official action for combining the cited references does not meet the requirements set forth in MPEP § 2143.

Additionally, the applicants respectfully submit that Horiuchi's semiconductor device, modified as proposed in the official action, would still lack "located on one of the major surfaces, a conductive die mounting pad dimensioned to accommodate the semiconductor die" and "in which the semiconductor die is mounted on the die mounting pad with a major surface thereof in contact with the mounting pad." for the reasons set forth above with reference to claim 11. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 13 and 18.

PAGE 17/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

..

#### -16--

#### PATENT

P. 18

The official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to undertake the modification of Horiguchi's semiconductor device proposed in the official action.

Accordingly the applicants respectfully submit that the rejection of claims 13 and 18 is improper because the official action does not set forth a prima facie case of obviousness that complies with the requirements set forth in MPEP § 2143.

# E. Claims 15 and 20

Claims 15 and 20 are rejected under 35 USC § 103(a) as being unpatentable over Horiuchi as applied to Claims 11, 12, 16, and 17 in view of Wilson.

The official action indicates that Horuichi does not disclose a conductive interconnecting element (via) comprising tungsten and looks to Wilson for a disclosure of this material. The official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Horuichi et al. to reduce costs (p. 868, lines 11-12) and reduce signal delays (p. 872, Figure 10).

For reasons corresponding to those described above with reference to Claims 5 and 10, the applicants respectfully submit that the rejection of claims 15 and 20 is improper because the prima facie case of obviousness set forth in the official action does not comply with the requirements set forth in MPEP § 2143. Specifically, the official action does not set forth a motivation that complies with the requirements set forth in MPEP § 2143, the official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to undertake the modification of Horiuchi's semiconductor device proposed in the official action and the proposed combination of references does not teach or suggest all the claim limitations.

# F. Claim 19

Claim 19 is rejected under 35 USC § 103(a) as being unpatentable over Horuichi as

PAGE 18/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

AGILENT LEGAL LABS

. ۰

## USSN 10/608,605

#### -17-

### PATENT

applied to Claims 11, 12, 16, and 17 in view of Moyer and Wyland.

The official action states that Horuichi does not disclose that the mounting pad, bond pad, and connecting pad are composed of copper and looks to Wyland for a teaching of a mounting pad and a connecting pad (63) composed of copper and looks to Moyer for a teaching of a copper contact (bond) pad (13) (Figure 1) formed on the silicon substrate for either wire bonding or solder bump bonding. The official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. and Wyland with Hornichi et al. to provide a metallic contact structures of low cost and high conductivity (Moyer et al., col. 1, lines 41-43).

For reasons corresponding to those described above with reference to Claim 9, the applicants respectfully submit that the rejection of claim 19 is improper because the prima facie case of obviousness set forth in the official action does not comply with the requirements set forth in MPEP § 2143. Specifically, the official action does not set forth a motivation that complies with the requirements set forth in MPEP § 2143, the official action does not indicate where in the cited references may be found a teaching or suggestion that would provide a person of ordinary skill in the art with a reasonable expectation of success in the event such person were to undertake the modification of Horiuchi's semiconductor device proposed in the official action and the proposed combination of references does not teach or suggest all the claim limitations.

The applicants respectfully request that the amendments set forth above be entered and that Examiner reconsider the rejection of the rejected claims. The applicants believe that the application as now amended is in condition for allowance, and respectfully request such favorable action. If any matters remain outstanding in the application, the Examiner is respectfully invited to telephone the applicant attorney at (650) 485-3015 so that these matters may be resolved.

PAGE 19/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

•

-

÷

ł

USSN 10/608,605

. .

-18--

PATENT

Respectfully submitted,		
Kong Weng Lee et al.		
1 A		
Ian Hardcastle Reg. No. 34,075		
Dated: 050406		
Tel.: (650) 485-3015		

Agilent Technologies, Inc. Legal Department, MS DL429 P.O. Box 7599 Loveland, CO 80537-0599

PAGE 20/20 * RCVD AT 4/6/2005 11:48:18 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):17-00

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

☐ FADED TEXT OR DRAWING

**BLURRED OR ILLEGIBLE TEXT OR DRAWING** 

SKEWED/SLANTED IMAGES

**COLOR OR BLACK AND WHITE PHOTOGRAPHS** 

**GRAY SCALE DOCUMENTS** 

A LINES OR MARKS ON ORIGINAL DOCUMENT

□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

• OTHER: _____

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

· PTO/SB/06 (08-03)

Approved for use through 7/31/2006. OMB 0651-0032



This collection of information is required by 37 CFR 1.16. The information is required to data in retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

•

а

	ed States Patent an	ID TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandra, Virginia 22. www.uspto.gov	TMENT OF COMMERCE Trademark Office OR PATENTS 313-1450	-lu
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	]
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253	-
75	90 02/09/2005		EXAMINER		7
AGILENT TECHNOLOGIES, INC.			MAGEE, THOMAS J		
Legal Department, DL429 Intellectual Property Administration P.O. Box 7599 Loveland, CO 80537-0599			ART UNIT	PAPER NUMBER	٦
			2811 DATE MAILED: 02/09/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

•	Application No.	Applicant(s)				
	10/608,605	LEE ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thomas J. Magee	2811				
The MAILING DATE of this communication	appears on the cover sheet w	ith the correspondence address				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by ste Any reply received by the Office later than three months after the mi- earned patent term adjustment. See 37 CFR 1.704(b).	PLY IS SET TO EXPIRE <u>3</u> M N. 1.136(a). In no event, however, may a r reply within the statutory minimum of thir iod will apply and will expire SIX (6) MON itute, cause the application to become AB ailing date of this communication, even if	ONTH(S) FROM eply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communication. IANDONED (35 U.S.C. § 133). timely filed, may reduce any				
Status						
1) Responsive to communication(s) filed on 23	<u>3 November 2004</u> .					
2a) This action is <b>FINAL</b> . 2b) This action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice unde	er Ex parte Quayle, 1935 C.D	). 11, 453 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-20 is/are pending in the applicati	on.					
4a) Of the above claim(s) is/are with	Irawn from consideration.					
5) Claim(s) is/are allowed.						
6) Claim(s) <u>1-20</u> is/are rejected.						
7) Claim(s) is/are objected to.	Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and	d/or election requirement.					
Application Papers	•					
9) The specification is objected to by the Exam	iner.					
10) The drawing(s) filed on is/are: a) 🗍 a	accepted or b) objected to	by the Examiner.				
Applicant may not request that any objection to t	he drawing(s) be held in abeyar	nce. See 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the cor	rection is required if the drawing	(s) is objected to. See 37 CFR 1.121(d).				
11) The oath or declaration is objected to by the	Examiner. Note the attached	d Office Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for fore	ign priority under 35 U.S.C. §	a 119(a)-(d) or (f).				
a) All b) Some * c) None of:						
1. Certified copies of the priority docume	ents have been received.					
2. Certified copies of the priority docume	ents have been received in A	pplication No				
3. Copies of the certified copies of the p	riority documents have been	received in this National Stage				
application from the International Bur	eau (PCT Rule 17.2(a)).					
- See the attached detailed Office action for a	ist of the certified copies not	receivea.				
Attachment(s)						
1) 🔲 Notice of References Cited (PTO-892)	4) 🗌 Interview S	Summary (PTO-413)				
2) 🗌 Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s	s)/Mail Date				
Paper No(s)/Mail Date	6) 🗌 Other:					
5. Patent and Trademark Office TOL -326 (Rev. 1-04) Office	Action Summary	Part of Paper No /Mail Date 02022005				

4

Part of Paper No./Mail Date 02022005

# DETAILED ACTION

# Claim Rejections – 35 U.S.C. 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 2, 4, 6, 7, and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Wyland (US 5,986,885).

3. Regarding Claim 1, Wyland discloses a packaging device for semiconductor die, comprising:

a substantially planar substrate having opposed major surfaces (60) (Figure 6),

a conductive "mounting pad" (61) located on one of the major surfaces,

a conductive "connecting pad" (63) located on the other of the major surfaces, and

a conductive interconnecting element (62) extending through the substrate (60) and

electrically interconnecting the mounting pad (61) and connecting pad (63).

The limitation, *"for attachment of the die with a major surface of the die in contact therewith,"* represents an intended use. A recitation of the intended use of the claimed invention must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim. See *In re Casey*, 370 F.2d

Page 2
576, 152 USPQ 235 (CCPA 1967) and *In re Otto*, 312 F.2d 937, 939, 136 USPQ 458, 459 . (CCPA 1963).

4. Regarding Claims 2 and 7, Wyland discloses (Col. 7, lines 22 – 25) that the substrate comprises ceramic.

5. Regarding Claims 4 and 9, Wyland discloses (Col. 7, lines 31 – 39) that the mounting pad (61), and the connecting pad (63) are composed of copper.

6. Regarding Claim 6, Wyland discloses the packaging device of Claim 1, additionally comprising:

a bonding pad (right side, Figure 6) (61) located "on" one of the major surfaces,

an additional conductive connecting pad (63, right side) located on the other of the major surfaces, and

an additional conductive interconnecting element (62, right side) extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

7. Claims 11, 12, 16, and 17 are rejected under 35 U.S.C. 102(b) as being anticipated by Horiuchi et al. (US 6,084,295).

8. Regarding Claim 11, Horuichi et al. disclose a semiconductor device, comprising: a substantially planar substrate having opposed major surfaces (5) Figure 1),

Page 3

a conductive "mounting pad" (upper surface) (22) located on one of the major surfaces,

a conductive connecting pad located on the other of the major surfaces (24) (Figure 1) a conductive interconnecting element (at18) extending through the substrate and electrically connecting the mounting pad and the connecting pad (Col. 3, lines 59 – 63), and

a semiconductor die (10) (Figure 1) attached to the mounting pad.

9. Regarding Claims 12 and 18, Horiuchi et al. discloses (Col. 6, lines 1 – 3) that the substrate is ceramic.

10. Regarding Claim 16, the three claim elements are discussed in Claim 11. Further, Horiuchi et al. disclose a bonding wire (20) (Figure 1) extending between the semiconductor die (10) and the bonding pad.

11. Regarding Claim 17, Horiuchi et al. disclose that an encapsulant (34) (Figure 1) encapsulates the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located (Col. 5, lines 34 - 37).

### Claim Rejections – 35 U.S.C. 103

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office Action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art

are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

13. Claims 3 and 8 are rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Electronic Packaging and Production ("Innovative PCB Reinforcement," (February, 1997), p. 1).

14. Regarding Claims 3 and 8, Wyland does not disclose a substrate material composed of epoxy laminate. However, epoxy laminate substrates are well known and widely used in the art. Electronic Packaging and Production discloses (p. 1, middle column, bottom para.) that epoxy laminate substrates have been in use for almost a decade. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Wyland to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

15. Claims 5 and 10 are rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Wilson et al. ("Handbook of Multilevel Metallization for Integrated Circuits," Noyes Publ., Westwood, New Jersey, (1993), p. 868 – 872).

ί

16. Regarding Claims 5 and 10, Wyland does not disclose a conductive interconnecting element (via) comprising tungsten. Wilson et al. disclose that conductive interconnect elements (vias) composed of tungsten are well established in the art (p.868, lines 7 – 12). It would have

Page 5

been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Wyland to reduce costs (p. 868, lines 11 – 12) and reduce signal delays (p. 872, Figure 10).

17. Claim 9 is rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Moyer et al. (US 6,620,720 B1). 18.Regarding Claim 9, Wyland discloses (Col. 7, lines 31 - 39) that the mounting pad (61), and the connecting pad (63) are composed of copper, but does not disclose that the bond pad is composed of copper. Moyer et al. disclose (Col. 2, lines 48 - 49) that a copper contact (bond) pad (31) (Figure 1) is formed on the silicon substrate for either wire bonding or solder bump bonding. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. with Wyland to provide a contact (bond) pad of low cost and high conductivity (Moyer et al., Col. 1, lines 41 - 43).

18. Claims 13 and 18 are rejected under 35 103(a) as being unpatentable over Horiuchi et al., as applied to Claims11, 12, 16, and 17, and further in view of Electronic Packaging and Production.

19. Regarding Claims 13 and 18, Horuichi et al. do not disclose a substrate material composed of epoxy laminate. However, epoxy laminate substrates are well known and widely used in the art. Electronic Packaging and Production discloses (p. 1, middle column, bottom para.) that epoxy laminate substrates have been in use for almost a decade. Hence, it would have been

Page 6

184 of 265

obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Horuichi et al. to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

20. Claims 15 and 20 are rejected under 35 103(a) as being unpatentable over Horiuchi et al., as applied to Claims 11, 12, 16, and 17, and further in view of Wilson et al.

21. Regarding Claims 15 and 20, Horuichi et al. do not disclose a conductive interconnecting element (via) comprising tungsten. Wilson et al. disclose that conductive interconnect elements (vias) composed of tungsten are well established in the art (p.868, lines 7 - 12). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Horuichi et al. to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

22. Claim 19 is rejected under 35 103(a) as being unpatentable over Horuichi et al., as applied to Claims 11, 12, 16, and 17, and further in view of Moyer et al. and Wyland.

23. Regarding Claim 19, Horuichi et al. do not disclose that the mounting pad, bond pad, and connecting pad are composed of copper. However, Wyland discloses (Col. 7, lines 31 - 39) that the mounting pad (61), and the connecting pad (63) are composed of copper. Moyer et al. disclose (Col. 2, lines 48 - 49) that a copper contact (bond) pad (13) (Figure 1) is formed on the silicon substrate for either wire bonding or solder bump bonding. It would have been obvious to

Page 7

one of ordinary skill in the art at the time of the invention to combine Moyer et al. and Wyland with Horuichi et al. to provide a metallic contact structures of low cost and high conductivity (Moyer et al., Col. 1, lines 41 - 43).

#### **Response to Arguments**

24. Arguments of Applicant with respect to claim rejections have been carefully considered, but these have been found to be unpersuasive. With regard to Claim 1, the limitation recited in the amended claim represents an intended use and does not result in a structural distinction relevant to the prior art, as discussed in the Office Action.

With regard to Claim 6, Applicant is incorrect in the contention (pp. 6 - 7, Response) that the bonding pad (61) on the right side is not on one of the major surfaces. Figure 6 clearly discloses this location.

The contention that the pad 22 of Horiuchi et al. is not conducting (pp. 7 - 8, Response) is not correct. In order for the pad to be used as an electrical connection, it is essential that the pad be conducting. Further, the contention that there is no conductive pad on the "other" side is not germane, since a pad is shown (Figure 1) (24). Additionally, metal is plated inside via 18 to form an interconnecting element (Col. 3, lines 59 - 63).

In regard to the ELECTRONIC PACKAGING AND PRODUCTION reference (pp. 8 – 9, Response), contrary to allegations of Applicant, there is more than adequate rationale for combining references, as stated in the Office Action. Additionally, as stated in the Office Action, the

use of multilayer laminate boards are extremely well known in the art and widely utilized.

With regard to Claims 5 and 10, Applicant is incorrect in the allegation that the Wilson et al. textbook reference refers to a multilayer structure and does not teach the use of vias (pp. 10 – 11, Response). The reference states that tungsten vias have been used since 1983. Wilson states that *multilevel metallizations use a blanket deposition and etchback for formation*. There is no statement or implication that multilevels are required for via formation. Cost savings (p.868, lines 11 - 12) are indeed recited as a part of a selective deposition process. Reduction in signal delays are also present, as shown clearly in Figure 10, page 872 in a comparative analysis.

Allegations by Applicant that the combination of Moyer et al. and Wyland is not warranted (pp. 11 – 12, Response) are incorrect. There is more than sufficient motivation (Moyer et al., Col. 1, lines 41 – 43) to use the copper contact pad of Moyer et al. in Wyland. No probative data has been presented to suggest otherwise.

Commentary on Arguments presented for Claims 13 and 18 and Claims 15 and 20 (pp. 13 – 15) has been discussed above.

Allegations by Applicant regarding the applicability of Moyer as a secondary reference are not germane. There is adequate motivation for combining references (Moyer et al., Col. 1, lines 41 - 43). Applicant is reminded that the test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference, nor Is it that the claimed invention must be expressly suggested in any one or all of the references.

Rather, the test is what the combined teachings of the references would have suggested to those of ordinary skill in the art. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981).

For the reasons stated above, the rejection is maintained.

#### Conclusions

24. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the Examiner should be directed to **Thomas Magee**, whose telephone number is **(571) 272 1658.** The Examiner can normally be reached on Monday through Friday from 8:30AM to 5:00PM (EST). If attempts to reach the Examiner by telephone are unsuccessful, the examiner's supervisor, **Eddie Lee**, can be reached on **(571) 272-1732**. The fax

Page 10

number for the organization where this application or proceeding is assigned is (703)

872-9306.

-4

.

EDDIE LEE SIDE-HAUSORE PATENT EXAMINER IECHNOLOGY CENTER 2800

Thomas Magee February 2, 2005

Index of Claims			Application/Control No.						Applicant(s)/Patent under Reexamination					
			10/608,605 Examiner						LEE ET AL. Art Unit					
		Thomas J. Magee							2811					
√ Rejected – (Through Cance	numera	I) Non-Elected							Арр	eal				
= Allowed + Restri	cted		1	Inter	feren	ice	0	Objected						
Claim Date Claim	T	Dat	Date			Claim	1	Date					1	
			Ī						TĪ	T	Τ		1	
Fina Fina						Fina								
					コー	101							-	
	╉╌╂╌╂					102	╞╴┨		┼╌┤		+		4	
4 54						104					1		1	
	┼─┼─┼					105	$\left  \right $	-	+		+		-	
						107							]	
8 58						108							4	
	╉╌┼╌╂					110			+				1	
11 61						111							1	
	+					112	$\left  - \right $		$\left  - \right $				-	
						114			1.				]	
					$\neg$	115							-	
	┽╼┤╾┼					116			+				1	
18 68						118							1	
	+				_	119	$\left  - \right $		$\left  \right $				-	
	┼━┼╾┼╴				┥┟	120	┟╌┤		+					
22 72					$\exists$	122	$\square$							
			$\left  - \right $			123	$\left  \right $		$\left  \right $				-	
	+	·			-	124			$\left\{ -\right\}$				1	
26 76						126							-	
	┼─┼─┼-		$\left  - \right $			127							-	
						129							1	
					[	130			-				-	
	┼─┼─┼		$\left  \cdot \right $			131		_	╋	-			1	
33 83						133	$\square$						1	
	+++				┥╽	134	$\left  - \right $		╂		+		4	
	┼─┼─┼╴		$\left  - \right $			135	$\left  - \right $		+		+-		1	
37 87						137			П				1	
	+		$\left  \right $		-	138	$\left  \right $		+		+		ł	
						140			$\square$				j	
41 91						141	П		П		П		1	
	+++	+ +	$\left  - \right $		┥┟	142	$\vdash$		┼╌┼		+		-	
					╧┤┟	144							1	
45 95						145	Π				$\square$		-	
	╂╌┼╌┼					146	-		┢──┤		+		4	
					ł	148					$\Box$		]	
49 99			П		-  [	149			F	1	$\square$		4	
	1				L	150			Ц				J	

U.S. Patent and Trademark Office

Part of Paper No. 02022005





U.S. Patent and Trademark Office

Part of Paper No. 08142004





U.S. Patent and Trademark Office

Part of Paper No. 08142004

Agilem Technologies Inc. Legal Dept. DL429 P.O. Box 7599 Loveland, Colorado 80537-0599

650 485-3015 telephone 650 485-5487 faceimile ian_hardcastle@agilent .com

P. 01

RECEIVED CENTRAL FAX CENTER NOV 2 3 2004

703-872-9306

19



Agilent Technologies

### Facsimile

Date:November 23, 2004Fax number:To:Examiner Thomas J. MageeTotal pages:From:Ian Hardcastle

Subject: US Patent Application 10/608,605 Attorney Docket: 70030259-1 Filed: June 27, 2003

Enclosed is the an Amendment in response to the Office Action dated August 23, 2004.

Respectfully submitted, Ian Hardcastle Reg. No. 34,075

NOTICE THIS MESSAGE MAY INCLUDE CONFIDENTIAL INFORMATION If you are not the person to whom this message is addressed, please notify us immediately by collect telephone call. Using this information or showing it to anyone without permission of Agilent Technologies, Inc. may be unlawful under the Uniform Trade Secrets Act and other laws.



PAGE 1/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

Fax: 6504855487 Nov 23 2004 11:26 P.02 AGILENT TECHNOLOGIES, INC. PATENT APPLICATION Legal Department, DL429 Intellectual Property Administration ATTORNEY DOCKET NO. __70030259-1 P. O. Box 7599 Loveland, Colorado 80537-0599 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE Inventor(s): Kong Weng Lee et al. Examiner: Thomas J. Magee Serial No .: 10/608,605 Filing Date: June 27, 2003 Group Art Unit: 2811 PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE Title: INCORPORATING SAME AND METHOD OF MAKING SAME RECEIVED COMMISSIONER FOR PATENTS PO Box 1450 **CENTRAL FAX CENTER** Alexandria, VA 22313-1450 NOV 2 3 2004 TRANSMITTAL LETTER FOR RESPONSE/AMENDMENT Sir-Transmitted herewith is/are the following in the above-identified application: Response/Amendment ()Petition to extend time to respond  $(\mathbf{X})$ () Supplemental Declaration New fee as calculated below ()No additional fee (Address envelope to "Mail stop Non-Fee Amendments")  $(\mathbf{X})$ () Other: (fee \$ CLAIMS AS AMENDED BY OTHER THAN A SMALL ENTITY (4) (5) (6) (2) (3) (7) (1) HIGHEST NUMBER FOR CLAIMS REMAINING NUMBER PRESENT RATE ADDITIONAL PREVIOUSLY PAID FOR AFTER AMENDMENT **EXTRA** EXTRA FEES TOTAL MINUS X CLAIMS 20 20 ٥ \$18 ŝ INDEP. MINUS 3 0 х \$88 \$ 2 _ CLAIMS

] FIRST PRESENTATION OF A MULTIPLE DEPENDENT CLAIM \$300 \$ 0 + 2ND MONTH EXTENSION 1ST MONTH 3RD MONTH **4TH MONTH** \$ o FEE \$430.00 \$110.00 \$980.00 \$1530.00 ŝ OTHER FEES TOTAL ADDITIONAL FEE FOR THIS AMENDMENT ¢. ٥

to Deposit Account 50-1078. At any time during the pendency of this Charge Ş 0 application, please charge any fees required or credit any overpayment to Deposit Account 50-1078 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 50-1078 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

I hereby certify that this paper is being facsimile transmitted to the Patent and Trademark Office on the date shown below.

Data of Facsimila: Nov. 23, 2004

Typed Name: Linda A. limura Signature:

Respectfully submitted, Kong Wieng L lan Harddasti

Attorney/Agent for Applicant(s) Reg. No. 34,075

Date: Nov. 23, 2004

PAGE 2/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

Ô

0

AGI'LENT LEGAL LABS

I hereby certify that this correspondence is being transmitted via facsimile to the Commissioner for Patents at (703) 872 9306 on 23 November 2004.

160.23 2004 Linda A. Jimura

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Inventor(s): Kong Weng Lee et al.

Serial No.: 10/608,605

Group Art Unit: 2811 Examiner. Thomas J. Magee

Filed: 27 June 2003

Title: Packaging Device for Semiconductor Die, Semiconductor Device Incorporating

Same and Method of Making Same

Atty Docket: 70030259

RECEIVED CENTRAL FAX CENTER NOV 2 3 2004

#### AMENDMENT

**Commissioner** for Patents P.O. Box 1450 Alexandria VA 22313-1450

Sir:

In response to the Official Action dated 23 August 2004, please amend the application as follows:

PAGE 3/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

**BLACK BORDERS** 

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

□ FADED TEXT OR DRAWING

□ BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER:

### IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

#### PATENT

#### In the Claims

-2-

The claims currently pending in the application are as follows:

1. (currently amended) A packaging device for semiconductor die, the packaging device comprising:

a substantially planar substrate having opposed major surfaces;

<u>located on one of the major surfaces</u>, a conductive mounting pad <u>for attachment of</u> the die with a major surface of the die in contact therewith; <del>located on one of the major</del> surfaces;

a conductive connecting pad located on the other of the major surfaces; and a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad.

2. (originally presented) The packaging device of claim 1, in which the substrate comprises ceramic.

3. (originally presented) The packaging device of claim 1, in which the substrate comprises a material selected from epoxy laminate and silicon.

4. (originally presented) The packaging device of claim 1, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

5. (originally presented) The packaging device of claim 1, in which the conductive interconnecting element comprises tungsten.

# BEST AVAILABLE COPY

PAGE 4/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

#### PATENT

6. (originally presented) The packaging device of claim 1, additionally comprising:

a bonding pad located on the one of the major surfaces,

an additional conductive connecting pad located on the other of the major surfaces, and

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

. –3–

7. (originally presented) The packaging device of claim 6, in which the substrate comprises ceramic.

8. (originally presented) The packaging device of claim 6, in which the substrate comprises a material selected from epoxy laminate and silicon.

9. (originally presented) The packaging device of claim 6, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

10. (originally presented) The packaging device of claim 6, in which the interconnecting element comprises tungsten.

11. (originally presented) A semiconductor device, comprising: a substantially planar substrate having opposed major surfaces; a conductive mounting pad located on one of the major surfaces; a conductive connecting pad located on the other of the major surfaces; a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad; and a semiconductor die attached to the mounting pad.

PAGE 5/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

÷

#### PATENT

12. (originally presented) The semiconductor device of claim 11, in which the substrate comprises ceramic.

13. (originally presented) The semiconductor device of claim 11, in which the substrate comprises a material selected from epoxy laminate and silicon.

14. (originally presented) The semiconductor device of claim 11, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

15. (originally presented) The semiconductor device of claim 11, in which the conductive interconnecting element comprises tungsten.

16. (originally presented) The semiconductor device of claim 11, additionally comprising:

a conductive bonding pad located on the one of the major surfaces;

an additional conductive connecting pad located on the other of the major surfaces;

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad, and a bonding wire extending between the semiconductor die and the bonding pad.

17. (originally presented) The semiconductor device of claim 16, additionally comprising an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located.

18. (originally presented) The semiconductor device of claim 16, in which the substrate comprises a material selected from ceramic, epoxy laminate and silicon.

PAGE 6/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

#### PATENT

19. (originally presented) The semiconductor device of claim 16, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

. -5-

20. (originally presented) The semiconductor device of claim 16, in which the conductive interconnecting element comprises tungsten.

PAGE 7/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

□ FADED TEXT OR DRAWING

□ BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER:

### IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

PATENT

#### Remarks

-6-

Claims 1-20 are active in the application.

I. CLAIM REJECTIONS UNDER 35 USC § 102(b)

Claims 1, 2, 4, 6, 7 and 10 are rejected under 35 USC § 102(b) as being anticipated by United States patent no. 5,986,885 of Wyland. The applicants respectfully traverse the rejection on the grounds that Wyland does not disclose every element of claims 1, 2, 4, 6, 7 and 10 as now amended.

Wyland's Figure 6 shows die 30 attached to first circuitry metallizations 61 by flip-chip bonding. The applicants respectfully submit that Wyland's first circuitry metallizations do not constitute a mounting pad in the sense in which the term is used in the application, i.e., a pad to which a semiconductor die is attached with the major surface of the die in contact with the mounting pad. The applicants have amended claim 1 accordingly. The applicants respectfully submit that Wyland neither teaches nor suggests "a conductive mounting pad for attachment of the die with a major surface of the die in contact therewith", as recited in claim 1 as now amended. Accordingly, the applicants respectfully submit that claim 1 is allowable.

The applicants further submit that claims 2-10, which depend on claim 1, are allowable because of their dependence on claim 1.

With regard to claim 6, the official action alleges that Wyland discloses a bonding pad, citing "(right side, Figure 6) (31) (Col. 7, lines 19 - 21)." The applicants respectfully disagree. Wyland's bonding pads 31 are described at col. 6, lines 48-49, as being "on the surface of die 30" and are clearly shown that way in Figure 6. The passage of Wyland's disclosure cited in the official action additionally describes the bonding pads 31 as being attached to first circuitry metallizations 61 by conventional means such as solder 59. Wyland's bonding pads 31 are shown in Figure 6 as being separated from the major surface of substrate 60 by solder 59. Thus, the applicants respectfully submit that Wyland's bonding pads 31 are not part of the semiconductor package. The applicants further submit that Wyland's bonding pads 31 cannot accurately be described as being

# BEST AVAILABLE COPY

PAGE 8/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

#### PATENT

P.09

"on the one of the major surfaces [of the planar substrate]". Therefore, the applicants respectfully submit that Wyland does not disclose "a bonding pad located on the one of the major surfaces" as recited in claim 6 and that claim 6 is allowable for this additional reason.

-7--

Claims 11, 12, 16 and 17 are rejected under 35 USC § 102(b) as being anticipated by United States patent no. 6,084,295 of Horiuchi et al. (*Horiuchi*). The applicants respectfully traverse the rejection on the grounds that Horiuchi does not disclose every element of claims 11, 12, 16 and 17.

The official action alleges that Horiuchi discloses "a conductive "mounting pad" (upper surface) (Figures 1, 7(a) and 7(c)) (Col. 6, line 64 Col. 7, line 2) located on one of the major surfaces ... a conductive interconnecting element (42) extending through the substrate and electrically connecting the mounting pad and the connecting pad (Col. 6, line 64 - Col. 7, line 2); and a semiconductor die (10) (Figure 1) attached to the mounting pad."

In the embodiment shown in Horiuchi's Figure 1, a die 10 is attached to the major surface of a substrate 5. The applicants have been unable to find anything in Horiuchi's description of Figure 1 that teaches or suggests that the portion of the major surface of the substrate underlying the die is conducting. In Horiuchi's Figure 1, the vias underlying the die are given a reference numeral (16) different from that (18) assigned to the vias to which bonding wires are attached. Thus, there is nothing in Horiuchi's disclosure that teaches or suggests that vias 16 underlying the die are structured similarly to the vias 18 to which bonding wires are attached and that are shown in detail in Figure 2. Moreover, the applicants have been unable to find anything in Horiuchi's disclosure that teaches or suggests that any conductive structure exists located on the major surface of substrate 5 to which die 10 is attached. Since none of the vias 16 extends over the major surface of substrate 5 underneath die 10, the applicants respectfully submit that the embodiment of Horiuchi's semiconductor device does not comprise "a conductive mounting pad *located on* one of the major surfaces;" as recited in claim 11.

Horiuchi's Figures 7(a) and 7(b) show variations on the circuit board structure

PAGE 9/19 * RCVD AT 11/23/2004 2:17:00 PM reastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

shown in Figure 1. In particular, these Figures show different structures of the vias 18 to which the bonding wires are attached (see Figures 7(a) and 7(b) and col. 6, line 67-col. 7, line 1). The applicants have been unable to find anything in Horiuchi's disclosure that teaches or suggests that the vias 16 underlying die 10 could be structured similarly to the vias 42 shown in Figures 7(a) and 7(b). Moreover, even if the vias 16 underlying die 10 were structured similarly to the vias 42 shown in Figures 7(a) and 7(b), the resulting structure would not comprise "a conductive mounting pad *located on* one of the major surfaces [of a substantially planar substrate]." No part of the vias 42 extends over the major surface of substrate 5 on which the die 10 is mounted. Additionally, in the variations shown in Figures 7(a) and 7(b), the solder bumps 12 are located on the end surfaces of the vias 42 that extend through the substrate 5. No part of the vias 42 extends over the major surface of substrate 5 opposite that on which the die 10 is mounted. The variations shown in Figures 7(a) and 7(b) therefore additionally lack "a conductive connecting pad located on the other of the major surfaces," as recited in claim 11.

-8-

Accordingly, the applicants respectfully submit that Horiuchi cannot accurately be said to disclose at least "a conductive mounting pad located on one of the major surfaces [of a substantially planar substrate]", as recited in claim 11. The applicants therefore submit that Horiuchi does not disclose every element of claim 11, and that claim 11 is therefore allowable.

The applicants further submit that claims 12-20, which depend on claim 11, are also allowable because of their dependence on claim 11.

II. CLAIM REJECTIONS UNDER 35 USC § 103(a)

1. Claims 3 and 8

Claims 3 and 8 are rejected under 35 USC §103(a) as being unpatentable over Wyland as applied to claims 1, 2, 4, 6, 7 and 10 in view of *Innovative PCB Reinforcement*, ELECTRONIC PACKAGING AND PRODUCTION, 1 (February 1997) (the *Article*). The applicants traverse the rejection on the grounds that the official action does not set forth a prima facie case of obviousness that complies with the requirements of

PAGE 10/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

#### PATENT

#### MPEP § 2143.

First, the applicants respectfully submit that Wyland's semiconductor package, modified as proposed in the official action, would still lack a mounting pad, for the reason set forth above with reference to claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 3 and 8.

Second, the official action states:

[I]t would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Wyland to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

The Article discloses mounting thin, small outline integrated circuit packages (TSOPs) on a multilayer reinforced epoxy laminate printed circuit board. The TSOPs are composed of a semiconductor die attached to a metal lead frame. The die and part of the lead frame are encapsulated. Portions of the lead frame remote from the die are attached to the printed circuit board by solder. The use of an epoxy laminate as the material of the printed circuit board was apparently motivated by the need for the printed circuit board to match the coefficient of thermal expansion of the TSOPs to increase the reliability of solder connections between the TSOPs and the printed circuit board.

The structure of Wyland's device is different: a semiconductor die 30 is flip-chip mounted on first circuitry metallizations 61 located on the surface of a substrate 60.

The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the thermal expansion considerations of Wyland's semiconductor device are so different from those of a TSOP attached to a printed circuit board that such person consider any teaching set forth in the Article with respect to the printed circuit board material as inapplicable to choosing the substrate material of Wyland's semiconductor package. Accordingly, the applicants respectfully submit that such person would lack a motivation to make the combination of references proposed in the official action.

The applicants therefore respectfully submit that the rejection of claims 3 and 8 is

PAGE 11/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR: USPTO-EFXRF-1/0 * DNIS: 8729306 * CSID: 6504855487 * DURATION (mm-ss): 05-38

#### PATENT

improper because the rationale set forth in the official action for combining the cited references does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

-10-

#### 2. Claims 5 and 10

Claims 5 and 10 are rejected under 35 USC § 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7 and 10, in view of Wilson et al., HANDBOOK OF MULTILEVEL METALLIZATION FOR INTEGRATED CIRCUITS, 868 – 872, Noyes Publ., Westwood, New Jersey, (1993) (the *Handbook*). The applicants traverse the rejection on the grounds that the official action does not set forth a prima facie case of obviousness that complies with the requirements of MPEP § 2143.

First, the applicants respectfully submit that Wyland's device, modified as proposed in the official action, would still lack a mounting pad for the reason set forth above with reference to claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 5 and 10.

Second, the official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Wyland to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

The cited passage of the *Handbook* describes the advantages of CVD tungsten in integrated circuits with three or more levels of metallization (p.868, line 8). The substrate 60 of Wyland's semiconductor device, on the other hand, has no more than two levels of metallization. Moreover, the portion of Wyland's semiconductor device to which the official action proposes to apply the teachings of the Handbook is the substrate of a semiconductor package. The applicants respectfully submit that the substrate of a semiconductor package cannot accurately be referred to as an integrated circuit. Accordingly, the applicants respectfully submit that the person of ordinary skill in the art would regard the teaching set forth in the Handbook with respect to the material of the interlayer plugs of an integrated circuit with three or more levels of metallization

PAGE 12/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

#### PATENT

-11-

inapplicable to the choice of material of the through holes 61 of Wyland's semiconductor package. Accordingly, the applicants respectfully submit that such person would lack a motivation to make the combination of references proposed in the official action.

Referring to the motivations proposed in the official action, the applicants have been unable to find any teaching in the Handbook with regard to tungsten having a cost advantage in an application other than an integrated circuit with three or more levels of metallization. Additionally, it is not clear from Figure 10 whether the data disclosed therein relates to interlayer plugs or to on-layer traces. The distance scales suggest the latter. Finally, it is not clear from Figure 10 that tungsten actually provides the advantage of reduced signal delays, as asserted in the official action.

Accordingly, the applicants respectfully submit that the motivation set forth in the official action for combining the cited references does not meet the requirements set forth in MPEP § 2143.

Therefore, the applicants respectfully submit that the rejection of claims 5 and 10 is improper because the prima facie case of obviousness set forth in the official action does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

#### 3. Claim 9

Claim 9 is rejected under 35 USC § 103(a) as being unpatentable over Wyland as applied to Claims 1, 2, 4, 6, 7 and 10 in view of United States patent no. 6,620,720 of Moyer et al. (Moyer). The applicants traverse the rejection on the grounds that the official action does not set forth a prima facie case of obviousness that complies with the requirements of MPEP § 2143.

First, the applicants respectfully submit that Wyland's device, modified as proposed in the official action, would still lack a mounting pad for the reason set forth above with reference to claim 1. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claim 9. Second, the official action states:

PAGE 13/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

#### PATENT

-12--

Wyland discloses (Col. 7, lines 31 - 39) that the mounting pad (61), and the connecting pad (63) are composed of copper, but does not disclose that the bond pad is composed of copper. Moyer et al. disclose (Col. 2, lines 48 - 49) that a copper contact (bond) pad (13) (Figure 1) is formed on the silicon substrate for either wire bonding or solder bump bonding.

The applicants respectfully submit that Wyland's semiconductor package, modified as proposed in the official action, additionally lacks a copper bonding pad located on the one of the major surfaces [of the substantially planar substrate] as claimed in claim 9. As noted above in the discussion of claim 6 on which claim 9 depends, Wyland's bonding pad 31 is located on the die 30 and cannot therefore be accurately be described as being "located on the one of the major surfaces [of the substantially planar substrate]". Accordingly, the applicants respectfully submit that the facie case of obviousness set forth in the official action does not comply with the requirements of MPEP § 2143 because the proposed combination of references does not teach or suggest all the claim limitations.

Third, the official action additionally states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. with Wyland to provide a contact (bond) pad of low cost and high conductivity (Moyer et al., Col. 1, lines 41 - 43).

In the lines following the passage of Moyer's disclosure cited in the official action, Moyer discloses some of the many difficulties of using copper in integrated circuits. Moyer discloses a solution to the problems of using copper to form the bonding pads of an integrated circuit. Moyer's solution involves the deposition of several additional layers over the copper bonding pad. The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the main motivation for adopting copper interconnects in integrated circuits, namely, maintaining low-resistance connections despite ever-decreasing feature sizes, does not apply to selecting the material of the bonding pads of Wyland's semiconductor package. The applicants respectfully submit that this absence of a motivation to use copper, together with Moyer's disclosure of the additional complexity of using copper, means that such person would have no motivation to adopt the teaching set forth in Moyer's disclosure with respect to the

PAGE 14/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

#### PATENT

material of the bonding pads of the packaging device.

Accordingly, the applicants respectfully submit that the rejection of claim 9 is improper because the prima facie case of obviousness set forth in the official action does not comply with the requirements of MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

-13-

#### 4. Claims 13 and 18

Claims 13 and 18 are rejected under 35 USC § 103(a) as being unpatentable over Horiuchi as applied to Claims 11, 12, 16, and 17, in view of the Article. The applicants traverse this rejection on the grounds that the prima facie case of obviousness set forth in the official action does not comply with the requirements of MPEP § 2143.

First, the applicants respectfully submit that Horiuchi's device, modified as proposed in the official action, would still lack a mounting pad for the reasons set forth above with reference to claim 11. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 13 and 18.

Second, the official action states:

[I]t would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Horiuchi et al. to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

Second, the disclosure of the Article is described above with reference to claims 3 and 8. The structure of Horiuchi's device package is different that of the TSOPs discussed in the Article: semiconductor die 10 is attached directly to the surface of substrate 5.

The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the thermal expansion considerations of Horiuchi's device package are so different from those of a TSOP attached to a printed circuit board that such person would consider any teaching set forth in the Article with respect to printed circuit board material as inapplicable to choosing the substrate material of Horiuchi's device package.

PAGE 15/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

#### PATENT

Accordingly, the applicants respectfully submit that the rationale set forth in the official action for combining the cited references does not meet the requirements set forth in MPEP § 2143.

Therefore, the applicants respectfully submit that the rejection of claims 13 and 18 set forth in the official action does not comply with the requirements of MPEP § 2143 and respectfully request that the rejection be withdrawn.

#### 5. Claims 15 and 20

Claims 15 and 20 are rejected under 35 USC § 103(a) as being unpatentable over Horiuchi as applied to Claims 11, 12, 16, and 17 in view of the Handbook The applicants traverse the rejection on the grounds that the official action does not set forth a prima facie case of obviousness that complies with the requirements of MPEP § 2143.

First, the applicants respectfully submit that Horiuchi's device, modified as proposed in the official action, would still lack a mounting pad for the reasons set forth above with reference to claim 11. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 15 and 20.

Second, the official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Horiuchi et al. to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

As noted above, the cited passage of the Handbook describes the advantages of CVD tungsten in integrated circuits with three or more levels of metallization (p.868, line 8). The substrate of Horiuchi's device package, on the other hand, has no more than two levels of metallization. Moreover, the portion of Horiuchi's device to which the official action proposes to apply the teachings of the Handbook is the substrate of a device package. The applicants respectfully submit that the substrate of a device package cannot accurately be described as an integrated circuit. Accordingly, the applicants respectfully submit that the person of ordinary skill in the art would regard the teaching set forth in the Handbook with respect to the material of the interlayer plugs of an integrated circuit

PAGE 16/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

P.17

#### USSN 10/608,605

#### PATENT

with three or more levels of metallization as inapplicable to the choice of material of the vias of Horiuchi's device package. The applicants respectfully submit that such person would lack a motivation to make the combination of references proposed in the official action.

Referring to the motivations proposed in the official action, the applicants have been unable to find any teaching in the Handbook with regard to tungsten having a cost advantage in applications other than an integrated circuit with three or more levels of metallization. Finally, it is not clear from Figure 10 whether the data disclosed therein relates to interlayer plugs or to on-layer traces. The distance scales suggest the latter. Finally, it is not clear from Figure 10 that tungsten actually provides the advantage stated in the official action.

Accordingly, the applicants respectfully submit that the motivation set forth in the official action for combining the cited references does not meet the requirements set forth in MPEP § 2143.

Therefore, the applicants respectfully submit that the rejection of claims 15 and 20 is improper because the prima facie case of obviousness set forth in the official action does not meet the requirements set forth in MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

#### 6. Claim 19

Claim 19 is rejected under 35 USC § 103(a) as being unpatentable over Horiuchi as applied to Claims 11, 12, 16, and 17 in view of Moyer and Wyland. The applicants traverse the rejection on the grounds that the official action does not set forth a prima facie case of obviousness that complies with the requirements of MPEP § 2143.

First, the applicants respectfully submit that Horiuchi's device, modified as proposed in the official action, would still lack a mounting pad for the reasons set forth above with reference to claim 11. Accordingly, the applicants respectfully submit that the proposed combination of references does not teach or suggest every element of claims 15 and 20.

PAGE 17/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

#### PATENT

P.18

Second, the official action states:

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. and Wyland with Horiuchi et al. to provide a metallic contact structures of low cost and high conductivity (Moyer et al., Col. 1, lines 41 -43).

-16-

The applicants respectfully submit that the prima facie case of obviousness set forth in the official action does not comply with the requirements of MPEP § 2143 because it does not propose a motivation for modifying Horiuchi's device package in accordance with the teaching of Wyland.

Moreover, as noted above, in the lines following the passage of Moyer's disclosure cited in the official action, Moyer discloses some of the many difficulties of using copper in integrated circuits. Moyer discloses a solution to the problems of using copper to form the bonding pads of an integrated circuit. Moyer's solution involves the deposition of several additional layers over the copper bonding pad. The applicants respectfully submit that the person of ordinary skill in the art would appreciate that the main motivation for adopting copper interconnects in integrated circuits, namely, maintaining low-resistance connections despite ever-decreasing feature sizes, does not apply to selecting the material of the pads of Horiuchi's device package. The applicants respectfully submit that this absence of a motivation to use copper, together with Moyer's teaching of the additional complexity of using copper, means that such person would have no motivation to adopt the teaching set forth in Moyer's disclosure with respect to the material of the pads of Horiuchi's device package.

Accordingly, the applicants respectfully submit that the rejection of claim 19 is improper because the prima facie case of obviousness set forth in the official action does not comply with the requirements of MPEP § 2143. The applicants therefore respectfully request that the rejection be withdrawn.

The applicants respectfully request reconsideration of the rejected claims. The applicants believe that the application as now amended is in condition for allowance, and respectfully request such favorable action. If any matters remain outstanding in the application, the Examiner is respectfully invited to telephone the applicants' attorney at (650) 485-3015 so that these matters may be resolved.

PAGE 18/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

-17-

PATENT

Respectfully submitted,

Kong Weng Lee et al. By:

Ian Hardcastle Reg. No. 34,075

Dated: 041123

Agilent Technologies, Inc. Legal Department, MS DL429 P.O. Box 7599 Loveland, CO 80537-0599

Tel.: (650) 485-3015

PAGE 19/19 * RCVD AT 11/23/2004 2:17:00 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/0 * DNIS:8729306 * CSID:6504855487 * DURATION (mm-ss):05-38

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

**BLACK BORDERS** 

☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

□ FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

**OTHER:** 

# IMAGES ARE BEST AVAILABLE COPY. As rescanning these documents will not correct the image problems checked, please do not report these problems to

the IFW Image Problem Mailbox.
			UNITED STATES DEPARTMENT OF COMMER United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov			
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/608,605	06/27/2003	Kong Weng Lee	70030259-1	2253		
75	90 08/23/2004		EXAM	INER		
AGILENT TE	CHNOLOGIES, INC.		MAGEE, T	HOMAS J		
Legal Department, DL429 Intellectual Property Administration P.O. Box 7599			ART UNIT	PAPER NUMBER		
			2811			
Loveland, CO	80537-0599		DATE MAILED: 08/23/2004	1		

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

	Application No.	Applicant(s)	-di
	10/608,605	LEE ET AL.	÷
Office Action Summary	Examiner	Art Unit	
	Thomas J. Magee	2811	
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with	the correspondence add	lress
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep - If NO period for reply specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	Y IS SET TO EXPIRE <u>3</u> MO 136(a). In no event, however, may a rep ly within the statutory minimum of thirty ( will apply and will expire SIX (6) MONTH e, cause the application to become ABAH ng date of this communication, even if tim	NTH(S) FROM ly be timely filed 30) days will be considered timely. IS from the mailing date of this cor IDONED (35 U.S.C. § 133). lely filed, may reduce any	nmunication.
Status			
1) Responsive to communication(s) filed on			
2a) This action is <b>FINAL</b> . 2b) ⊠ Thi	s action is non-final.		
3) Since this application is in condition for allowa	ance except for formal matter	s, prosecution as to the	merits is
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D.	11, 453 O.G. 213.	
Disposition of Claims			
4) Claim(s) 1-20 is/are pending in the application	۱.		
4a) Of the above claim(s) is/are withdra	wn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-20</u> is/are rejected. —			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/	or election requirement.		
Application Papers			
9) The specification is objected to by the Examin	er.		
10)□ The drawing(s) filed on is/are: a)□ acc	cepted or b) cobjected to by	the Examiner.	
Applicant may not request that any objection to the	drawing(s) be held in abeyance	e. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the correct	tion is required if the drawing(s)	) is objected to. See 37 CFI	R 1.121(d).
			J-132.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 1	19(a)-(d) or (f).	
a) All b) Some * c) None of:			
1. Certified copies of the priority documen	ts have been received.	lication No	
2. Conjes of the certified conjes of the prior	ts nave been received in App with documents have been re	Dication No	Stano
application from the International Burea	u (PCT Rule 17.2(a)).		hage
* See the attached detailed Office action for a list	t of the certified copies not re	ceived.	
Attachmont(c)			
1) Notice of References Cited (PTO-892)	4) 🔲 Interview Sur	nmary (PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/I	Mail Date	152)
3) I Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date	6) 🗌 Other:	ama ratent Application (PTO-	192)
J.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Office A	ction Summary	Part of Paper No./Mail Dat	e 08142004

# **DETAILED ACTION**

# Claim Rejections – 35 U.S.C. 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 2, 4, 6, 7, and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Wyland (US 5,986,885).

3. Regarding Claim 1, Wyland discloses a packaging device for semiconductor die, comprising:

a substantially planar substrate having opposed major surfaces (60) (Figure 6),

a conductive "mounting pad" (61) located on one of the major surfaces,

a conductive "connecting pad" (63) located on the other of the major surfaces, and

a conductive interconnecting element (62) extending through the substrate (60) and

electrically interconnecting the mounting pad (61) and connecting pad (63).

4. Regarding Claims 2 and 7, Wyland discloses (Col. 7, lines 22 – 25) that the substrate comprises ceramic.

5. Regarding Claims 4 and 9, Wyland discloses (Col. 7, lines 31 – 39) that the mounting pad (61), and the connecting pad (63) are composed of copper.

6. Regarding Claim 6, Wyland discloses the packaging device of Claim 1, additionally comprising:

a bonding pad (right side, Figure 6) (31) (Col. 7, lines 19 – 21) located "on" one of the major surfaces,

an additional conductive connecting pad (63, right side) located on the other of the major surfaces, and

an additional conductive interconnecting element (62, right side) extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

7. Claims 11, 12, 16, and 17 are rejected under 35 U.S.C. 102(b) as being anticipated by Horiuchi et al. (US 6,084,295).

Regarding Claim 11, Horuichi et al. disclose a semiconductor device, comprising:

 a substantially planar substrate having opposed major surfaces (5) Figure 1),
 a conductive "mounting pad" (upper surface) (Figures 1, 7(a) and 7(c)) (Col. 6, line 64 –

 Col. 7, line 2) located on one of the major surfaces,

a conductive connecting pad located on the other of the major surfaces Figures 1, 7(a) and 7(c)) (Col. 6, line 64 - Col. 7, line 2),

a conductive interconnecting element (42) extending through the substrate and electrically connecting the mounting pad and the connecting pad (Col. 6, line 64 – Col. 7, line 2), and a semiconductor die (10) (Figure 1) attached to the mounting pad.

9. Regarding Claims 12 and 18, Horiuchi et al. discloses (Col. 6, lines 1 – 3) that the substrate is ceramic.

10. Regarding Claim 16, the three claim elements are discussed in Claim 11. Further, Horiuchi et al. disclose a bonding wire (20) (Figure 1) extending between the semiconductor die (10) and the bonding pad.

11. Regarding Claim 17, Horiuchi et al. disclose that an encapsulant (34) (Figure 1) encapsulates the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located (Col. 5, lines 34 - 37).

# Claim Rejections – 35 U.S.C. 103

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obvious-

ness rejections set forth in this Office Action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

13. Claims 3 and 8 are rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Electronic Packaging and Production ("Innovative PCB Reinforcement," (February, 1997), p. 1).

14. Regarding Claims 3 and 8, Wyland does not disclose a substrate material composed of epoxy laminate. However, epoxy laminate substrates are well known and widely used in the art. Electronic Packaging and Production discloses (p. 1, middle column, bottom para.) that epoxy laminate substrates have been in use for almost a decade. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Wyland to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

15. Claims 5 and 10 are rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Wilson et al. ("Handbook of Multilevel Metallization for Integrated Circuits," Noyes Publ., Westwood, New Jersey, (1993), p. 868 – 872).

16. Regarding Claims 5 and 10, Wyland does not disclose a conductive interconnecting element (via) comprising tungsten. Wilson et al. disclose that conductive interconnect elements (vias) composed of tungsten are well established in the art (p.868, lines 7 – 12). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Wyland to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

17. Claim 9 is rejected under 35 103(a) as being unpatentable over Wyland, as applied to Claims 1, 2, 4, 6, 7, and 10, and further in view of Moyer et al. (US 6,620,720 B1).

18.Regarding Claim 9, Wyland discloses (Col. 7, lines 31 - 39) that the mounting pad (61), and the connecting pad (63) are composed of copper, but does not disclose that the bond pad is composed of copper. Moyer et al. disclose (Col. 2, lines 48 - 49) that a copper contact (bond) pad (13) (Figure 1) is formed on the silicon substrate for either wire bonding or solder bump bonding. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. with Wyland to provide a contact (bond) pad of low cost and high conductivity (Moyer et al., Col. 1, lines 41 - 43).

18. Claims 13 and 18 are rejected under 35 103(a) as being unpatentable over Horiuchi et al., as applied to Claims11, 12, 16, and 17, and further in view of Electronic Packaging and Production.

19. Regarding Claims 13 and 18, Horuichi et al. do not disclose a substrate material composed of epoxy laminate. However, epoxy laminate substrates are well known and widely used in the art. Electronic Packaging and Production discloses (p. 1, middle column, bottom para.) that epoxy laminate substrates have been in use for almost a decade. Hence, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the disclosures of Electronic Packaging and Technology with Horuichi et al. to obtain a device with increased reliability and reduced fatigue at joints (p. 1, left column, 5th para.).

20. Claims 15 and 20 are rejected under 35 103(a) as being unpatentable over Horiuchi et al., as applied to Claims 11, 12, 16, and 17, and further in view of Wilson et al.

21. Regarding Claims 15 and 20, Horuichi et al. do not disclose a conductive interconnecting element (via) comprising tungsten. Wilson et al. disclose that conductive interconnect elements (vias) composed of tungsten are well established in the art (p.868, lines 7 - 12). It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Wilson et al. with Horuichi et al. to reduce costs (p. 868, lines 11 - 12) and reduce signal delays (p. 872, Figure 10).

22. Claim 19 is rejected under 35 103(a) as being unpatentable over Horuichi et al., as applied to Claims 11, 12, 16, and 17, and further in view of Moyer et al. and Wyland.

23. Regarding Claim 19, Horuichi et al. do not disclose that the mounting pad, bond pad, and connecting pad are composed of copper. However, Wyland discloses (Col. 7, lines 31 - 39) that the mounting pad (61), and the connecting pad (63) are composed of copper. Moyer et al. disclose (Col. 2, lines 48 - 49) that a copper contact (bond) pad (13) (Figure 1) is formed on the silicon substrate for either wire bonding or solder bump bonding. It would have been obvious to one of ordinary skill in the art at the time of the invention to combine Moyer et al. and Wyland with Horuichi et al. to provide a metallic contact structures of low cost and high conductivity (Moyer et al., Col. 1, lines 41 - 43).

# Conclusions

24. Any inquiry concerning this communication or earlier communications from the

Examiner should be directed to **Thomas Magee**, whose telephone number is (**571**) **272 1658.** The Examiner can normally be reached on Monday through Friday from 8:30AM to 5:00PM (EST). If attempts to reach the Examiner by telephone are unsuccessful, the examiner's supervisor, **Eddie Lee**, can be reached on (**571**) **272-1732**. The fax number for the organization where this application or proceeding is assigned is (**703**) **872-9306**.

EDDIE LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

Thomas Magee August 15, 2004

Notice of References Cited	Application/Control No. 10/608,605	Applicant(s)/Pater Reexamination LEE ET AL.	nt Under
nouce of References Offer	Examiner Art Unit		
	Thomas J. Magee	2811	Page 1 of 1

# **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,986,885	11-1999	Wyland, Christopher Paul	361/704
	в	US-6,084,295	07-2000	Horiuchi et al.	257/690
	с	US-6,620,720 B1	09-2003	Moyer et al.	438/612
	D	US-			
	E	US-			
	F	US-		$\mathbf{X}$	
	G	US-			
	н	US-			
	I	US-			
	J	US-			
	к	US-			
	L	US-			
	м	US-		\$	

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	ο		$\left  \right\rangle$			
	Ρ					
	Q					
	R			$\mathbf{X}$		
	s					
	т					

		NON-PATENT DOCUMENTS						
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)						
	υ	Syd R. Wilson, Clarence J. Tracy, and John L. Freeman, Jr., "Handbook of Multilevel Metallization for Integrated Circuits," N oyes Publ., Westwood, New Jersey (1993), pp. 868 - 872.						
	v	Electronic Packaging and Production, "Innovative PCB Reinforcement," (February, 1997), p.1						
	w							
	x							
A col	ov of thi	s reference is not being furnished with this Office action. (See MPEP § 707.05(a).)						

"A copy of this reference is not being turnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 08142004



U.S. Patent and Trademark Office

Part of Paper No. 08142004

Search Notes				Application No. 10/608,605 Examiner	Applicant(s) LEE ET AL.	
				Thomas J. Magee	2811	
	SEAF	CHED			SEARCH NOTES	
Class	Subclass	Date	Examiner		DAT	E EXMR
257	690 784	08/15/04	9111			
	700					
	689					
	114					
361	703					
1	718					
	119					
	706					
	720	J.				
	ERFEREN	CE SEARCHI	ED			
Class	Subclass	Date	Examiner			
						<u></u>

U.S. Patent and Trademark Office

Part of Paper No. 08142004

	IIED SIAIES FAIENT AND	IRADEMARK OFFICE	UNITED STATE United States P Addres: COMMISSI PO: Bux 1430 Alstandra, V www.appla.go	S DEPARIME atont and Tra- ONER FOR PAT 9 mginia 22313-1450	NT OF COMMERCE demark Office ENTS
*BIBDATAS Bib Data Sheet	SHEET*		C	CONFIRM	ATION NO. 2253
SERIAL NUMB 10/608,605	FILING DATE 06/27/2003 RULE	CLASS 257	GROUP ART UN 2811	ит ⁴ D 7	ATTORNEY OCKET NO. 70030259-1
APPLICANTS					
Kong Weng Lee,	Penang, MALAYSIA;				
Kee Yean Ng, Pe Yew Cheong Kua Cheng Why Tan,	nang, MALAYSIA; In, Penang, MALAYSIA;Gin ( Penang, MALAYSIA;	Ghee Tan, Penang, MAl	_AYSIA;		
	DATA ***********************************	*			
** FOREIGN APP		***			
IF REQUIRED, F0 ** 09/17/2003	DREIGN FILING LICENSE G	GRANTED			
Foreign Priority claime 35 USC 119 (a-d) cond met	d yes a no ditions yes a Met after	Allowarce STATE OR	SHEETS	TOTAL	INDEPENDENT
Verified and Acknowledged	Examiner's Signature	initials COUNTRY	DRAWING 8	CLAIMS 20	CLAIMS 2
ADDRESS AGILENT TECHN Legal Department Intellectual Prope P.O. Box 7599 Loveland, CO 80537-0599	IOLOGIES, INC. t, DL429 rty Administration				
TITLE Packaging device	for semiconductor die, sem	iconductor device incorp	orating same and	method of	making same
			🖵 All Fees		
			1.16 Fee	es (Filing)	
FILING FEE	FEES: Authority has been gi No to charge/cr	IT time)	es ( Proces	ising Ext. of	
RECEIVED	No for following	:	🖵 1.18 Fee	es ( Issue )	

8/15/04 3:43 PM

1 of 2

#### AGILENT TECHNOLOGIES, INC.

Legal Department, DL429

#### PATENT APPLICATION

)

ATTORNEY DOCKET NO. 70030259-1

Intellectual Property Administration P. O. Box 7599 Loveland, Colorado 80537-0599

## IN THE U.S. PATENT AND TRADEMARK OFFICE Patent Application Transmittal L tter

#### COMMISSIONER FOR PATENTS PO Box 1450 Al xandria, VA 22313-1450

Sir:

÷

Transmitted herewith for filing under 37 CFR 1.53(b) is a(n): (X) Utility ( ) Design

(X) original patent application,

() continuation-in-part application

(fee \$



### INVENTOR(S): Kong Weng Lee et al.

# TITLE: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

Enclosed are:

(X)	The D	eclaration and Power of Attorney.	( <b>x</b> ) signed (		) unsigned or partially signed
( <b>X</b> )	8	sheets of drawings (one set)		()	Associate Power of Attorne

() Form PTO-1449 () Information Disclosure Statement and Form PTO-1449

() Priority document(s) ()(Other)

		_					
	CLAIMS A	S FIL	ED BY OTHER TH	IAN A SMALL E	NTITY		
(1) FOR	(2) NUMBER FILED		(3) NUMBER EXTRA	(4) RATE	(5 TOT	ALS	
TOTAL CLAIMS	20 —	- 20 0 X \$18		\$	0	_	
INDEPENDENT CLAIMS	2 —	3	0	X \$84	\$	0	
ANY MULTIPLE DEPENDENT CLAIMS	0			\$280	\$	0	
	BASIC FEE: I	Design	(\$330.00); Util	ity(\$750.00)	\$	750	
			Т	OTAL FILING FEE	\$	750	
	_	_		OTHER FEES	\$		
	TOTAL CHARGES TO DEPOSIT ACCOUNT						

Charge \$________ to Deposit Account 50-1078. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 50-1078 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 50-1078 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

"Express Mail" label no. EV 262 717 905 US

Date of Deposit June 27, 2003

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450.

Unu Bγ indo

Typed Name: Linda A. limura

Respectfully submitted, Kong Weng Lee AI. By Ian Hardcastle

Attorney/Agent for Applicant(s) Reg. No. 34,075 Date: June 27, 2003

Telephone No.: (650) 485-3015

#### AGILENT TECHNOLOGIES, INC.

Legal Department, DL429

#### PATENT APPLICATION

)

ATTORNEY DOCKET NO. 70030259-1

Intellectual Property Administration P. O. Box 7599 Loveland, Colorado 80537-0599

## IN THE U.S. PATENT AND TRADEMARK OFFICE Patent Application Transmittal L tter

#### COMMISSIONER FOR PATENTS PO Box 1450 Al xandria, VA 22313-1450

Sir:

÷

Transmitted herewith for filing under 37 CFR 1.53(b) is a(n): (X) Utility ( ) Design

(X) original patent application,

() continuation-in-part application

(fee \$



## INVENTOR(S): Kong Weng Lee et al.

# TITLE: PACKAGING DEVICE FOR SEMICONDUCTOR DIE, SEMICONDUCTOR DEVICE INCORPORATING SAME AND METHOD OF MAKING SAME

Enclosed are:

(X)	The D	eclaration and Power of Attorney.	( <b>X</b> ) signed	(	) unsigned or partially signed
( <b>X</b> )	8	sheets of drawings (one set)		(	Associate Power of Attorne

() Form PTO-1449 () Information Disclosure Statement and Form PTO-1449

() Priority document(s) ()(Other)

		_					
	CLAIMS A	S FIL	ED BY OTHER TH	IAN A SMALL E	NTITY		
(1) FOR	(2) NUMBER FILED		(3) NUMBER EXTRA	(4) RATE	(5 TOT	ALS	
TOTAL CLAIMS	20 —	- 20 0 X \$18		\$	0	_	
INDEPENDENT CLAIMS	2 —	3	0	X \$84	\$	0	
ANY MULTIPLE DEPENDENT CLAIMS	0			\$280	\$	0	
	BASIC FEE: I	Design	(\$330.00); Util	ity(\$750.00)	\$	750	
			Т	OTAL FILING FEE	\$	750	
	_	_		OTHER FEES	\$		
	TOTAL CHARGES TO DEPOSIT ACCOUNT						

Charge \$________ to Deposit Account 50-1078. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 50-1078 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 50-1078 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

"Express Mail" label no. EV 262 717 905 US

Date of Deposit June 27, 2003

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Commissioner for Patents, PO Box 1450, Alexandria, VA 22313-1450.

Unu Bγ indo

Typed Name: Linda A. limura

Respectfully submitted, Kong Weng Lee AI. By Ian Hardcastle

Attorney/Agent for Applicant(s) Reg. No. 34,075 Date: June 27, 2003

Telephone No.: (650) 485-3015

# SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

# APPLICATION FOR PATENT

# Packaging Device for Semiconductor Die, Semiconductor Device Incorporating Same and Method of Making Same

Inventors: Kong Weng Lee Kee Yean Ng Yew Cheong Kuan Cheng Why Tan Gin Ghee Tan

## **Related Application**

[0001]

,ei

This application is related to a simultaneously-filed United States patent application serial number 10/xxx,xxx entitled *Method for Fabricating a Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same* of inventors Kong Weng Lee, Kee Yean Ng, Yew Cheong Kuan, Cheng Why Tan and Gin Ghee Tan, attorney docket number 70030260-1.

#### **Background of the Invention**

[0002]

Many types of conventional semiconductor device are composed of a semiconductor die mounted in a packaging device. One type of packaging device widely used in the industry includes a metal lead frame. A metallization layer of aluminum located on the bottom surface of the semiconductor die is bonded to a conductive surface that forms part of the lead frame to attach and electrically connect the die to the lead frame. Additionally, electrical connections are made between bonding pads on the top surface of the die and other leads of the lead frame to provide additional electrical connections to the die. The lead frame and semiconductor die are then encapsulated to complete the semiconductor device. The packaging device protects the semiconductor die and provides electrical and mechanical connections to the die that are compatible with conventional printed circuit board assembly

2003-06-26 09:14

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002 processes.

[0003]

In such conventional semiconductor devices, the bottom surface of the die is typically bonded to the conductive surface of the lead frame using a silver epoxy adhesive that cures at a relatively low temperature, typically about 120 °C. The curing temperature of the silver epoxy adhesive is compatible with the other materials of the packaging device.

-2-

[0004]

The volume of the packaging device used in such conventional semiconductor devices, i.e., the lead frame and the encapsulant, is typically many times that the semiconductor die. This makes such conventional semiconductor devices unsuitable for use in applications in which a high packing density is required. A high packing density allows miniaturization and other benefits. Therefore, what is needed is a semiconductor packaging device that is comparable in volume with the semiconductor die and that is compatible with conventional printed circuit board assembly processes.

[0005]

Recently, semiconductor die having a substrate surface metallization layer of a gold-tin alloy (80 % Au:20 % Sn approximately) have been introduced in lightemitting devices. Such semiconductor die typically have a substrate of sapphire, silicon carbide or a Group III-V semiconductor material, such as gallium arsenide. Semiconductor devices having substrates of the first two substrate materials have layers of Group III-V semiconductor materials, such as gallium nitride, deposited on their substrates. The die attach process for such semiconductor die uses a gold-tin eutectic, which has a melting point of about 280 °C. Temperatures as high as about 350 °C can be encountered in the die attach process for such die. Such high temperatures are incompatible with the materials of many conventional packaging devices. Thus, what is also needed is a packaging device for semiconductor die that use a high-temperature die attach process.

[0006]

Many printed circuit assembly processes and assembly equipment require the use of standard semiconductor device packages. Modifying such processes to use a new semiconductor device package can be expensive and can interrupt production. Therefore, what is additionally needed is a way to mount a semiconductor die that requires a high-temperature die attach process in a conventional packaging device. -3-

# **Summary of the Invention**

[0007]

The invention provides a packaging device for a semiconductor die. The packaging device includes a substrate, a mounting pad, a connecting pad and an interconnecting element. The substrate is substantially planar and has opposed major surfaces. The mounting pad is conductive and is located on one of the major surfaces. The connecting pad is conductive and is located on the other of the major surfaces. The conductive interconnecting element extends through the substrate and electrically interconnects the mounting pad and the connecting pad.

[0008]

The packaging device has a volume that is only a few times that of the semiconductor die and can be fabricated from materials that can withstand a high-temperature die attach process. The packaging device can be configured as the only packaging device of the semiconductor device. The packaging device can alternatively be configured as a submount for a semiconductor die that requires a high-temperature die attach process. The submount with attached semiconductor die can be handled as a conventional, albeit slightly larger, semiconductor die that is then mounted in a conventional packaging device, such as a lead frame based packaging device, using a conventional semiconductor device assembly process, including conventional temperatures.

[0009]

The invention also provides a semiconductor device that includes a substrate, . a mounting pad, a connecting pad, an interconnecting element and a semiconductor die. The substrate is substantially planar and has opposed major surfaces. The mounting pad is conductive and is located on one of the major surfaces. The connecting pad is conductive and is located on the other of the major surfaces. The conductive interconnecting element extends through the substrate and electrically interconnects the mounting pad and the connecting pad. The semiconductor die is affixed to the mounting pad.

[0010]

The semiconductor device as just described can be mounted in a conventional packaging device as described above. Alternatively, the semiconductor device may additionally include a bonding pad, an additional connecting pad, an additional interconnecting element and a bonding wire. The bonding pad is conductive and is located on the one of the major surfaces. The additional connecting pad is conductive and is located on the other of the major surfaces. The additional interconnecting

element is conductive and extends through the substrate and electrically interconnects the bonding pad and the additional connecting pad. The bonding wire extends between the semiconductor die and the bonding pad. Such a semiconductor device constitutes a stand-alone semiconductor device that has a low profile and that can be used in high packing density applications. The semiconductor device may additionally include an encapsulant that encapsulates the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located.

Δ_

#### **Brief Description of the Drawings**

Figures 1A, 1B, 1C, 1D, 1E and 1F are respectively an isometric view, a side view, a front view, a top view, a bottom view and a cross-sectional view of a first embodiment of a packaging device in accordance with the invention. The cross-sectional view of Figure 1F is along the section line 1F-1F in Figure 1D.

Figures 2A, 2B, 2C, 2D, 2E and 2F are respectively an isometric view, a side view, a front view, a top view, a bottom view and a cross-sectional view of a first embodiment of a semiconductor device in accordance with the invention. The cross-sectional view of Figure 2F is along the section line 2F-2F in Figure 2D.

Figures 3A, 3B, 3C, 3D, 3E and 3F are respectively an isometric view, a side view, a front view, a top view, a bottom view and a cross-sectional view of a second embodiment of a packaging device in accordance with the invention. The cross-sectional view of Figure 3F is along the section line 3F-3F in Figure 3D.

Figures 4A, 4B, 4C, 4D, 4E and 4F are respectively an isometric view, a side view, a front view, a top view, a bottom view and a cross-sectional view of a second embodiment of a semiconductor device in accordance with the invention. The cross-sectional view of Figure 4F is along the section line 4F-4F in Figure 4D.

Figures 5A-5C are side views illustrating a method in accordance with the invention for fabricating a packaging device for a semiconductor die.

Figure 5D is a side view illustrating an optional additional process that may be included in the method illustrated in Figures 5A-5C.

Figures 6A-6D are side views illustrating a method in accordance with the invention for fabricating a semiconductor device.

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC.

EX. NO. 1002

[0011]

## **Detailed Description of the Invention**

-5-

Figures 1A-1F are schematic diagrams illustrating a first exemplary embodiment 100 of a packaging device for a semiconductor die in accordance with the invention. Packaging device 100 is composed of a substrate 110, interconnecting elements 120 and 122, a mounting pad 130, a bonding pad 132 and connecting pads 140 and 142 (Figure 1E).

[0013]

[0012]

Substrate 110 is substantially planar, has opposed major surfaces 112 and 114 and defines through holes 116 and 118 that extend through the substrate between major surfaces 112 and 114. Interconnecting element 120 is electrically conductive and is located in through hole 116. Interconnecting element 122 is electrically conductive and is located in through hole 118. Mounting pad 130 and bonding pad 132 are electrically conductive, are separate from one another and are located on the portions of the major surface 112 of substrate 110 in which through holes 116 and 118 are respectively located. Connecting pads 140 and 142 are electrically conductive, are separate from one another and are located on the portions of the major surface 114 of substrate 110 in which through holes 116 and 118 are respectively located.

Mounting pad 130 and connecting pad 140 are electrically connected to opposite ends of interconnecting element 120. Thus, interconnecting element 120 extending through substrate 110 in through hole 116 electrically connects mounting pad 130 to connecting pad 140. Bonding pad 132 and connecting pad 142 are electrically connected to opposite ends of interconnecting element 122. Thus, interconnecting element 122 extending through substrate 110 in through hole 118 electrically connects bonding pad 132 to connecting pad 142.

[0015]

[0014]

The material of substrate 110 is a thermally-conductive ceramic such as alumina or beryllia. In an embodiment, the material of the substrate was Kyocera® Type A440 ceramic sold by Kyocera Corp., of Kyoto, Japan. Typical dimensions of the substrate are in the range from about 0.5 mm square to about 2 mm square. Rectangular configurations are also possible. Alternative substrate materials include semiconductors, such as silicon, and epoxy laminates, such as those used in printed-circuit boards. Other materials that have a high thermal conductivity and a low electrical conductivity can be used instead of those exemplified above. The coefficient of thermal expansion of the substrate material relative to that of the semiconductor die

to be mounted on packaging device 100 should also be considered in choosing the substrate material.

-6-

[0016]

As will be described in more detail below, substrate 110 is part of a wafer (not shown) from which typically several hundred packaging devices 100 are fabricated by batch processing. After fabrication of the packaging devices, the wafer is singulated into individual packaging devices. Alternatively, the packaging devices may be left in wafer form after fabrication. In this case, singulation is not performed until after at least a die attach process has been performed to attach a semiconductor die to each mounting pad 130 on the wafer. In some embodiments, wafer-scale wire bonding, encapsulation and testing are also performed prior to singulation. Full electrical testing, including light output testing, may be performed on the wafer.

[0017]

The material of interconnecting elements 120, 122 is metal or another electrically-conductive material. In an embodiment, the material of the interconnecting elements is tungsten, but any electrically-conductive material capable of forming a low-resistance electrical connection with the pads, i.e., mounting pad 130, bonding pad 132 and connecting pads 140, 142, and capable of withstanding the temperature of the die-attach process may be used. As noted above, packaging device 100 may be subject to a temperature as high as about 350 °C when a gold-tin eutectic is used to attach a semiconductor die to the mounting pad 130 of the packaging device. Interconnecting elements 120, 122 may be located relative to mounting pad 130 and bonding pad 132, respectively, elsewhere than the centers shown. Moreover, more than one interconnecting element may be located within either or both of the mounting pad and the bonding pad.

[0018]

The material of pads 130, 132, 140, 142 is metal or another electricallyconductive material. Important considerations in selecting the material of the pads are adhesion to substrate 110, an ability to form a durable, low-resistance electrical connection with interconnecting elements 120 and 122 and an ability to withstand the temperature of the die attach process. In an embodiment, the structure of the pads is a seed layer of tungsten covered with layer of nickel about 1.2  $\mu$ m to about 8.9  $\mu$ m thick that is in turn covered with a layer of gold about 0.75  $\mu$ m thick. Other metals, alloys, conductive materials and multi-layer structures of such materials can be used.

[0019]

Packaging device 100 is used to package a semiconductor die. A

semiconductor device in which a semiconductor die is packaged using packaging device 100 described above will be described next.

-7-

[0020]

Figures 2A-2F are schematic diagrams illustrating an exemplary embodiment 200 of a semiconductor device in accordance with the invention. Semiconductor device 200 incorporates packaging device 100 in accordance with the invention. Elements of semiconductor device 200 that correspond to elements of packaging device 100 described above with reference to Figures 1A-1F are indicated using the same reference numerals and will not be described again in detail.

[0021]

Semiconductor device 200 is composed of packaging device 100 described above with reference to Figures 1A-1F, a semiconductor die 250, encapsulant 252 and a bonding wire 254. In the example shown, semiconductor die 250 embodies a lightemitting diode and has anode and cathode electrodes (not shown) covering at least parts of its opposed major surfaces. Semiconductor die 250 is mounted on packaging device 100 with the metallization on its bottom major surface attached to mounting pad 130. Encapsulant 252 covers the semiconductor die and the part of the major surface 112 of substrate 100 where mounting pad 130 and bonding pad 132 are located. Bonding wire 254 extends between a bonding pad located on the top major surface of semiconductor die 250 and bonding pad 132.

[0022]

The bonding pad on the top major surface of semiconductor die 250 is typically part of or connected to the anode electrode of the light-emitting diode. The metallization on the bottom major surface of semiconductor die 250 typically constitutes the cathode electrode of the light-emitting diode. Thus, the anode electrode of semiconductor die 250 is electrically connected to connecting pad 142 by bonding wire 254, bonding pad 132 and interconnecting element 122, and the cathode electrode of semiconductor die 250 is electrically connected to connecting pad 140 by mounting pad 130 and interconnecting element 120.

[0023]

Encapsulant 252 has a thickness greater than the maximum height of bonding wire 254 above major surface 112. In the example shown, the encapsulant is transparent to enable semiconductor device 200 to emit the light generated by semiconductor die 250.

[0024]

Semiconductor die 250 is composed of one or more layers (not shown) of any semiconductor material composed of elements from Groups II, III, IV, V and VI of

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002 the periodic table in binary, ternary, quaternary or other form. Semiconductor die 250 may additionally include a non-semiconductor substrate material, such as sapphire, metal electrode materials and dielectric insulating materials, as is known in the art.

-8-

[0025]

In an embodiment of the above-described example in which semiconductor die 250 embodies a light-emitting diode, semiconductor die 250 is composed of a substrate of silicon carbide that supports one or more layers of (indium) gallium nitride. Such a light-emitting diode generates light in a wavelength range extending from ultra-violet to green. The bottom major surface (not shown) of the substrate remote from the layers of (indium) gallium nitride is coated with a metallization layer of a gold-tin alloy. A gold-tin eutectic attaches the semiconductor die to mounting pad 130, as described above, to provide a mechanical and electrical connection between the semiconductor die and the mounting pad.

[0026]

The material of bonding wire 254 is gold. A process known in the art as lowloop wire bonding is used to connect the bonding wire between the anode electrode of semiconductor die 250 and bonding pad 132. Using low-loop wire bonding minimizes the maximum height of the bonding wire above substrate 110, and, therefore, reduces the overall height of semiconductor device 200. Other processes for providing an electrical connection between a bonding pad on a semiconductor die and a bonding pad on a packaging device are known in the art and may be used instead, especially in applications in which device height is a less important consideration.

[0027]

The material of encapsulant 252 is clear epoxy. Alternative encapsulant materials include silicone. Embodiments of semiconductor device 200 that neither emit nor detect light can use an opaque encapsulant.

[0028]

In the example of semiconductor device 200 described above, semiconductor die 250 is embodied as a light-emitting diode. Semiconductor die 250 may alternatively embody another type of diode without modification to packaging device 100. Versions of packaging device 100 may be used to package semiconductor die other than those that embody such electrical components as diodes that have only two electrodes. Versions of packaging device 100 may be used to package semiconductor die that embody such electronic circuit elements as transistors and integrated circuits that have more than two electrodes. Such versions of packaging device 100 have a number of bonding pads, interconnecting elements and connecting pads corresponding to the number of bonding pads located on the top major surface of the semiconductor die. For example, a version of packaging device 100 for packaging a semiconductor die that embodies a transistor having collector, base and emitter electrodes, and in which the substrate metallization provides the collector electrode, has two bonding pads, two interconnecting elements and two connecting pads. Wire bonds connect the emitter bonding pad on the semiconductor die to one of the bonding pads on the packaging device and the base bonding pad on the semiconductor die to the other of the bonding pads on the packaging device.

-9-

[0029]

The connecting pads, e.g., connecting pads 140 and 142, of embodiments of packaging device 100 having multiple connecting pads may be arranged to conform with an industry standard pad layout to facilitate printed circuit layout. In such embodiments, the interconnecting elements may be offset from the centers of the respective mounting pads, bonding pads and connecting pads to allow the connecting pad layout to conform with such a standard pad layout. In some embodiments, one or more of the mounting pad, bonding pads and connecting pads may have a shape that differs from the regular shapes illustrated. Some irregular shapes include two main regions electrically connected by a narrow track. For example, an irregularly-shaped bonding pad includes a region to which the bonding wire is attached, a region connected to the interconnecting element and a narrow track interconnecting the two regions.

[0030]

Some versions of packaging device may accommodate two or more semiconductor die. In such versions, mounting pad 130 is sized large enough to accommodate the two or more semiconductor die. Additionally, such versions include sufficient bonding pads, interconnecting elements and connecting pads to make the required number of electrical connections to the semiconductor die. Alternatively, the packaging device may include two or more mounting pads. The mounting pads may be electrically connected to one another and thence to a common interconnecting element and connecting pad. Alternatively, each mounting pad may be electrically connected to a corresponding connecting pad by a respective interconnecting element.

[0031]

Semiconductor device 200 is used by mounting it on a printed circuit board or other substrate using conventional surface-mount techniques or other techniques known in the art. Semiconductor device 200 is placed on a surface of the printed circuit board with connecting pads 140 and 142 aligned with respective pads on the printed circuit board. The printed circuit board is then passed across a solder wave to form a solder joint between connecting pads 140 and 142 and the respective pads on the printed circuit board. Alternatively, semiconductor device 200 may be affixed to a printed circuit board by a process known as infra-red reflow soldering in which a pattern of solder is applied to the printed circuit board using a stencil, semiconductor device 200 and, optionally, other components are loaded onto the printed circuit board and the printed circuit board assembly is irradiated with infra-red light to heat and reflow the solder. Other processes for attaching electronic components to printed circuit boards are known in the art and may alternatively be used. Packaging device 100 and semiconductor device 200 may additionally include adhesive regions on the major surface 114 of substrate 110 external to connecting pads 140 and 142 to hold the semiconductor device in place on the printed circuit board during soldering.

-10-

[0032]

In semiconductor device 200, packaging device 100 and encapsulant 252 collectively have a volume that is only about 15 times the volume of semiconductor die 250. Thus, packaging device 100 is well suited for use in high packing density applications. Moreover, packaging device 100 is fabricated from materials capable of withstanding the high temperatures involved in a die attach process that uses a gold-tin eutectic. Accordingly, packaging device 100 is well suited for packaging semiconductor die, such as the die of certain light-emitting devices, that require a die attach process that uses a gold-tin eutectic.

[0033]

As noted above, many printed circuit board assembly processes are designed to use standard device packages, but many standard device packages are incapable of withstanding the high temperatures involved in a die attach process that uses a goldtin eutectic. Figures 3A-3F are schematic drawings showing a second embodiment 300 of a packaging device in accordance with the invention. Packaging device 300 takes the form of a submount that enables semiconductor die that are mounted using a gold-tin eutectic or other high-temperature die attach process to be mounted in conventional semiconductor device packages that are incapable of withstanding such high temperatures. Moreover, packaging device 300 with a semiconductor die mounted thereon can be mounted in a conventional semiconductor device package as if it were a conventional semiconductor die. This allows conventional die attach, wire

# SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

bond and encapsulation processes to be used to assemble the final semiconductor device that incorporates the submount.

-11-

[0034]

Figures 3A-3F are schematic diagrams illustrating a second exemplary embodiment 300 of a packaging device for a semiconductor die in accordance with the invention. Packaging device 300 takes the form of a submount for a semiconductor die. Packaging device 300 is composed of a substrate 310, an interconnecting element 320, a mounting pad 330 and a connecting pad 340 (Figure 3E).

[0035]

Substrate 310 is substantially planar, has opposed major surfaces 312 and 314 and defines a through hole 316 that extends through the substrate between major surfaces 312 and 314. Interconnecting element 320 is electrically conductive and is located in through hole 316. Mounting pad 330 is electrically conductive and is located on a portion of the major surface 312 of substrate 310 in which through hole 316 is located. Alternatively, mounting pad 330 may cover major surface 312. Connecting pad 340 is electrically conductive and is located on a portion of the major surface 314 of the substrate in which through hole 316 is located. Alternatively, connecting pad 340 may cover major surface 314.

[0036].

Mounting pad 330 and connecting pad 340 are electrically connected to opposite ends of interconnecting element 320. Thus, interconnecting element 320 extending through the substrate in through hole 316 electrically connects mounting: pad 330 to connecting pad 340.

[0037]

Materials and other details of substrate 310, interconnecting element 320, mounting pad 330 and connecting pad 340 are the same as those of substrate 110, interconnecting element 120, mounting pad 130 and connecting pad 140, respectively, of packaging device 100 described above with reference to Figures 1A-1F and will therefore not be described again here.

[0038]

A semiconductor device in which a semiconductor die is packaged using packaging device 300 described above will be described next.

[0039]

Figures 4A-4F are schematic diagrams illustrating an exemplary embodiment 400 of a semiconductor device in accordance with the invention. Semiconductor device 400 incorporates packaging device 300 in accordance with the invention. Elements of semiconductor device 400 that correspond to elements of semiconductor -12-

device 200 described above with reference to Figures 2A-2F and of packaging device 300 described above with reference to Figures 3A-3F are indicated using the same reference numerals and will not be described again in detail.

[0040]

Semiconductor device 400 is composed of a semiconductor die 250 mounted on packaging device 300 described above with reference to Figures 3A-3F. In the example shown, semiconductor die 250 embodies a light-emitting diode and has anode and cathode electrodes (not shown) covering at least parts of its opposed major surfaces. Specifically, semiconductor die 250 is mounted on packaging device 300 with the metallization on its bottom major surface attached to mounting pad 330. The metallization on the bottom major surface of semiconductor die 250 typically constitutes the cathode electrode of the light-emitting diode. Thus, the cathode electrode of semiconductor die 250 is electrically connected to connecting pad 340 by mounting pad 330 and interconnecting element 320. The top major surface of semiconductor die 250 typically includes a bonding pad that is typically part of or connected to the anode electrode of the light-emitting diode. This bonding pad remains exposed for later connection to the conventional semiconductor packaging device in which semiconductor device 400 will later be mounted.

[0041]

Semiconductor device 400 is used by mounting it on a conventional semiconductor packaging device (not shown), such as the lead frame of a plastic package. Specifically, semiconductor device 400 is mounted on the lead frame with connecting pad 340 attached to a conductive mounting surface of the lead frame. Connecting pad 340 is attached to the mounting surface of the lead frame using a lowtemperature die attach process, such as one that uses silver epoxy. Thus, semiconductor device 400 is compatible with conventional semiconductor device assembly processes. One or more bonding wires (not shown) are connected between bonding pads on the exposed major surface of semiconductor device 400 mounted thereon is then encapsulated to complete the fabrication of the semiconductor device. Semiconductor device 400 may be mounted on or in conventional semiconductor packaging devices other that the lead frame based packaging device just exemplified. Semiconductor device 400 is also suitable for attaching directly to a printed

[0042]

circuit board. A conventional die attach process can be used to attach connecting pad

-13-

340 directly to a suitably-sized pad on the printed circuit board. Such a die attach process does not subject the printed circuit board to the high temperatures that were used to attach semiconductor die 250 to the mounting pad 330 of packaging device 300.

[0043]

A fabrication method in accordance with the invention will now be described. The fabrication method can be used to fabricate the packaging devices described above with reference to Figures 1A-1F and 3A-3F. In the method, a substrate is provided. The substrate is substantially planar, has opposed major surfaces, and includes a through hole extending between the major surfaces. The through hole is filled with a conductive interconnecting element. A conductive mounting pad and a conductive connecting pad are formed on different ones of the major surfaces in electrical contact with the conductive interconnecting element.

[0044]

The fabrication method will now be described in further detail with reference to Figures 5A-5C, which show a highly simplified example of the method in which two packaging devices similar to packaging device 100 described above with reference to Figures 1A-1F are fabricated in a wafer. As noted above, hundreds of packaging devices are typically fabricated simultaneously in a single wafer of substrate material.

[0045]

Figure 5A shows a wafer 510 of substrate material. A portion of the wafer constitutes the substrate of each of the packaging devices that will be fabricated in the wafer. Wafer 510 has opposed major surfaces 512 and 514. Portions of major surfaces 512 and 514 constitute the major surfaces of each of the packaging devices that will be fabricated in the wafer. The material of wafer 510 is one of the substrate materials described above.

[0046]

Defined in wafer 510 is at least one through hole for each of the packaging devices that will be fabricated in the wafer. A packaging device similar to packaging device 300 described above with reference to Figures 3A-3F has one through hole per packaging device. In the example shown in Figure 5A, each packaging device is similar to packaging device 100 described above with reference to Figures 1A-1F and has two through holes per packaging device. Through holes 516 and 518 of one of the packaging devices and through holes 517 and 519 of the other of the packaging devices are shown.

-14-

[0047]

In an embodiment, through holes 516-519 are formed by punching. The through holes may alternatively be formed by drilling or laser ablation. Many other ways suitable for forming holes having a diameter in a range from about 100  $\mu$ m to about 2mm are known in the art and may be used instead.

[0048]

Figure 5B shows interconnecting elements 520-523 being introduced into through holes 516-519, respectively, to fill the through holes. Interconnecting elements 520-523 are slugs of conductive material having a diameter smaller than the diameter of the through holes and a length larger than the thickness of wafer 510. In an embodiment, the material of the interconnecting elements is tungsten. A squeezing process is used to fill the through holes with the interconnecting elements. The squeezing process introduces the interconnecting elements into the through holes and then reduces the length and increases the diameter of the interconnecting elements. The squeezing process leaves the ends of the interconnecting elements approximately flush with respective major surfaces 512 and 514, and the interconnecting elements retained in the through holes by friction. An adhesive may additionally or alternatively be used to retain the interconnecting elements in the through holes.

[0049]

The through hole may be filled with the interconnecting element in other ways. For example, through-hole plating may be used. In other alternatives, screen printing or metal deposition are used. A through hole will be regarded as having been filled with an interconnecting element even when the interconnecting element occupies only part of the volume of the through hole.

[0050]

Figure 5C shows mounting pad 530 and connecting pad 540 formed on major surfaces 512 and 514, respectively, of wafer 510 in electrical contact with the opposite ends of interconnecting element 520. Figure 5C additionally shows mounting pad 531 and connecting pad 541 formed on major surfaces 512 and 514, respectively, in electrical contact with interconnecting element 521, bonding pad 532 and connecting pad 542 formed on major surfaces 512 and 514, respectively, in electrical contact with interconnecting element 522, and bonding pad 533 and connecting pad 543 formed on major surfaces 512 and 514, respectively, in electrical contact with interconnecting element 523.

[0051]

Conductive pads 530-533 and 540-543 are formed on wafer 510 by electro less plating using a screen printed mask. A photo mask may alternatively be used.

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002 -15-

Examples of other selective processes that may be used to form pads 530-533 and 540-543 are electroplating, screen printing and metal deposition. In another embodiment, major surfaces 512 and 514 are each initially covered with a layer of metal using a cladding process. The layer of metal may take the form a metal foil pressed into contact with the respective major surface to cause the foil to adhere to the wafer. An adhesive may be used to increase adhesion. Portions of the layer of metal are then selectively removed to define pads 530-533 and 540-543. A mask and etch process may be used to perform the selective removal.

[0052]

Packaging devices in accordance with the invention are typically supplied to users in the wafer state shown in Figure 5C so that they can be used in wafer-scale assembly processes. However, the packaging devices can alternatively be supplied singly. Figure 5D shows an optional additional element of the above-described fabrication method in which wafer 510 is singulated into individual packaging devices 100 and 101. Singulation may be performed by sawing, scribing and breaking or by another singulation process.

[0053]

In a practical embodiment of the above-described method, through holes 516-519 are formed in wafer 510 (Figure 5A), the through holes are filled with interconnecting elements 520-523 (Figure 5B) and regions of tungsten, each of which constitutes a seed layer for one of the conductive pads 530-533 and 540-543, are screen printed on the wafer with the wafer in its "green", i.e., unfired state. The wafer is then fired. After the wafer has been fired, an electroless plating process is performed to deposit one or more additional layers of metal to complete the formation of conductive pads 530-533 and 540-543 (Figure 5C).

[0054]

A method in accordance with the invention for fabricating a semiconductor device using the wafer-scale device packages shown in Figure 5C will now be described. The method can be used to fabricate the semiconductor devices described above with reference to Figures 2A-2F. Portions of the method can be used to fabricate the semiconductor devices illustrated in Figures 4A-4F. In the method, a semiconductor die is mounted on the mounting pad of the packaging device, a bonding wire is connected between the semiconductor die and the bonding pad of the packaging device, and the semiconductor die and at least a portion of the major surface of the packaging device on which the mounting pad is located are encapsulated.

[0055]

The fabrication method will now be described in further detail with reference Figures 6A-6D, which show a highly simplified example in which two semiconductor devices similar to semiconductor device 200 described above with reference to Figures 2A-2F are fabricated. As noted above, hundreds of semiconductor devices are typically fabricated simultaneously on a single wafer.

-16-

[0056]

Figure 6A shows a wafer-scale array 600 of packaging devices supplied in wafer-scale form on wafer 510. Semiconductor device 250 is mounted on mounting pad 530 and a semiconductor device 251 is mounted on mounting pad 531. In an embodiment, a semiconductor die having a gold-tin metallization on its bottom major surface is placed on each mounting pad 530, 531 on wafer 510. The wafer is then heated to a temperature in the range from about 280 °C to about 350 °C for a time in the range from about one second to about 60 seconds. The gold-tin eutectic that forms attaches the semiconductor die to the respective mounting pad when the wafer is allowed to cool.

[0057]

Other die attach processes, including die attach processes that require substantially lower peak temperatures, are known in the art and may be used instead of the die attach process just described. Not all die attach processes are suitable for use with all die metallizations, however.

[0058]

Figure 6B shows a bonding wire 254 connected between a bonding pad (not shown) on the exposed major surface of semiconductor die 250 and bonding pad 532 and a bonding wire 255 connected between a bonding pad (not shown) on the exposed major surface of semiconductor die 251 and bonding pad 533.

[0059]

In an embodiment, low loop wire bonding is used to connect bonding wires 254, 255 between semiconductor die 250, 251 and bonding pads 532, 533. Other ways to electrically connect a bonding pad located on the exposed surface of a semiconductor die to a bonding pad similar to bonding pads 532, 533 are known the art and can alternatively be used.

[0060]

Figure 6C shows semiconductor die 250 and a portion of major surface 512 on which mounting pad 530 is located encapsulated by encapsulation 252, and semiconductor die 251 and a portion of major surface 512 on which mounting pad 531 is located encapsulated by encapsulation 253.

[0061]

In an embodiment, the encapsulant is clear epoxy. Silicone is another suitable encapsulant. Other encapsulants are known in the art and may be used where appropriate. In an embodiment, the encapsulant was applied by transfer molding. Other application processes are known in the art and may be used where appropriate. Examples of other suitable application processes include injection molding, casting and dam and fill.

-17-

[0062]

Figure 6D shows wafer 510 after it has been singulated into individual semiconductor devices 200 and 201. Singulation may be performed by sawing, scribing and breaking or by another suitable singulation process. The semiconductor devices fabricated on wafer 510 may be electrically tested before the wafer is singulated. The ability to test the semiconductor devices at the wafer scale level substantially reduces the cost of testing.

The processes illustrated in Figures 6B and 6C are omitted when the method

[0063]

[0064]

illustrated in Figures 6A-6D is used to fabricate a submount semiconductor device similar to that described above with reference to Figures 4A-4F.

This disclosure describes the invention in detail using illustrative embodiments. However, it is to be understood that the invention defined by the appended claims is not limited to the precise embodiments described.

### Claims

We claim:

5

1. A packaging device for semiconductor die, the packaging device comprising:

a substantially planar substrate having opposed major surfaces; a conductive mounting pad located on one of the major surfaces;

a conductive connecting pad located on the other of the major surfaces; and a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad.

2. The packaging device of claim 1, in which the substrate comprises ceramic.

3. The packaging device of claim 1, in which the substrate comprises a material selected from epoxy laminate and silicon.

4. The packaging device of claim 1, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

5. The packaging device of claim 1, in which the conductive interconnecting element comprises tungsten.

6. The packaging device of claim 1, additionally comprising:

a bonding pad located on the one of the major surfaces,

an additional conductive connecting pad located on the other of the major surfaces, and

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad.

7. The packaging device of claim 6, in which the substrate comprises ceramic.

8. The packaging device of claim 6, in which the substrate comprises a material selected from epoxy laminate and silicon.

9. The packaging device of claim 6, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

10. The packaging device of claim 6, in which the interconnecting element comprises tungsten.

11. A semiconductor device, comprising:

a substantially planar substrate having opposed major surfaces;

a conductive mounting pad located on one of the major surfaces;

a conductive connecting pad located on the other of the major surfaces;

5

5

a conductive interconnecting element extending through the substrate and electrically interconnecting the mounting pad and the connecting pad; and

a semiconductor die attached to the mounting pad.

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

250 of 265

12. The semiconductor device of claim 11, in which the substrate comprises ceramic.

13. The semiconductor device of claim 11, in which the substrate comprises a material selected from epoxy laminate and silicon.

14. The semiconductor device of claim 11, in which the mounting pad and the connecting pad each comprise at least one of copper, silver, gold, nickel and tungsten.

15. The semiconductor device of claim 11, in which the conductive interconnecting element comprises tungsten.

16. The semiconductor device of claim 11, additionally comprising: a conductive bonding pad located on the one of the major surfaces;

an additional conductive connecting pad located on the other of the major

surfaces;

5

an additional conductive interconnecting element extending through the substrate and electrically interconnecting the bonding pad and the additional connecting pad, and

a bonding wire extending between the semiconductor die and the bonding pad.

17. The semiconductor device of claim 16, additionally comprising an encapsulant encapsulating the semiconductor die and at least a portion of the major surface of the substrate on which the mounting pad is located.

18. The semiconductor device of claim 16, in which the substrate comprises a material selected from ceramic, epoxy laminate and silicon.

19. The semiconductor device of claim 16, in which the mounting pad, the bonding pad and the connecting pads each comprise at least one of copper, silver, gold, nickel and tungsten.

20. The semiconductor device of claim 16, in which the conductive interconnecting element comprises tungsten

PATENT
## Abstract

[0065]

The packaging device includes a substrate, a mounting pad, a connecting pad and an interconnecting element. The substrate is substantially planar and has opposed major surfaces. The mounting pad is conductive and is located on one of the major surfaces. The connecting pad is conductive and is located on the other of the major surfaces. The conductive interconnecting element extends through the substrate and electrically interconnects the mounting pad and the connecting pad. The packaging device has a volume that is only a few times that of the semiconductor die and can be fabricated from materials that can withstand high-temperature die attach processes. The packaging device can be configured as the only packaging device used in the semiconductor device or as a submount for a semiconductor die that requires a hightemperature die attach process.

## Kong Weng Lee et al. Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same Agilent Docket No. 70030259 Sheet 1 of 8





Kong Weng Lee et al. Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same Agilent Docket No. 70030259 Sheet 2 of 8



FIG.1C

FIG.1D





FIG.1F







FIG.2C





## Kong Weng Lee et al. Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same Agilent Docket No. 70030259 Sheet 4 of 8







FIG.4A

## Kong Weng Lee et al. Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same Agilent Docket No. 70030259 Sheet 5 of 8



FIG.3C

FIG.3D



FIG.3F

FIG.3E

## Kong Weng Lee et al. Packaging Device for Semiconductor Die and Semiconductor Device Incorporating Same Agilent Docket No. 70030259 Sheet 6 of 8















FIG.4E

















FIG.6B



FIG.6C



FIG.6D

T0 64810016504855487 P. 02

PATENT APPLICATION

### **DECLARATION AND POWER OF ATTORNEY** FOR PATENT APPLICATION

AT

TORNEY DOCKET	NO.	70030259
---------------	-----	----------

## As a bell w named inventor, I hereby declare that:

My residence/post office address and citizenship are as stated below next to my name;

I believe I am the riginal, first and sole inv ntor (If only ne name is listed bel w) r an riginal, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and f r which a patent is sought on the inventi n entitled:

#### PACKAGING DEVICE FOR SEMICONDUCTOR DIE, AND SEMICONDUCTOR DEVICE INCORPORATING SAME

th specification of which is attached hereto unless the following box is checked:

() was filed on as US Application Serial No. or PCT International Application Number and was amended on (if applicable).

I hereby state that I have reviewed and understood the contents of the above-identified specification, including the claims, as amanded by any amandment(a) referred to above. I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR 1.58.

### Foreign Application(s) and/or Claim of Foreign Priority

I hereby claim foreign priority benefits under Title 35, United Status Code Section 119 of any foreign application(a) for patent or inventor(s) certificate listed below and have also identified below any foreign application for patent or inventor(s) certificate having a filing date before that of the application on which priority is claimed:

COUNTRY	APPLICATION NUMBER	DATE FILED	PRIORITY CLAIMED UNDER 35 U.S.C. 119
			YES: NO:
			YES: NO:

## Provinienal Analication

I hereby claim the benefit under Title 36. United States Code Section 119(a) of any United States provisional application(s) listed below:

### U. S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I scknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

	APPLICATION SERIAL NUMBER	FILING DATE	STATUS (patented/pending/ebendoned)
			•
Γ			
Γ	· · · ·		

### POWER OF ATTORNEY:

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Customer Number 022878	Place Classifier Number Bar Code Label hare	
Send Correspondence to:	Direct Telephone Calls To:	
AGILENT TECHNOLOGIES, INC.		
Logal Department, DL429	lan Mardoartie	
P Box 7599	(650) 485-3016	
Loveland, Colorado 80537-0599		
	والمكاكر بسيادة كالأخب فالمساقر فسنست فيستعن عروف وستنه مستخطفا متحسب مستعيدهم ويتها فيقتها والمتها والمتنا	-

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful faise statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Inventor:	Kong Wang Lee	·	Ch	tzenship: <u>N</u>	laiaysian		
Residence:	Lahat Court 4	8-2-1 Jalan	Sekolah 1	La Sall	, 10450	Penang,	Malaysia
Post Office Address	Same as Resideo	<u>ça</u>					
	trahl	/		H.	June	2203	
Rev 01/02 (DecPwr)	Vae Page Two F	r Additional inventor	Date r(s) Signature(s)	A		Page	of 2

DECLARATION AND POWER ( FOR PATENT APPLICATI N (	of ATTORNEY continued)	ATTORNEY DOCKET NO. 70030259
Il Name of # 2 joint inventor: Kee Y	ean Ng	Citizenship: Malaysian
eldence: <u>6. H</u>	alaman Kikik, Taman	Inderawasih, 13600 Prai, Penang, Halaysi
set Office Address:	as Residence	
- Marya		June 26, 2003
		Date
In Name of # 3 joint inventor: Yew (	Cheong Kuan	Citizenship: Malaysian
esidence: <u>G-4-0</u>	ne Besidence	ungao Dus, 11700 Penang, malaysia
ost Office Address:		5. 06 2002
Wentor & Bignature	·	June Co, Coog
		~
ull Name of # 4 joint inventor: Qin (2	hee Tan	Citizenskin: Malavslan
lenkterse: 18-1	1-03. Taman Seri Say	ri, Hilir Pavar Terubong 1, Relan, 11900
ant files Address Same	as Residence	Bayan Lepas, Penang, Malaysia
Jartill	·	June 26, 2003
		Date
	· .	
		· · · · · · · · · · · · · · · · · · ·
full Name of # 5 joint inventor: Che	nor Why Tan	Citizenship: Malaysian
full Name of # 6 joint inventor: <u>Che</u> Residence: <u>384</u>	ag Why Tan 3. Chip Joo Batate.	Citzenship: <u>Halaysian</u>
full Name of # 6 joint Inventor: <u>Che</u> Issidance: <u>384</u> Post Office Addrese: <b>680</b>	ng Why Tan 3. Chip Jon Batata, 9. As Residence	Citzenship: <u>Halaysian</u> Bukit Tengah, 14000, Bukit Mertajan, Penang, Malaysia
Full Name of # 5 joint inventor: Residence: Post Office Address: Our	ng Why Tan 3. Chip Joo Estata, a. as Residence	Citizenship: <u>Halaysian</u> Bukit Tengah, 14000, Bukit Martajan, Penang, Malaysia Turre 2-6, 20 22
Full Name of # 6 joint Inventor:	ng Why Tan 3. Chip Jon Batata, as Residence	Citizenship: <u>Halaysian</u> Bukit Tengah, 14000, Bukit Mertejan, Penang, Malaysia June 2-6, 20 03 Dete
full Name of # 5 joint Inventor: <u>Che</u> lesidence: <u>384</u> Post Office Address: <u>Sam</u> Aventor s signature	ng Why Tan 3. Chip Joo Estata, as Residence	Citizenship: <u>Halaysian</u> Bukit Tengah, 14000, Bukit Martajan, Penang, Malaysia Turre 2-6, 2003 Date
Full Name of # 6 joint Inventor:	ng Why Tan 3. Chip Joo Batata, an Residence	Citizenship: <u>Malaysian</u> Bukit Tengah, 16000, Bukit Martajam, Penang, Malaysia June 2-6, 20 03 Date Citizenship:
Full Name of # 6 joint Inventor:	ng Why Tan 3. Chip Joo Batata, as Residence	Citizenship: <u>Halaysian</u> Bukit Tengah, 16000, Bukit Martajan, Penang, Malaysia Twne d-6, 20 0.2 Date Citizenship:
Full Name of # 6 joint Inventor:	ng Why Tan 3. Chip Joo Estate, as Residence	Citizenship: <u>Malaysian</u> Bukit Tengah, 14000, Bukit Mertajam, Penang, Malaysia June d-6, 20 03 Date Citizenship:
Full Name of # 6 joint inventor:	ng Why Tan 3. Chip Joo Batata, an Residence	Citizenship: <u>Malaysian</u> Bukit Tengah, 14000, Bukit Martajam, Penang, Malaysia June 2-6, 20 e. Date Citizenship:
Full Name of # 6 joint Inventor:	ng Why Tan 3. Chip Joo Estate, as Residence	Citizenship: <u>Malaysian</u> Bukit Tengah, 14000, Bukit Mertajan, Penang, Malaysia Twne d-6, 20 of Date Citizenship:  Dete
Full Name of # 6 joint Inventor:	ng Why Tan 3. Chip Joo Batata, and Regidence	Citizenship: <u>Malaysian</u> <u>Bukit Tengah, 14000, Bukit Martajam,</u> <u>Penang, Malaysia</u> <u>June d-6, 20 g</u> Date <u>Citizenship:</u> <u>Data</u>
Full Name of # 5 joint Inventor:	ng Why Tan 3. Chip Joo Batata, an Residence	Citizenship: <u>Malaysian</u> Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June d-6, 20 og Date Citizenship: Citizenship: Citizenship:
Full Name of # 5 joint Inventor:	ng Why Tan 3. Chip Joo Estate, as Residence	Citizenship: <u>Malaysian</u> Bukit Tengah, 14000, Bukit Martajam, Penang, Malaysia June d-6, 20 of Date Citizenship:  Deta
Full Name of # 6 joint inventor:	ng Why Tan 3. Chip Joo Batata, and Regidence Lym	Citizenship: <u>Malaysian</u> Bukit Tengah, 14000, Bukit Martajam, Penang, Malaysia June 2-6, 20 of Date Citizenship:  Dete
Full Name of # 5 joint Inventor:	ng Why Tan 3. Chip Joo Batata, a as Residence Lym	Citizenship: <u>Malaysian</u> Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June d-6, 20 og Dete Citizenship: Citizenship: Citizenship: Deta
Full Name of # 6 joint Inventor:	ng Why Tan 3. Chip Joo Estate, as Residence LyM	Citizenship: <u>Malaysian</u> Bukit Tengab, 14000, Bukit Martajam, Penang, Malaysia June d-6, 20 o.j Date Citizenship: Citizenship: Date
Full Name of # 6 joint inventor:	ng Why Tan 3. Chip Joo Batata, and Residence If M	Citizenship: <u>Malaysian</u> Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June 2-6, 20 og Date Citizenship: Citizenship: Date
Full Name of # 5 joint Inventor:	ng Why Tan 3. Chip Joo Estate, as Residence 	Citizenship:
Full Name of # 6 joint Inventor:	ng Why Tan 3. Chip Joo Batata, ana Residence Lym	Citizenship: <u>Malaysian</u> Bukit Tengab, 14000, Bukit Martajam, Penang, Malaysia June d-6, 20 og Date Citizenship:  Date Citizenship:  Citizenship: 
Full Name of # 5 joint Inventor:	ng Why Tan 3. Chip Joo Batata, an Residence IJM	Citizenship: Malaysian Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June 2-6, 20 o. Date Citizenship: Citizenship: Date Citizenship: Citizenship:
Full Name of # 5 joint Inventor:	ng Why Tan 3. Chip Joo Estate, as Residence Lym	Citizenship: <u>Malaysian</u> Bukit Tangab, 14000, Bukit Martajam, Penang, Malaysia June d-6, 20 o.j Dete Citizenship: Citizenship: Date
Full Name of # 6 joint Inventor:	ng Why Tan 3. Chip Joo Batata, ana Residence Lym	Citizenship: Malaysian Bukit Tengab, 14000, Bukit Martajam, Penang, Malaysis June 2-6, 20 og Date Citizenship: Citizenship: Date Date

SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

÷

.

.

# PATENT APPLICATION SERIAL NO.

# U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

07/02/2003 MGEBREM1 00000032 501078 10608605

01 FC:1001 750.00 DA

PTO-1556 (5/87)

*U.S. Government Printing Office: 2002 - 489-267/69033



# SEOUL SEMICONDUCTOR CO., LTD., and SEOUL SEMICONDUCTOR, INC. EX. NO. 1002

11