



Search



Free Upgrade to Premium

Attorney Needed ASAP - Crucial need for local attorney in your area. View new cases

Promoted



House Flipping Workshop Learn From Flipping Pro Than Merrill! Los Angeles August 6-1



112 New CA Clients 112 new legal clients seeking a CA attorney. View their cases today.



Sell your leased car TRED helps you find a trusted buyer, and we handle all the paperwork.

Learn more

Learn mor

People Also Viewed



Siddharth Krishnan Consultant

Salma Khan

Web and Graphic Design Consul



Steven Chung

Consultant at Steven Chung Inc.

Ursula Higgins

Consultant

Noreen Chibuk

Consultant

Robert (Bob) Cook

Consultant

Michelle Bellerive

Consultant

Paul Harpley

Consultant at E.P.D.I.

Ron Sluser

Consultant at Consultant



Craig Miller


Consultant at Makiki

Learn the skills Dan has

Learning Modular Synthesis: Eurorack Expansion Viewers: 2,662

Learning Design Rese Viewers: 25,675

Sketch: Working with



Dan Radut

Consultant at PatentLawFirm

Kitchener, Canada Area

Connect



FISI Consulting Law Firms

Polytechnic University of Timisoara, Romania



See contact info



87 connections

A highly dependable electronics engineer with extensive experience in high-speed complex FPGA devices VHDL coding and in HW electronic analog and digital design. Results-driven and creative problem solver with proven abilities for electronic system design project leadership. Able to meet project goals within al...

Show more

Experience



Consultant

Consulting Law Firms

FISI Consulting Law Firms Jan 2017 - Present · 1 yr 8 mos New York, USA

FISI Contract - Consultancy on patent claims regarding "System and method for adapting a USB to provide power for charging a mobile device"

FPGA free help/consulting for FPGA groups online

- 1.Developed and simulated an i2c interface RTL VHDL/Verilog code for the DS1621 digital thermometer with Vivado 2016.3
2. Analysis of an AES_128_Cipher with a CanrightSBox and simulation on Quartus with ModelSim
3. Designed and simulated an SRAD(Speckle Reduction Anisotropic Diffusion) speckle n... See more



Sr FPGA and Hardware Designer

Home

Home Jan 2014 - Dec 2016 · 3 yrs Waterloo, ON

Study and extensive training of Verilog and System Verilog.

Extensive Xilinx Vivado IDE training

- Advanced XilinxDesignConstraints and StaticTimingAnalysis
• Timing Closure Baseline Methodology... See more



Sr FPGA and HW designer

Teledyne DALSA

Teledyne DALSA May 2002 - Dec 2013 · 11 yrs 8 mos Waterloo, Ontario



Free Upgrade to Premium



Hardware Designer

RIM | BlackBerry

Mar 1999 – Jan 2002 · 2 yrs 11 mos
Waterloo, Ontario

- Designed test boards using Mentor Graphics tools for testing and qualifying new parts
- Developed power circuitry implemented on pagers (SMPS, LDOs, control, decoupling)
- Designed USB-powered chargers for Li cell batteries



Electronics Design Engineer

NDT Technologies

Jul 1997 – May 1998 · 11 mos
Baie d'Urfe, Quebec

Electronics Engineer

MPP

Feb 1996 – Apr 1997 · 1 yr 3 mos
Champlan, France

Electronics Engineer

Evans&Sutherland

Feb 1991 – May 1995 · 4 yrs 4 mos
Palaiseau, France

Electronics Engineer

Medical Institute

Aug 1988 – Sep 1990 · 2 yrs 2 mos
Timisoara, Romania

Eltrronics Engineer

Titan

Feb 1980 – Jul 1988 · 8 yrs 6 mos
Tmisoara, Romania

[Show fewer experiences](#) ^

Education

Polytechnic University of Timisoara, Romania

Diploma Of Electronics Engineer, Eletrronics and Telecommunications
1974 – 1979

Skills & Endorsements

VHDL · 7

Endorsed by 3 of Dan's colleagues at Teledyne DALSA

Verilog · 7

Endorsed by 3 of Dan's colleagues at Teledyne DALSA







ModelSim · 7

Accomplishments

3 Languages English • French • Romanian

1 Honor & Award Additional Honors & Awards

Interests

 <p>Signal Processing Design 4,488 members</p>	 <p>ASIC & FPGA Experts Group 10,557 members</p>
 <p>FPGA / CPLD Design 14,543 members</p>	 <p>Electronic hardware/software(firm... 22,763 members</p>
 <p>Smith + Andersen 10,350 followers</p>	 <p>FPGA-INDIA 441 members</p>

[See all](#)