# ADVANCE

# MT48LC4M4R1(S) 4 MEG x 4 SDRAM

# SYNCHRONOUS

MICHON

# 4 MEG x 4 SDRAM

Pulsed RAS, Dual Bank, BURST Mode, 3.3V, SELF REFRESH

# **FEATURES**

DRAM

- Fully synchronous; all signals (excluding clock enable) registered to positive edge of system clock
- Meets all JEDEC functional specifications
- Dual internal banks: dual 2 Meg x 4 architecture
- Programmable burst-lengths: 2, 4, 8 cycles or full-page burst Programmable burst-sequence: sequential or interleave
- Burst termination
- Multiple burst READ, single WRITE capability
- Hidden precharge capability with optional automatic precharge command
- Programmable READ latency: 1, 2 or 3 clocks
- Industry-standard x8 pinouts, timing, functions and packages
- Refresh modes: AUTO and SELF
- Standard and extended AUTO REFRESH rates
- High-performance CMOS silicon-gate process
- Lead-over-chip assembly architecture
- Single +3.3V ±0.3V power supply
- Low power, 3mW standby; 200mW active, typical
- ٠
- LVTTL-compatible CKE-controlled power-down and suspend operations
- Mode register programming
- JEDEC-standard command set (pulsed RAS )

### OPTIONS MARKING

OPTIONS	MAKKING
Timing	
10ns access (≤100 MHz)	-10
12ns access (≤83 MHz)	-12
13.3ns access ( ≤75 MHz)	-13
<ul> <li>Auto Refresh 4,096-cycle in 64ms (15.6µs/row 4,096-cycle in 128ms (31.25µs/row</li> </ul>	
• SELF REFRESH Not allowed Allowed	none S
<ul> <li>Plastic Packages</li> </ul>	

- TG 44-pin TSOP (400 mil)-forward
- Part Number Example: MT48LC4M4R1TG-10 S

## **GENERAL DESCRIPTION**

RM

The MT48LC4M4R1(S) is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x4 configuration. It is structured as a dual 2 Meg x 4 DRAM

MT48LC4M4R1(S) REV. 4/94

DOCKE.

Δ

PIN ASSIGNMENT (Top View)		NXS
<b>44-Pin</b> FORW (DD <sup>.</sup>	ARD	CHRC
лос лос	44         D         Vasa           43         D         NC           44         D         Vasa           45         D         Vasa           46         D         Vasa           47         D         DA           48         D         Vasa           39         D         NC           37         D         D3           56         D         VccQ           35         H         NC           32         D         CMK           31         H         CKK           31         H         CKK           32         D         CMK           32         D         CKK           35         H         NC           32         D         CKK           31         H         CKK           32         D         CKK           35         H         NC           36         H         NC           37         H         A7           36         H         A65           37         H         A4           37         Vss	SYNCHRONOUS DRAM

with a synchronous interface. Each byte is uniquely addressed through a bank-select bit and 20 address bits. The bank select and address are entered first by RAS registering (row active command) 12 bits (A0-A10, BA) and then  $\overline{CAS}$  registering 11 bits (A0-A9, BA). At  $\overline{CAS}$  registration (READ or WRITE command), address bit A10 defines autoby BA during both RAS and CAS registration. The MT48LC4M4R1 is designed to operate in a synchro-

nous, 3.3V memory system. All input and output signals, with the exception of clock enable (CKE) during POWER-DOWN and SELF REFRESH modes, are synchronized to the positive-going edge of the system clock (CLK).

The synchronous DRAM has several programmable features to allow maximum performance in each user's system. Additionally, bank switching between the two internal memory banks in conjunction with the programmable BURST mode provides very high-speed performance

The synchronous DRAM allows both AUTO REFRESH (during normal operation) and SELF REFRESH (for lowpower, data-retention operation).


Micron Semiconductor, Inc., reserves the right to change products or specifications without notice.

2-1

# 1 (1)

Find authenticated court documents without watermarks at docketalarm.com.

 ADVANCE
MT48LC4M4R1(S) 4 MEG x 4 SDRAM



FUNCTIONAL BLOCK DIAGRAM

# MT48LC4M4R1(S) REV. 4/94

Α

2-2

Micron Semiconductor, Inc., reserves the right to change products or specifications without notice. @1994, Micron Semiconductor, Inc.

# DOCKET RM Α Find authenticated court documents without watermarks at docketalarm.com.