

VLSI

TECHNOLOGY

EDITED BY

S. M. SZE

VLSI TECHNOLOGY

Edited by
S. M. Sze
Bell Laboratories, Incorporated
Murray Hill, New Jersey

McGraw-Hill Book Company

New York St. Louis San Francisco Auckland Bogotá Hamburg
Johannesburg London Madrid Mexico Montreal New Delhi
Panama Paris São Paulo Singapore Sydney Tokyo Toronto

This book was set in Times Roman by Information Sciences Corporation.
The editors were T. Michael Slaughter and Madelaine Eichberg;
the production supervisor was Leroy A. Young.
The cover was designed by Joseph Gillians.
The drawings were done by Bell Laboratories, Incorporated.
Halliday Lithograph Corporation was printer and binder.

VLSI TECHNOLOGY

Copyright © 1983 by Bell Telephone Laboratories, Incorporated. All rights reserved. Printed in the United States of America. Except as permitted under the United States Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of Bell Telephone Laboratories, Incorporated.

234567890HALHAL8987654

ISBN 0-07-062686-3

Chapt

Chapt

Library of Congress Cataloging in Publication Data
Main entry under title:

VLSI technology.

(McGraw-Hill series in electrical engineering.

Electronics and electronic circuits)

Includes index.

1. Integrated circuits—Very large scale
integration. I. Size, S. M., date

II. Series.

TK7874.V566 1983 621.381'73 82-24947

ISBN 0-07-062686-3

CHAPTER
EIGHT

DRY ETCHING

C. J. MOGAB

8.1 INTRODUCTION

Resist patterns defined by the lithographic techniques described in Chapter 7 are not permanent elements of the final device but only replicas of circuit features. To produce circuit features, these resist patterns must be transferred into the layers comprising the device. One method of transferring the patterns is to selectively remove unmasked portions of a layer, a process generally known as etching.

As the title of this chapter suggests, "dry etching" methods are particularly suitable for VLSI processing. Dry etching is synonymous with plasma-assisted etching¹ which denotes several techniques that use plasmas in the form of low-pressure gaseous discharges. These techniques are commonly used in VLSI processing because of their potential for very-high-fidelity transfer of resist patterns.

The earliest application of plasmas to silicon ICs dates back to the late 1960s, when oxygen plasmas were being explored for the stripping of photoresists.² Work on the use of plasmas for etching silicon was also initiated in the late 1960s and was signaled by a patent³ detailing the use of $\text{CF}_4\text{-O}_2$ gas mixtures. At that time, there was no universal endorsement of dry methods which were largely novel replacements for existing wet chemical techniques.

This early work set the stage for an important period in the evolution of IC technology. From 1972 to 1974, workers at several major laboratories were heavily involved in the development of an inorganic passivation layer for MOS devices. The preferred passivation turned out to be a plasma-deposited silicon nitride layer. While this material exhibited many desirable characteristics, there was one immediate difficulty. No suitable wet chemical etchant could be found to etch windows in the nitride in order to expose underlying metallization for subsequent bonding. This problem

was circumvented by the use of $\text{CF}_4\text{-O}_2$ plasma etching.⁴ Concurrently, $\text{CF}_4\text{-O}_2$ plasma etching was developed for patterning CVD silicon nitride layers being used as junction seals.⁵ These efforts marked the first significant applications of plasma etching in IC manufacture and the beginning of large-scale efforts to develop plasma etching techniques.

Not long after this, an awareness of the potential of plasma techniques for highly anisotropic etching evolved. In particular, there were many observations of a vertical etch rate that greatly exceeded the lateral etch rate when etching through a layer of material. As will become apparent, anisotropy is necessary for high-resolution pattern transfer. The significance of etch anisotropy was recognized by researchers who were hoping to achieve ever larger scales of integration by designing circuits with ever smaller features. By the mid-1970s, therefore, most major IC manufacturers had mounted substantial efforts to develop plasma-assisted etching methods. These methods were no longer seen as merely novel substitutes for wet etching, but rather as techniques having capabilities uniquely suited to meeting foreseeable requirements on pattern transfer.

8.2 PATTERN TRANSFER

"Pattern transfer" refers to the transfer of a pattern, defined by a masking layer, into a film or substrate by chemical or physical methods that produce surface relief.

8.2.1 Subtractive and Additive Methods

In the *subtractive* method of pattern transfer shown in Fig. 1a, the film is deposited first, a patterned masking layer is then generated lithographically, and the unmasked portions of the film are removed by etching. In the *additive* (or lift-off) method shown in Fig. 1b, the lithographic mask is generated first, the film is then deposited over the mask and substrate, and those portions of the film over the mask are removed by selectively dissolving the masking layer in an appropriate liquid so that the overlying film is lifted off and removed.

The subtractive methods collectively known as dry etching are the preferred means for pattern transfer in VLSI processing today. The lift-off process is capable of high resolution, but is not as widely applicable as dry etching.

8.2.2 Resolution and Edge Profiles in Subtractive Pattern Transfer

The resolution of an etching process is a measure of the fidelity of pattern transfer, which can be quantified by two parameters. Bias is the difference in lateral dimension between the etched image and the mask image, defined as shown in Fig. 2. Tolerance is a measure of the statistical distribution of bias values that characterizes the lateral uniformity of etching.

A
the ma
and the
anisotr
ciously,
quarter
in this c

Fig. 2 Et
interface.

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.