


The 16th Annual
International Symposium on
**COMPUTER
ARCHITECTURE**

May 28-June 1, 1989
Jerusalem, Israel



**CONFERENCE
PROCEEDINGS**


SPONSORED BY
IEEE COMPUTER SOCIETY
IEEE COMPUTER ARCHITECTURE SOCIETY
IEEE MICROPROCESSORS SOCIETY

THE COMPUTER SOCIETY

**DOCKET
ALARM**


Find authenticated court documents without watermarks at docketalarm.com.

*Proceedings (International Symposium on
Computer Architecture)*



The 16th Annual
International Symposium on


COMPUTER ARCHITECTURE




*Proceedings (International Symposium on
Computer Architecture)*



The 16th Annual
International Symposium on
**COMPUTER
ARCHITECTURE**



RCW


Published by

IEEE Computer Society Press
1730 Massachusetts Avenue, N.W.
Washington, D.C. 20036-1903

QA76
.9
A7359a
16th, 1989

Cover design by Jack I. Ballestero

Copyright © 1989 by Association for Computing Machinery, Inc.

Copying without fee is permitted provided that the copies are not made or distributed for direct commercial advantage and credit to the source is given. Abstracting with credit is permitted. For other copying of articles that carry a code at the bottom of the first page, copying is permitted provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress Street, Salem, MA 01970. For permission to republish, write to: Director of Publications, Association for Computing Machinery, 11 West 42nd Street, New York, NY 10036.

IEEE Computer Society Order Number 1948
Library of Congress Number 85-642899
IEEE Catalog Number 89CH2705-2
ISBN 0-8186-1948-1 (paper)
ISBN 0-8186-5948-3 (microfiche)
ISBN 0-8186-8948-X (case)
ACM Order Number 415890
ISBN 0-89791-319-1
ISSN 0884-7495

Additional copies of the 1989 Proceedings may be ordered from:

ACM
Order Department
P.O. Box 64145
Baltimore, MD 21264

IEEE Computer Society
Order Department
10662 Los Vaqueros Circle
Los Alamitos, CA 90720-2578

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331

IEEE Computer Society
13, Avenue de l'Aquilon
B-1200 Brussels
BELGIUM

IEEE Computer Society
Ooshima Building
2-19-1 Minami-Aoyama
Minato-ku, Tokyo 107, JAPAN



THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

The 16th Annual International Symposium on Computer Architecture

Table of Contents

Cache Coherence and Synchronization I

Chair: M. Dubois, USC

Evaluating the Performance of Four Snooping Cache Coherency Protocols	2
<i>S.J. Eggers and R.H. Katz</i>	
Multi-level Shared Caching Techniques for Scalability in VMP-MC	16
<i>D.R. Cheriton, H.A. Goosen, and P.D. Boyle</i>	
Design and Performance of a Coherent Cache for Parallel Logic Programming Architectures	25
<i>A. Goto, A. Matsumoto, and E. Tick</i>	

Dataflow

Chair: I. Koren, UMASS Amherst

The Epsilon Dataflow Processor	36
<i>V.G. Grafe, G.S. Davidson, J.E. Hoch, and V.P. Holmes</i>	
An Architecture of a Dataflow Single Chip Processor	46
<i>S. Sakai, Y. Yamaguchi, K. Hiraki, Y. Kodama, and T. Yuba</i>	
Exploiting Data Parallelism in Signal Processing on a Dataflow Machine	54
<i>P. Nitezki</i>	

Pipeline Architectures

Chair: A. Gottlieb, NYU

Architectural Mechanisms to Support Sparse Vector Processing	64
<i>R.N. Ibbett, T.M. Hopkins, and K.I.M. McKinnon</i>	
A Dynamic Storage Scheme for Conflict-Free Vector Access	72
<i>D.T. Harper III and D.A. Linebarger</i>	
SIMP (Single Instruction stream/Multiple instruction Pipelining): A Novel High-Speed Single-Processor Architecture	78
<i>K. Murakami, N. Irie, M. Kuga, and S. Tomita</i>	

Mapping Algorithms

Chair: A.L. Davis, HP

2-D SIMD Algorithms in the Perfect Shuffle Networks	88
<i>Y. Ben-Asher, D. Egozi, and A. Schuster</i>	
Systematic Hardware Adaptation of Systolic Algorithms	96
<i>M. Valero-Garcia, J.J. Navarro, J.M. Llberia, and M. Valero</i>	
Task Migration in Hypercube Multiprocessors	105
<i>M.-S. Chen and K.G. Shin</i>	

Uniprocessor Caches

Chair: D. Alpert, INTEL

Characteristics of Performance-Optimal Multi-Level Cache Hierarchies	114
<i>S. Przybylski, M. Horowitz, and J. Hennessy</i>	
Supporting Reference and Dirty Bits in SPUR's Virtual Address Cache	122
<i>D.A. Wood and R.H. Katz</i>	
Inexpensive Implementations of Set-Associativity	131
<i>R.E. Kessler, R. Jooss, A. Lebeck, and M.D. Hill</i>	
Organization and Performance of a Two-Level Virtual-Real Cache Hierarchy	140
<i>W.-H. Wang, J.-L. Baer, and H.M. Levy</i>	

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.