U.S. Patent No. 7,124,205 (205 Patent)

IPR2017-1405 (Intel) IPR2018-0336 (Dell) IPR2017-1735 (Cavium)

*All citations herein are to the IPR2017-01405 case unless otherwise noted.

(intel) 289

205 Patent: Instituted Grounds

• Thia in view of Satran I and Satran II

- Claims 3, 9, 10, 16, 22, 27-33, 35, 36
- Claims 31, 32-33 addressed in supplemental briefing

Thia in view of Satran I, Satran II, and Carmichael

Claims 24-26

Ex. 1015 – Thia, Y.H., Woodside, C.M. Publication ("Thia") Ex. 1053 – U.S. Patent No. 5,894,560 ("Carmichael") Ex. 1056 – Satran, J. Publication ("Satran I") Ex. 1057 – Satran, J. Publication ("Satran II")



1. Thia is enabling prior art

- 2. This teaches the network interface device performing <u>all</u> network and transport layer processing
- 3. The combination of Thia, Satran I and Satran II discloses the challenged dependent claims
- 4. A POSA would have been motivated to combine Thia, Satran I and Satran II (as well as Carmichael)
- 5. Supplemental Briefing claim 31 is indefinite or obvious in light of Thia, Satran I and Satran II
- 6. Motions to Amend 205 Patent should be denied

PO fails to identify why Thia is allegedly not enabling

 Patent Owner contends that Thia is an "inoperative device" and is therefore a non-enabling reference

Paper 32 (205 Corrected Response) at 22.

- Patent Owner's expert, Dr. Almeroth, essentially repeats (or copies verbatim) the opposition and does not provide any additional information or arguments
- A non-enabling reference can be prior art "for all that it teaches"

Id. (citing Beckman Instruments v. LKB Produkter AB, 892 F.2d 1547, 1551 (Fed. Cir. 1989)).

Dr. Lin: Thia is not a theoretical device

4.3 First Design: Design Steps

Figure 3 shows the steps followed in this study. There were three stages, a behavioural model, a structural or RTL model, and a gate level design. These gave us two kinds of feasibility check, that the logic we specified will execute the protocol within the environment we envisage, and that the design is technically feasible, for instance in a reasonable chip area.

Ex. 1015.008 (Thia).

SYNOPSYS was and still is one of the primary vendors of synthesis design tools

used in the semiconductor industry to design semiconductor chips. A POSA would

know that a gate-level design can be fabricated into a chip using well-known

software tools and chip fabrication facilities. A POSA would have understood the

teachings of Thia without the need for Thia to create a final chip.

Ex. 1223.005-.006 (Lin Reply Decl.) at \P 6.

• Thia discloses a design ready to be fabricated into a chip

293

PO fails to identify why Thia is not enabling

 The only alleged missing implementation details are <u>not</u> required by the 205 Patent claims or well-known to a POSA

Accordingly, Thia does not contain any teaching or explanation of a dedicated NIA that implements or even tests TCP header bypass, let alone using flow keys and operation codes, and no explanation of how one would actually implement the theorized, generalized header prediction bypass stack in an actual NIC using the TCP protocol. Nor does Thia provide any teaching relating to the NIC performing packet data reassembly, such that certain header information is not passed to the host. These details are hardly trivial—they are exactly the prior art hurdles the '205 patent addressed and overcame. (Ex. 2026, ¶ 87)

Paper 32 (205 Corrected Response) at 27.

Patent Owner's expert mirrors Patent Owner's Response

Thia is based on the well-known header prediction algorithm for TCP/IP

14

A Reduced Operation Protocol Engine (ROPE) for a multiple-layer bypass architecture

Y.H. Thia (*)¹ and C.M. Woodside (**)

Newbridge Networks, Inc. Ottawa Canada (*) and Dept. of Systems and C

Abstract — The Re critical functions of a m path for data transfer. T involves only a small s hardware. Multiple-laye and buffer management, are a significant overhee paper describes the desig using VHDL. The design array technology, and sin per second, in a connec

Keyword codes: C.2.2, Keywords: Network Pr

1 Introduction

The advent of Fibre rates, has shifted the per munications processing i

quality-of-service guarantees will reinforce this effect. The heavy processing load is due to a combination of operating system overhead, protocol complexity, and per-octet processing on the data stream. To alleviate the end-system bottleneck one may consider new protocols [10], improved software implementation of existing protocols [5, 35], parallel processing techniques [14, 21, 38], special protocol structures [15, 30] and hardware assist [22] by offloading all or part of the protocol functions to an adaptor. This paper takes the latter approach.

The key problems associated with offboard processing include:

Partitioning the functionality between the host and the adaptor is difficult and may easily lead to a complex additional protocol between the two parts, which may cancel out or offset the potential gain from offloading. For example, the buffer management task [36] may be offloaded, but this leaves the problem of control for accessing it within the full protocol logic.

1 This research was done while Dr. Thia was at Carleton University

G. Neufield et al. (eds.), *Protocols for High Speed Networks IV* © Springer Science+Business Media Dordrecht 1995

This paper presents a feasibility study for a new approach to hardware assistance. It combines the relatively simple operations needed for data transfer across multiple layers and provides a hardware "fast path" for them, which will be efficient for bulk data transfer. It is based on the "protocol bypass concept" [37] which is a generalization of Jacobson's "Header Prediction" algorithm [20] for TCP/IP. Bypass solves the problems identified above, which may limit the use of offboard processing, by implementing an entire service through all layers for certain cases. This simplifies the interface between the host and the adaptor chip and minimizes their interaction, which is supported by an access test, some DMA processing and a simple command protocol. The chip design based on bypassing is called ROPE, for

Ex. 1015.002 (Thia); see also Paper 1 (205 Petition) at 21.

ntel) 295

Dr. Lin: Thia is enabling to a POSA

3. Partial Offload and Fast Paths

35. The performance of TCP/IP, or for that matter most communication protocols, can be improved by adapting the header prediction algorithm that was proposed in 1988 by Van Jacobson, which led to many different types of partial offloads, including a TCP/IP implementation (i.e., BSD 4.3 Reno) in which the code is partitioned into one module for the commonly executed path (the fast path) and another module to handle the more complex cases and exception handling (the slow path).

* * *

37. As explained in Dr. Horst's Declaration (see ¶¶68-69), the 1995 book by Stevens (Stevens2) walks through the Jacobson BSD header prediction code including the conditions for selecting the fast or slow path.

- 38. Stevens2 identifies six conditions for using the fast path:
- 1. The connection must be established.

The following four control flags must not be on: SYN, FIN, RST, or URG. The ACK flag must be on.

3.-6. [Conditions to assure that the received segments are in-order]

Ex.1013, Stevens2 at .962-.963.

See Ex. 1003.019, .021 (Lin Decl.) at ¶¶ 35-40; see also Paper 1 (Petition) at 21, 23. A POSA would have been able to understand and implement Thia's teachings, which is <u>one of many</u> <u>implementations</u> of Van Jacobson's header prediction

Ex. 1223.004-.005 (Lin Reply Decl.) at ¶ 5; see also Ex. 1003.031, .070-.072 (Lin Decl.) at ¶ 54, A-12 – A-14.



- 2. This teaches the network interface device performing <u>all</u> network and transport layer processing
 - a. Thia teaches the network interface device performs <u>all</u> network layer processing
 - b. Thia teaches the network interface device performs <u>all</u> transport layer processing



205 Patent: Claim 1

(10) Patent No.:

(45) Date of Patent:



1. An apparatus comprising:

Oct. 17, 2006

US 7,124,205 B2

a host computer having a protocol stack and a destination memory, the protocol stack including a session layer portion, the session layer portion being for processing a session layer protocol; and

a network interface device coupled to the host computer, the network interface device receiving from outside the apparatus a response to a solicited read command, the solicited read command being of the session layer protocol, performing fast-path processing on the response such that a data portion of the response is placed into the destination memory without the protocol stack of the host computer <u>performing any</u> network layer processing or any transport layer processing on the response.

205 Patent: Claim 22



(intel) 2<u>99</u>

205 Patent: Claim 31

(12) Uni Craft	ted States Patent et al.	(10) Patent 1 (45) Date of
(54) NETV FAST SESS	VORK INTERFACE DEVICE THAT PATH PROCESSES SOLICITED ION LAYER READ COMMANDS	5,485,579 A 5,506,966 A 5,511,169 A
(75) Invent	ors: Peter K. Craft, San Francisco, CA (US); Clive M. Philbrick, San Jose, CA (US); Laurence B. Boucher, Saratoga, CA (US)	FORE WO PCT/US9
(73) Assign	tee: Alacritech, Inc., San Jose, CA (US)	
(*) Notice	 Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 1137 days. 	C Van Motor et al
(21) Appl.	No.: 09/970,124	Adapter," ACM SIC
(22) Filed:	Oct. 2, 2001	71-80.*
(65) US 20	Prior Publication Data 002/0091844 A1 Jul. 11, 2002	Primary Examine Assistant Examin (74) Attorney, Ag Law Group LI P-
(51) Int. C G06F	L 15/16 (2006.01)	Law Group LLA,
(52) U.S. C	709/250	(57)
(58) Field See aj (56)	of Classification Search	A network interf hardware and pro transfers between
	U.S. PATENT DOCUMENTS	fers are processed
4,366,53	8 A 12/1982 Johnson et al	transport layer pro
4,589,06	3 A 5/1986 Shah et al	handled in a slov
5,056,05	8 A 10/1991 Hirata et al	embodiment, the
5,058,11	0 A 10/1991 Beach et al 370/85.6	nevertheless proc
5,097,44	2 A 3/1992 Ward et al	fast-path. In ano
5,212,77	8 A 5/1993 Dally et al	response to a side distributed for the set
5,280,47	7 A 1/1994 Trapp 370/85.1	a subsequent port
5,289,58	0 A 2/1994 Latif et al	slow-path. The i
5,412,78	2 A 5/1995 Hausman et al	message to comn
5,418,91	2 A * 5/1995 Christenson	26
	CLINY 62 SEE SHB 515 NTCP 515 ATCP 512 -620 PB3 -613 MAC 555 NTCP 515	VER 500 SNB 522 TIRIOG 500 TIRIOG 500 TIRIOG 520 TIRIOG 520 VG 522 C 609 C 622
	604	5 644

Patent No.: US 7,124,205 B2 Date of Patent: Oct. 17, 2006

31. An apparatus comprising:

a host computer having a protocol stack and a destination memory; and

means, coupled to the host computer, for receiving from outside the apparatus a response to an ISCSI read request command and for fast-path processing a portion of the response to the ISCSI read request command, the portion including data, the portion being fast-path processed such that the data is placed into the destination memory on the host computer without the protocol stack of the host computer doing significant network layer or significant transport layer processing, the means also being for receiving a subsequent portion of the response to the ISCSI read request command and for slow-path processing the subsequent portion such that the protocol stack of the host computer does network layer and transport layer processing on the subsequent portion.

- 2. This teaches the network interface device performing all network and transport layer processing
 - a. <u>Thia teaches the network interface device performs all</u> <u>network layer processing</u>
 - b. Thia teaches the network interface device performs <u>all</u> transport layer processing

Thia: Bypass all host network layer processing in the data transfer phase



Figure 1 Bypass Architecture

Ex.1015.003 (Thia) at Fig. 1 (annotated); see, e.g., Ex. 1003.071-072 (Lin Decl.) at A-13 – A-14; see also Paper 1 (205 Petition) at 46-49. "The bypass stack performs all the relevant protocol processing in the data transfer phase."

Ex. 1015.003 (Thia); Paper 1 (205 Petition) at 31, 47, 67; Ex. 1003.071 (Lin Decl.) at A-13; see also Ex. 1223.006-.007 (Lin Reply Decl.) at ¶ 9.



Thia: Bypass multiple layers, including the network layer

14

A Reduced Operation Protocol Engine (ROPE) for a multiple-layer bypass architecture

Y.H. Thia (*)¹ and C.M. Woodside (**)

Newbridge Networks, Inc., Ottawa, Canada (*) and Dept. of Systems and Computer Engineering, Carlet

Abstract — The Reduced Operation Protocol I critical functions of a multiple-layer protocol stack, path for data transfer. The motivation for identifyin involves only a small subset of the complete proto hardware. Multiple-layer bypass also eliminates so and buffer management, context switching and move are a significant overhead. ROPE is intended to sup paper describes the design of a ROPE chip for the O using VHDL. The design is practical in terms of chip array technology, and simulation shows that it can s per second, in a connection attached to an end-syst

Keyword codes: C.2.2, B.4.1 Keywords: Network Protocols, Data Communication

1 Introduction

The advent of Fibre Optic technology, which c rates, has shifted the performance bottleneck from t munications processing in the end-points of the syst quality-of-service guarantees will reinforce this effec combination of operating system overhead, protocol the data stream. To alleviate the end-system bottlene improved software implementation of existing protoco

[14, 21, 38], special protocol structures [15, 30] and hardware assist [22] by offloading all or part of the protocol functions to an adaptor. This paper takes the latter approach.

- The key problems associated with offboard processing include:
- Partitioning the functionality between the host and the adaptor is difficult and may easily lead to a complex additional protocol between the two parts, which may cancel out or offset the potential gain from offloading. For example, the buffer management task [36] may be offloaded, but this leaves the problem of control for accessing it within the full protocol logic.

¹ This research was done while Dr. Thia was at Carleton University

G. Neufield et al. (eds.), *Protocols for High Speed Networks IV* © Springer Science+Business Media Dordrecht 1995

2.3 Multiple-layer bypass

A bypass for multiple layers instead of just one gives additional gains by avoiding:

- □ Overhead of encoding and decoding the interface control information passed between layers;
 - Executing the full general protocol logic for the layers to decide how to manipulate the data;
- □ Queueing of data at layer boundaries.

The advantage is increased further in cases where some layers, like the network and application layers, have been further subdivided into sublayers.

A multiple-layer bypass path is a concatenation of processing procedures performed by the adjacent layers when they are simultaneously in the data transfer phase. Meanwhile, the separate layers in the SPS path handle the other phases.

> Ex.1015.004 (Thia); Paper 1 (205 Petition) at 47, 54, 59, 68, 84; Paper 44 (205 Reply) at 9.



Thia: Bypass functions can be narrow or extended

14

A Reduced Operation Protocol Engine (ROPE) for a multiple-layer bypass architecture

Y.H. Thia (*)¹ and C.M. Woodside (**)

Newbridge Networks, Inc., Ottawa, Canada (*) and

The scope of functions included in a bypass may be narrowly defined, or more extended. A bypass does not include fast connection setup but also does not interfere with it. There is no segmentation/reassembly within the bypass path, but we do not see this as a major restriction, as research suggests that fragmentation of PDUs should be restricted only to the lower layers and should occur only once in the protocol stack [23]. The Segmentation and Reassembly sublayer of the ATM adaptation layer is a good place for such functions [25].

rates, has shifted the performance bottleneck from the communications channel to the communications processing in the end-points of the system [26]. Other trends such as improved quality-of-service guarantees will reinforce this effect. The heavy processing load is due to a combination of operating system overhead, protocol complexity, and per-octet processing on the data stream. To alleviate the end-system bottleneck one may consider new protocols [10], improved software implementation of existing protocols [5, 35], parallel processing techniques [14, 21, 38], special protocol structures [15, 30] and hardware assist [22] by offloading all or part of the protocol functions to an adaptor. This paper takes the latter approach.

- The key problems associated with offboard processing include:
- Partitioning the functionality between the host and the adaptor is difficult and may easily lead to a complex additional protocol between the two parts, which may cancel out or offset the potential gain from offloading. For example, the buffer management task [36] may be offloaded, but this leaves the problem of control for accessing it within the full protocol logic.
- 1 This research was done while Dr. Thia was at Carleton University

G. Neufield et al. (eds.), *Protocols for High Speed Networks IV* © Springer Science+Business Media Dordrecht 1995 Ex. 1015.014 (Thia); Paper 44 (Reply) at 9; Ex. 1223.010-.011 (Lin Reply Decl.) at ¶ 15.

intel) 304

OSI model has multiple layers, which must be processed in order



Fig. 1-17. An example of how the OSI model is used. Some of the headers may be null. (Source: H.C. Folts. Used with permission.)

Ex. 1006.052 (Tanenbaum96) at Fig. 1-17; Paper 1 (205 Petition) at 41.

- The network layer must be processed before the transport and session layers
- It is undisputed that Thia discloses processing the transport and session layers on the adapter

See e.g., Paper 1 (205 Petition) at 18-19; Paper 44 (205 Reply) at 9-10; Ex. 1223.006-.008 (Lin Reply Decl.) at ¶¶ 9-10; Paper 31 (205 Response) at 2; Ex. 2026.029 (Almeroth Decl.) at ¶ 68.



- 2. Thia discloses performing all network and transport layer processing on the bypass path
 - a. Thia's network interface device performs <u>all</u> network layer processing
 - b. Thia's network interface device performs <u>all</u> transport layer processing
 - i. The claims do not recite "reassembly"
 - ii. Thia teaches placing data from in-order packets into host memory on the bypass path
 - iii. "Segmentation/reassembly" discussed in Thia is below the transport layer

306

Thia's bypass transport layer includes "reassembly"

 Patent Owner admits that transport layer processing is performed on the bypass path, but argues that "<u>reassembly</u>" of incoming packets is missing from Thia:

"Crucially, Thia does not disclose reassembling the incoming packets, which is a primary responsibility of the transport layer"

Paper 31 (205 Response) at 43.

307

The claims do not recite "reassembly"



22. An apparatus comprising:

US 7,124,205 B2

Oct. 17, 2006

(10) Patent No.:

(45) Date of Patent:

- a host computer having a protocol stack and a destination memory; and
- a network interface device coupled to the host computer, the network interface device receiving a first portion of a response to an ISCSI read request command, the first portion being processed such that a data portion of the first portion is placed into the destination memory on the host computer with the protocol stack of the host computer doing substantially no network layer or transport layer processing, the network interface device receiving a second portion of the response to the ISCSI read request command, the protocol stack of the host computer doing network layer and transport layer processing on the second portion.

PO equates "reassembly" with placing data from each packet into host memory

Other portions of PO's exemplary support make reassembly more apparent. For example, [0056] through [0058] describe an embodiment where "the data of the packet, without network or transport layer headers, is sent by direct memory access (DMA) unit 68 to the destination in file cache 80 or file cache 24 denoted by the CCB." In placing the data of each incoming packet in "file cache 24"—which is in host memory (Fig. 1)—the DMA unit on the network interface device thus reassembles the data. (Ex. 2305 ¶ 8). [0063] and [0064] similarly describe an

Paper 45 (Motion to Amend Reply) at 2;

see also Paper 70 (Supplemental Motion to Amend Reply) at 2.

- 2. This discloses the performing all network and transport layer processing on the bypass path
 - a. Thia's network interface device performs <u>all</u> network layer processing
 - b. Thia's network interface device performs <u>all</u> transport layer processing
 - i. Claims do not recite "reassembly"
 - ii. <u>Thia teaches placing data from in-order packets into host</u> <u>memory on the bypass path</u>

310

iii. "Segmentation/reassembly" discussed in Thia is below the transport layer

Thia: ROPE chip places data from each packet into host memory

G. Neufield et al. (eds.), Protocols for High Speed Networks IV

© Springer Science+Business Media Dordrecht 1995

14								
A Reduced Operation Protocol Engine (ROPE) for a multiple-layer bypass architecture	Layer	Procedure	Bypass Chip	Host	Per-Octet (A)	Per-Packet (B)	Per-Group-Of-Packets Aggregated to Per-Packet for bulk data transfer (B)	Remarks
Y.H. Thia (*) ¹ and C.M. Woodside (**)		Encoding	X		x		,, <u>,</u> ,_,	
Newbridge Networks, Inc., Ottawa, Canada (*) and Dept. of Systems and Computer Engineering, Carleton University, Ottaw	Descention	Encryption	x		x			
Abstract The Redward Operation Protocol Engine (ROPE) and	Presentation	Compression	x		x			
critical functions of a multiple-layer protocol stack, based on the "bypas path for data transfer. The motivation for identifying this separate proce		Context Alteration		x			x	
involves only a small subset of the complete protocol, which can then hardware. Multiple-layer bypass also eliminates some inter-layer opera and buffer management, context switching and movement of data across	Session	Synchronization Management		x			x	
are a significant overhead. ROPE is intended to support high-speed bull paper describes the design of a ROPE chip for the OSI Session and Trans	otasion	Token management		х			x	
using VFDL. The design is practical in terms of chip complexity and area array technology, and simulation shows that it can support a data rate ap per second, in a connection attached to an end-system.		Checksum (Optional)	x		x			
Keyword codes: C.2.2, B.4.1	Transport	Timer Management	x			х	х	Depends on Implementation
Keywords: Network Protocols, Data Communications Devices	(Class 4)	Generation of ACK packets (Flow Control)	х				x	
Introduction The advent of Fibre Optic technology, which offers high bandwidt		Resequencing	x			x		
rates, has shifted the performance bottleneck from the communications o munications processing in the end-points of the system [26]. Other trend		Header Construction	x			x		
quality-of-service guarantees will reinforce this effect. The heavy process combination of operating system overhead, protocol complexity, and per-		Header Construction						
the data stream. To alleviate the end-system bottleneck one may consider improved software implementation of existing protocols [5, 35], parallel pr		Header Decode	x			x		
[14, 21, 38], special protocol structures [15, 30] and hardware assist [22] part of the protocol functions to an adaptor. This paper takes the latter a		Buffer Management	х			х		Minimized (Simple scheme)
 Partitioning the functionality between the host and the adaptor is diffi- lead to a complex additional protocol between the two parts which 	All 3 layers	Context Switching	x			x	x	Moved away from host OS
offset the potential gain from offloading. For example, the buffer ma may be offloaded, but this leaves the problem of control for accessis protocol logic.		Data Copying	With multiple-layer bypass, data Copying within layers is elminated.			x		Use of dual- ported memory and DMA

Table 1 Bypassable versus Non-bypassable functions

Ex. 1015.006 (Thia); see also Ex. 1223.006-.007 (Lin Reply Decl.) at ¶ 9; Ex. 1210.011-.014, .023-.025 (Lin Opp. Decl.) at ¶¶ 24-30, A-3 – A-5; Paper 39 (Opp. To Motion to Amend) at 11; Paper 1 (205 Petition) at 76.

Thia: Copy data portions of PDUs from the adaptor buffer to host memory

14

A Reduced Operation Protocol Engine (ROPE) for a multiple-layer bypass architecture

Y.H. Thia (*)¹ and C.M. Woodside (**)

Newbridge Networks, Inc., Ottawa, Canada (*) and Dept. of Systems and Computer Engineering, Carleton University, Ottawa, Canada (**)

The protocol processing load on an end system is typically shared between the host and the network adaptor. As the raw data bit rate supported by optical networks approaches the main memory bandwidth of the end system, the cost of moving data and of per-octet processing limits the effective throughput presented to the application process, especially for bulk data transfer. The data portion of a PDU may be physically moved for the following reasons:

Copying between the adaptor buffer and the host system memory;

munications processing in the end-points of the system [26]. Other trends such as improved quality-of-service guarantees will reinforce this effect. The heavy processing load is due to a combination of operating system overhead, protocol complexity, and per-octet processing on the data stream. To alleviate the end-system bottleneck one may consider new protocols [10], improved software implementation of existing protocols [5, 35], parallel processing techniques [14, 21, 38], special protocol structures [15, 30] and hardware assist [22] by offloading all or part of the protocol functions to an adaptor. This paper takes the latter approach.

- The key problems associated with offboard processing include:
- Partitioning the functionality between the host and the adaptor is difficult and may easily lead to a complex additional protocol between the two parts, which may cancel out or offset the potential gain from offloading. For example, the buffer management task [36] may be offloaded, but this leaves the problem of control for accessing it within the full protocol logic.
- ¹ This research was done while Dr. Thia was at Carleton University

G. Neufield et al. (eds.), *Protocols for High Speed Networks IV* © Springer Science+Business Media Dordrecht 1995 Ex. 1015.005 (Thia); Paper 66 (Opp. To Motion to Amend) at 5; Ex. 1262 (Lin Opp. to Supp. Motion to Amend) at ¶ 32; Paper 39 (Opp. to Motion to Amend) at 12-13; Ex. 1210.013-.014 (Lin Opp. to Motion to Amend) at ¶ 29.

(intel) 312

Thia: Put incoming packets in the right order in the transport layer

4.5 Second Design, including major procedures for Transport Class 4 (Implemented) This section describes extensions to the first design, which only supports Session BCS and TP2 functionality, to include some common TP4 functionality. Procedures for checksum, retransmission on timeout and resequencing were implemented. Extensions to the Session layer functionality and procedures for presentation layer conversion were not implemented, but are also discussed in section 6.

4.5.3 Retransmission and Resequencing

At the receiver end, <u>out-of-sequence PDUs</u> outside the flow-control window will be discarded. Otherwise, a PDU is buffered for resequencing. Duplicate TPDUs can be detected

Ex.1015.010 (Thia); Paper 44 (205 Reply) at 13-14; Paper 39 (205 Opp. To Motion to Amend) at 11-13; Ex. 1210.011-.014 (Lin Opp. Decl.) at ¶¶ 24-30.

Thia: DMA data portions of PDUs to the host in the bypass path

14

A Reduced Operation Protocol Engine (ROPE) for a multiple-layer bypass architecture

Y.H. Thia $(*)^1$ and C.M. Woodside (**)

Newbridge Networks, Inc., Ottawa, Canada (*) and

This paper presents a feasibility study for a new approach to hardware assistance. It combines the relatively simple operations needed for data transfer across multiple layers and provides a hardware "fast path" for them, which will be efficient for bulk data transfer. It is based on the "protocol bypass concept" [37] which is a generalization of Jacobson's "Header Prediction" algorithm [20] for TCP/IP. Bypass solves the problems identified above, which may limit the use of offboard processing, by implementing an entire service through all layers for certain cases. This simplifies the interface between the host and the adaptor chip and minimizes their interaction, which is supported by an access test, some DMA processing and a simple command protocol. The chip design based on bypassing is called ROPE, for

part of the protocol functions to an adaptor. This paper takes the latter approach. The key problems associated with offboard processing include:

Partitioning the functionality between the host and the adaptor is difficult and may easily lead to a complex additional protocol between the two parts, which may cancel out or offset the potential gain from offloading. For example, the buffer management task [36] may be offloaded, but this leaves the problem of control for accessing it within the full protocol logic.

This research was done while Dr. Thia was at Carleton University

G. Neufield et al. (eds.), Protocols for High Speed Networks IV © Springer Science+Business Media Dordrecht 1995 Ex. 1015.002 (Thia); See also Paper 1 (205 Petition) at 21; Ex. 1003.040, .065 (Lin Decl.) at ¶ 78, A-7.



- 2. This discloses the performing all network and transport layer processing on the bypass path
 - a. Thia's network interface device performs <u>all</u> network layer processing
 - b. Thia's network interface device performs <u>all</u> transport layer processing
 - i. Claims do not recite "reassembly"
 - ii. Thia teaches placing data from in-order packets into host memory on the bypass path
 - iii. <u>The "segmentation/reassembly" discussed in Thia is</u> <u>below the transport layer</u>



Thia's segmentation/reassembly for ATM is not transport layer reassembly

14

A Reduced Operation Protocol Engine (ROPE) for a multiple-layer bypass architecture

Y.H. Thia (*)¹ and C.M. Woodside (**)

Newbridge Networks, Inc., Ottawa, Canada (*) and

The scope of functions included in a bypass may be narrowly defined, or more extended. A bypass does not include fast connection setup but also does not interfere with it. There is <u>no segmentation/reassembly within the bypass path</u>, but we do not see this as a major restriction, as research suggests that fragmentation of PDUs should be restricted only to the lower layers and should occur only once in the protocol stack [23]. The Segmentation and Reassembly sublayer of the ATM adaptation layer is a good place for such functions [25].

rates, has shifted the performance bottleneck from the communications channel to the communications processing in the end-points of the system [26]. Other trends such as improved quality-of-service guarantees will reinforce this effect. The heavy processing load is due to a combination of operating system overhead, protocol complexity, and per-octet processing on the data stream. To alleviate the end-system bottleneck one may consider new protocols [10], improved software implementation of existing protocols [5, 35], parallel processing techniques [14, 21, 38], special protocol structures [15, 30] and hardware assist [22] by offloading all or part of the protocol functions to an adaptor. This paper takes the latter approach.

The key problems associated with offboard processing include:

Partitioning the functionality between the host and the adaptor is difficult and may easily lead to a complex additional protocol between the two parts, which may cancel out or offset the potential gain from offloading. For example, the buffer management task [36] may be offloaded, but this leaves the problem of control for accessing it within the full protocol logic.

1 This research was done while Dr. Thia was at Carleton University

G. Neufield et al. (eds.), *Protocols for High Speed Networks IV* © Springer Science+Business Media Dordrecht 1995 Thia's "segmentation/reassembly" is fragmenting/re-assembling portions of packets at a layer below the transport layer.

See, e.g., Paper 44 (205 Reply) at 13; Ex. 1223.009-.011 (Lin Reply Decl.) at ¶ 14; Paper 39 (205 Opp. To Motion to Amend) at 9-11; Ex. 1210.010-.011 (Lin Opp. Decl.) at ¶ 23.

316

Ex. 1015.014 (Thia).

Dr. Lin: Thia's segmentation/reassembly for ATM is not transport layer reassembly

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

	layers,	such	as	the	transport	layer.	Thia's	disclosure	of	"no
	segment	ation/rea	assemb	ly w	ithin the b	oypass patl	n" is add	ressing this	lower	layer
	segment	ation/re-	assem	bly.	This is	confirme	d by	Thia's state	ement	that
Title: NETWOF SOL	"fragmentation of PDUs should be restricted only to the lower layers and should									
TO PATENT OV <i>Mail Stop</i> "PATE Patent Trial and A _I	occur only once in the protocol stack" Ex. 1015.014. In fact, the same sentence									
U.S. Patent and Tra P.O. Box 1450 Alexandria, VA 22	in Thia	stating	"[t]her	e is 1	no segmen	tation/reas	sembly in	n the bypass	path"	ends
¹ Cavium, Inc., wh petitioner in this pr with a citation to a paper that is addressing IP fragmentation. See Ex. 1218.0								8.001		
00338, has requested to join as an "understudy" to Intel and Cavium in this proceeding.							Ex. 12	23.009010 (Lin	Reply De	cl.) at ¶ 14

205 Patent: Fragmented packets are processed on "slow path" by host

 PO argues that "[0063] and [0064] similarly describe an embodiment in Figure 3 where 'the data from the packet is sent 125 by DMA to the destination in the host file cache,' again disclosing reassembly to a person of skill in the art."

Paper 70 (Supplemental Motion to Amend Reply) at 2.

 But packets that are fragmented are diverted from the fast-path and processed conventionally by the host

for the message. If the packet summary instead matches a CCB held in the INIC memory, the processor checks **114** for exception conditions which may include, e.g., fragmented or out of order packets and, if such an exception condition is found, flushes **116** the CCB and the packet to the host protocol stack **38** for protocol processing. For the case in

Ex. 2022 (205 Pub. App.) at ¶ [0063].



- 1. Thia is enabling prior art
- Thia discloses the network interface device performing all network and transport layer processing on the bypass path
- 3. <u>The combination of Thia, Satran I and Satran II</u> <u>discloses the challenged dependent limitations</u>
- 4. A POSA would have been motivated to combine Thia, Satran I and Satran II (as well as Carmichael)
- 5. Supplemental Briefing claim 31 is indefinite or obvious in light of Thia, Satran I and Satran II
- 6. Motions to Amend 205 Patent should be denied



The challenged dependent limitations



Ex. 1001.052 (205 Patent) at Claim 30.

intel

The combination of Thia and Satran I and II discloses the challenged dependent claims



Ex. 1015.007 (Thia) at Fig. 2 (annotated); Paper 1 (205 Petition) at 62-63, 71-74, 78-80 (combined).

(intel)

- 4. A POSA would have been motivated to combine Thia, Satran I and Satran II (as well as Carmichael)
 - a. <u>A POSA would have used Thia's bypass system with the iSCSI</u> protocol of Satran I and Satran II
 - b. A POSA would have looked to both Satran I and Satran II
 - c. The motivations to further include Carmichael are unrebutted by Patent Owner
 - d. The Petition includes sufficient evidence regarding expectation of success

(intel) 322

Thia's bypass would have been improved by Satran's iSCSI

A POSA would have been motivated to combine Thia and Satran. Ex.1003, Lin Decl. ¶92-99. Thia discloses a fast-path bypass system adapted for the OSI model. *See* Ex.1015, Thia at Abstract, at .008. Satran discloses a communication protocol that can be used with OSI. Ex.1003, Lin Decl. ¶97. Note that iSCSI is commonly known for TCP but it was known to a have applicability to the OSI model. *Id;* Ex.1001, 205 Patent at 38:47-51 ("The iSCSI layer 2412 is generally

Paper 1 (205 Petition) at 33; see also Ex.1003.048 (Lin Decl.) at ¶¶ 94-97.

iSCSI operates at the session layer

 The 205 Patent acknowledges iSCSI operates at the session layer in the OSI protocol stack

> (labeled in FIG. 27 "ISCSI layer"). The ISCSI layer 2412 is generally considered to involve the application layer in the TCP/IP protocol stack model, whereas the ISCSI layer 2412 is generally considered to involve the session, presentation and application layers in the OSI protocol stack model.

> > Ex.1001.048 (205 Patent) at 38:47-51; Paper 1 (205 Petition) at 43-44.

Claim 3 requires that iSCSI operates at the session layer

3. The apparatus of claim **1**, wherein the session layer protocol is ISCSI.

Ex.1001.051 (205 Patent) at Claim 3.

324
PO's criticism combining Thia and Satran is that Thia is a theoretical reference

Petitioners' proffered "Motivations To Combine Thia and Satran" *all* erroneously assume that Thia discloses a real-world chip, and purport to offer motivations to combine that supposed real-world chip with either of the Satran references in a real-world environment. (Intel Pet. 34-36; Cavium Pet. 33-35.) Because Thia actually only discloses a feasibility study using a theoretical chip in a simulated environment, those proffered motivations fail. (Ex. 2026 at ¶ 114.)

Paper 31 (205 Response) at 50.

325

- 4. A POSA would have been motivated to combine Thia, Satran I and Satran II (as well as Carmichael)
 - a. A POSA would have used Thia's bypass system and ROPE chip with the iSCSI protocol and read requests of Satran I and Satran II

b. A POSA would have looked to both Satran I and Satran II

- c. The motivations to further include Carmichael are unrebutted by Patent Owner
- d. The Petition includes sufficient evidence regarding expectation of success

A POSA would have looked to both Satran I and Satran II

- Petitioner addressed Satran I and Satran II together given their close relationship
 - Overlapping authors
 - Same functionality
 - Satran II is a revision of Satran I

Paper 1 (205 Petition) at 14-15, 32; Ex. 1003.044 (Lin Decl.) at ¶ 87 and FN4.

Internet-Draft

<draft-satran-iscsi-00.txt>

Ex.1056.001 (Satran I).

Internet-Draft

<draft-satran-iscsi-01.txt>

Ex.1057.001 (Satran II).

Satran I is an earlier version of Satran II

Intel's citations to either exhibit 1056 or 1057 for specific claim limitations. Neither

references is referred to as a newer version of the other, nor is either reference a

renamed version of the other (nor would they, as they both include an "expiration"

date). In short, and by every objective indication, these are separate publications,

authored by a different set of people, at different times, with different disclosures.

future. SANs **418** and **420** may run a storage protocol such as SCSI over TCP/IP or SCSI Encapsulation Protocol. One such storage protocol is described by J. Satran et al. in the Internet-Draft of the Internet Engineering Task Force (IETF) entitled "iSCSI (Internet SCSI)," June 2000, which in an earlier Internet-Draft was entitled "SCSI/TCP (SCSI over TCP)," February 2000, both documents being incorporated by reference herein. Another such protocol, termed

> Ex.1001.036 (205 Patent) at 13:28-35; Paper 1 (205 Petition) at 44. See also Paper 1 (205 Petition) at 32.

Paper 31 (205 Response) at 30.

iSCSI (Internet SCSI)

Ex.1057.001 (Satran II).

SCSI/TCP (SCSI over TCP)

Ex.1056.001 (Satran I).



- 4. A POSA would have been motivated to combine Thia, Satran I and Satran II (as well as Carmichael)
 - a. A POSA would have used Thia's bypass system and ROPE chip with the iSCSI protocol and read requests of Satran I and Satran II
 - b. A POSA would have looked to both Satran I and Satran II
 - c. <u>The motivations to further include Carmichael are unrebutted</u> <u>by Patent Owner</u>
 - d. The Petition includes sufficient evidence regarding expectation of success

A POSA would have been motivated to further include Carmichael

 Patent Owner does not address motivations to further include Carmichael

Paper 31 (205 Response) at 53-54.

• Evidence in Petition is unrebutted

Paper 44 (205 Reply) at 19.

intel 330

- 4. A POSA would have been motivated to combine Thia, Satran I and Satran II (as well as Carmichael)
 - a. A POSA would have used Thia's bypass system and ROPE chip with the iSCSI protocol and read requests of Satran I and Satran II
 - b. A POSA would have looked to both Satran I and Satran II
 - c. The motivations to further include Carmichael are unrebutted by Patent Owner
 - d. <u>The Petition includes sufficient evidence regarding</u> reasonable expectation of success

Dr. Lin: Reasonable expectation of success

UNITED STATES PATENT AND TRADEMARK OFFICE existing systems." Ex.1015, Thia at .014. Based on its disclosures, one of ordinary skill would have recognized that Thia would have been easily adapted to include communication protocols such as iSCSI from Satran. Case IPR. No. Unassigned U.S. Patent No. 7,124,205 Ex. 1003.049-.050 (Lin Decl.) at ¶ 98; Paper 1 (205 Petition) at 36. Title: NETWORK INTERFACE DEVICE THAT FAST-PATH PROCESSES SOLICITED SESSION LAYER READ COMMANDS Patent Owner failed to DECLARATION OF BILL LIN IN SUPPORT OF PETITION FOR INTER PARTES REVIEW OF U.S. PATENT NO. 7,124,205 identify any reason why there UNDER 37 C.F.R. § 1.68 would <u>not</u> be a reasonable Mail Stop "PATENT BOARD" expectation of success Patent Trial and Appeal Board U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

Dr. Lin: Combination not unduly complicated with a predictable result

UNITED STATES PATENT AND TRADEMARK OFFICE

Finally, a POSA would have recognized that combining Thia and Satran

would not have been unduly complicated and would have had a predictable result -

Thia providing fast-path capability to Satran communications. Ex.1003, Lin Decl.

¶98. Specifically, iSCSI has general applicability to the OSI model. See, e.g.,

DECLARATION OF BILL LIN IN SUPPORT OF PETITION FOR *INTER PARTES* REVIEW OF U.S. PATENT NO. 7,124,205 UNDER 37 C.F.R. § 1.68

Mail Stop "PATENT BOARD" Patent Trial and Appeal Board U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450 Ex. 1003.049 (Lin Decl.) at ¶ 98; see also Paper 1 (205 Petition) at 36.

(intel) 333

- 5. Supplemental Briefing claim 31 is indefinite or obvious in light of Thia, Satran I and Satran II
 - a. The only new dispute is the corresponding structure for the means plus function elements in Claim 31

Claims 31-33 are invalid

- The Petition addressed claim 31 in the alternative
 - The claim is indefinite for lack of corresponding structure or
 - The claim is invalid based on the prior art grounds in the Petition (assuming the host is part of the "means")

The petition addressed claim 31 in the alternative

Petitioner contends that this limitation is indefinite. Ex.1003, Lin Decl. ¶¶74-76. The claimed means must perform four functions: (1) receiving a response, (2) fast-path processing a portion of the response, (3) receiving a subsequent portion of the response, and (4) slow-path processing the subsequent portion. Importantly, the claimed means must also be coupled to the host computer. The 205 Patent discloses no structure coupled to the host that is capable of both fastpath and slow-path processing. *Id.* At best, the 205 Patent discloses a network adaptor that performs functions (1)-(3). *Id.; see, e.g.*, Ex.1001, 205 Patent at 8:61-64 and 39:48-49 (function 1, receiving), at 8:25-40 (function 2, fast-path processing), at 40:19-26 (function 3, receiving subsequent).

The 205 Patent, however, discloses that function 4 is performed by the host, not the network adaptor. *See, e.g., id.* 8:25-40, 36:17-21 (function 4, slow-path processing). Accordingly, the 205 Patent fails to disclose any structure, coupled to the host computer, that performs all four functions and is therefore indefinite.

Paper 1 (205 Petition) at 29.

Dispute is whether the last function requires the "means" to include the host

(12) United States Patent Craft et al.	(10) Patent No (45) Date of Patent
(54) NETWORK INTERFACE DEVICE THAT FAST-PATH PROCESSES SOLICITED SESSION LAYER READ COMMANDS	5,485,579 A 5,506,966 A 5,511,169 A
(75) Inventors: Peter K. Craft, San Francisco, CA (US); Clive M. Philbrick, San Jose, CA (US); Laurence B. Boucher, Saratoga, CA (US)	FOREIG WO PCT/US98/19
(73) Assignce: Alacritech, Inc., San Jose, CA (US)	
(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 1137 days.	OTI
(21) Appl. No.: 09/970,124	Adapter," ACM SIGPI 71.80 *
(22) Filed: Oct. 2, 2001	11-00.
(65) Prior Publication Data US 2002/0091844 A1 Jul. 11, 2002 (51) Int. CL	Primary Examiner- Assistant Examiner- (74) Attorney, Agen Law Group LLP; T.
(51) Int. CL. G06F 15716 (2006.01) (52) U.S. CL	(57)
See application file for complete search history. (56) References Cited	A network interface hardware and proce transfers between th
0.5. (A1184) Definition et al. 364/200 4.366/33. A. [27]982 Johnson et al. 364/200 4.991,13. A. [29]102 Dowis et al. 364/900 5.056,058. A. [10]1991 Hirnts et al. 364/900 5.058,110. 10[1991 Hirnts et al. 364/900 5.058,110. 10[1991 Hirnts et al. 395/200 5.058,110. 10[1991 Hirnts et al. 395/200 5.163,131. 11[1992 Row et al. 395/200 5.212,778. 5.103.104 11[1994 Tipp 5.230,778. 2.1094 Tipp 395/200 5.242,732. 3.11992 Kaufe et al. 395/200 5.412,742. 4.1994 Voloyama et al. 395/200 5.412,842. 4.1994 Schristenson 709/234 5.448,8456 9.1995 Richter et al. 370/934.1	protocol stack of the transport layer proce- handled in a slow-pre- embodiment, the ho- a response to a soli nevertheless process fast-path. In anothe response to a solit dedicated fast-path a subsequent portion slow-path. The into message to commun 36 Cla
CLEDYT 662 5900 546 INT TROY 542 TTCF 411 MAC 583 MAC 583 MA	VBA560 SINUAL SINUAL SI

31. An apparatus comprising:

US 7,124,205 B2 nt: Oct. 17, 2006

a host computer having a protocol stack and a destination

memory; and

means, coupled to the host computer, for receiving from outside the apparatus a response to an ISCSI read request command and for fast-path processing a portion of the response to the ISCSI read request command, the portion including data, the portion being fast-path processed such that the data is placed into the destination memory on the host computer without the protocol stack of the host computer doing significant network layer or significant transport layer processing, the means also being for receiving a subsequent portion of the response to the ISCSI read request command and for slow-path processing the subsequent portion such that the protocol stack of the host computer does network layer and transport layer processing on the subsequent portion.

Function 4, "slow path processing," is performed on the host

No dispute that "slow path processing" is performed on the <u>host</u>

Embodiments are described wherein an ISCSI read request command is sent from a network interface device to an ISCSI target. The network interface device does fast-path processing on an initial part of the response from the ISCSI target, but then switches to slow-path processing such that a subsequent part of the response from the ISCSI target is processed by the host protocol stack. In some embodiments,

Ex.1001.031 (205 Patent) at 4:40-46.

 Patent Owner never explains where the 205 specification links its proposed means (the network interface device) to function 4

PO's construction is at odds with the dependent limitations

- Patent Owner's construction the INIC is the means is directly contradicted by dependent claims 32 and 33:
 - If the means (INIC) performs "slow path processing the subsequent portion such that the protocol stack of the host does network layer and transport layer processing on the subsequent portion"
 - Then, Claims 32 and 33 are at odds because they expressly require that <u>"the</u> network layer and transport layer processing done *on the subsequent portion* <u>by the means</u> includes…"
 - <u>The</u> network layer and transport layer processing "on the subsequent portion" cannot be done by both the protocol stack of the host (claim 31) and the means (INIC) (claims 32 and 33)



Claims depending from claim 31



intel)

Alternatively, Claims 31-33 are invalid if they are not found indefinite

 The Petition <u>fully analyzed</u> claim 31 under an interpretation where the last function (slow path processing) is performed by the host

To the extent that the Office determines that this limitation is not means plus

function or that the means includes the host computer, Thia in combination with

Satran discloses this limitation. Id.

Paper 1 (205 Petition) at 86.

 Thia, Satran I and Satran II disclose fast path processing by the network interface device and slow path processing by the host in response to portions of an iSCSI read request

> Paper 1 (205 Petition) at 81-87; Ex. 1003.120-.131 (Lin Decl.) at A-62 – A-73.

- 6. Motions to Amend 205 Patent should be denied
 - a. <u>Patent Owner has not met its burden of production under 35 U.S.C. §</u> <u>316(d) due to its failure to provide adequate written description</u> <u>support</u>
 - b. The prior art discloses each limitation of the substitute claims

PO only provided string citations

a network interface device coupled to the host computer, the network interface device receiving a first <u>and second</u> portions of a response to an ISCSI read request command, the first <u>and second</u> portion of the first portion <u>and a second data</u> portion of the first portion are reassembled and [[is]] placed into the destination memory on the host computer with the protocol stack of the host computer doing substantially no network layer or transport layer processing, the network interface device receiving a second <u>third</u> portion of the response to the ISCSI read request command, the protocol stack of the host computer doing network layer and transport layer processing on the second <u>third</u> portion.	[0008], [0009], [0056]- [0058], [0063], [0064], [0090]-[0097], Cl. 22. See, e.g., Ex. 2022 at Abstract, Figs. 3, 4, 8, 11, ¶¶ [0008], [0009], [0056]- [0058], [0063], [0064], [0090]-[0097], Cl. 22.
Proposed Claim 4.	
[[24]]42. The apparatus of claim [[22]]41, wherein the ISCSI read request command is passed from the host computer to the network interface device, the ISCSI read request command being accompanied by an indication of where the destination memory i located on the host computer.	See, e.g., Ex. 2022 at Abstract, Figs. 3, 4, 8, 11, ¶¶ [0008], [0009], [0056]- [0058], [0063], [0064], [0090]-[0097], C1. 24.
Proposed Claim 4.	
[[25]] <u>43</u> . The apparatus of claim [[24]] <u>42</u> , wherein the indication includes a scatter-gather list.	See, e.g., Ex. 2022 at Abstract, Figs. 3, 4, 8, 11, ¶¶ [0008], [0009], [0056]- [0058], [0063], [0064], [0090]-[0097], Cl. 25.
Proposed Claim 44	
[[26]]44. The apparatus of claim [[24]]42, wherein an indication of where the destination memory is located on the host computer is passed from the host computer to the network interface device, the indication being passed to the network interface device before the first portion of the response is	See, e.g., Ex. 2022 at Abstract, Figs. 3, 4, 8, 11, ¶¶ [0008], [0009], [0056]- [0058], [0063], [0064], [0090]-[0097], Cl. 26.

Paper 20, Appendix A (205 Motion to Amend) at ii.

	7:26-8:23, p. 10:3-12:3, p. 13:25-14:20, p. 24:1-28:6, Cls. 8 and 17.
the host bus adapter also being adapted for couplin to a host computer that has a protocol stack,	<i>See</i> , <i>e.g.</i> , Ex. 2023 at Abstract, Figs. 10-14, p. 2:24-3:29, p. 4:8-5:10, p. 7:26-8:23, p. 10:3-12:3, p. 13:25-14:20, p. 24:1-28:6, Cls. 8 and 17.
the protocol stack having an ISCSI layer,	See, e.g., Ex. 2023 at Abstract, Figs. 10-14, p. 2:24-3:29, p. 4:8-5:10, p. 7:26-8:23, p. 10:3-12:3, p. 13:25-14:20, p. 24:1-28:6, Cls. 8 and 17.
the host bus adapter being adapted for processing the <u>first and second</u> response such that a <u>first</u> data portion of the <u>first</u> response is placed <u>reassembled</u> into a memory on the host computer <u>with a second</u> <u>data portion of the second response</u> without the host computer doing any network layer or transpor	See, e.g., Ex. 2023 at Abstract, Figs. 10-14, p. 2:24-3:29, p. 4:8-5:10, p. 7:26-8:23, p. 10:3-12:3, p. 13:25-14:20, p. 24:1-28:6, Cls. 8 and 17.
layer processing on the <u>first or second</u> responses.	
[[36]] <u>50</u> . A method, comprising: sending from a host bus adapter an ISCSI solicited read request;	See, e.g., Ex. 2023 at Abstract, Figs. 10-14, p. 2:24-3:29, p. 4:8-5:10, p. 7:26-8:23, p. 10:3-12:3, p. 13:25-14:20, p. 24:1-28:6, Cls. 8 and 17.
receiving onto the host bus adapter a <u>first</u> response to the ISCSI solicited read request;	See, e.g., Ex. 2023 at Abstract, Figs. 10-14, p. 2:24-3:29, p. 4:8-5:10, p. 7:26-8:23, p. 10:3-12:3, p. 13:25-14:20, p. 24:1-28:6, Cls. 8 and 17.
receiving onto the host bus adapter a second	See, e.g., Ex. 2023 at Abstract, Figs. 10-14, p. 2:24.3:20 p. 4:8.5:10 p.

Paper 20, Appendix B (205 Motion to Amend) at viii.

PO failed to identify corresponding structure in the specification for <u>each</u> function

 PO did not identify corresponding structure for <u>each</u> function in claim 31 in its Response, supplemental Response, or Motion to amend

See Papers 31, 56, and 57.

 PO relies on the district court's construction and only provides string citations

The district court's construction is supported by the ample disclosure of the INIC

performing all the "means for" functions recited in claim 31. See Ex. 1010 at Figs.

1-2 and Figs. 5-12, 4:42-46, 17:13-18, 39:39-53, 39:57-62, 40:12-14.

Paper 56 (Supplemental Response) at 5-6.



- 6. Motions to Amend 205 Patent should be denied
 - a. Patent Owner has not met its burden of production under 35 U.S.C. § 316(d) due to its failure to provide adequate written description support
 - b. <u>The prior art discloses each limitation of the substitute claims</u>
 - i. <u>"reassembled" / "assembles"</u>



PO's proposed amendments

- wherein the fast-path processing reassembles the [data portion of the response/data of the packet] with a second [data portion of a second response/data portion of a second packet] (claims 3, 9, 16)
- wherein the fast-path processing assembles the data of the packet with a second data of a second packet (claim 10)
- the first <u>and second portions</u> being processed such that a <u>first</u> data portion of the first portion <u>and a second data portion of the second</u> <u>portion are reassembled and</u> placed into the destination memory (claim 22)
- processing the <u>first and second</u> response such that a <u>first</u> data portion of the first response is placed <u>reassembled</u> into a memory on the host computer <u>with a second data portion of the second</u> <u>response</u> (claims 35, 36)

intel)

346

PO's proposed supplemental amendment

means, coupled to the host computer, for receiving from outside the apparatus a response to an ISCSI read request command and for fast-path processing a <u>first and second</u> portion<u>s</u> of the response to the ISCSI read request command, the portion<u>s</u> including <u>first and</u> <u>second</u> data, the portion<u>s</u> being fast-path processed such that the <u>first and second</u> data <u>are reassembled</u> and placed into the destination memory on the host computer without the protocol stack of the host computer doing significant network layer or significant transport layer processing (claim 31)

Paper 57 (Second Motion to Amend) at Appendix C.

e | 347

Thia discloses "reassembly" as claimed in PO's contingent amendments

 As described in Petitioner's reply to PO's response and PO's oppositions to PO's motions to amend, Thia in combination with Satran I and Satran II and further in combination with Carmichael, disclose the "reassembly" limitations claimed in PO's contingent amendments

> Paper 44 (205 Reply) at 12-14; Paper 39 (Opp. to Motion to Amend); Paper 66 (Opp. to Supplemental Motion to Amend).

• See slides 306-314

intel) | 348

U.S. Patent No. 9,055,104 (104 Patent)

IPR2017-01393 (Intel) IPR2018-00374 (Dell) IPR2017-01714 (Cavium)

*All citations herein are to the IPR2017-01405 case unless otherwise noted.



104 Patent: Instituted Grounds

Connery

- Claims 1, 6, 9, 12, and 15
- Claim 22 in supplemental briefing

• Connery in view of Boucher

• Claims 1, 6, 9, 12, and 15

- 1. The prior art teaches all of the limitations of the examined claims
- 2. Supplemental briefing regarding claim 22



- 1. The prior art teaches all of the limitations of the examined claims
 - a. "Prepending" (Claim 1)
 - b. "Sending . . . a Response to the Command" (Claims 1 and 12)
 - c. "Prior to Receiving . . . an Acknowledgement" (Claims 1 and 12)
 - i. No need to modify Connery
 - d. "wherein receiving . . . a command to transmit data includes receiving . . . a pointer to the command" (Claim 9)



"Prepending" limitation



1. A method for communication involving a computer, a network, and a network interface device of the computer, the network interface device being coupled to the network, the method comprising:

receiving, by the network interface device from the computer, a command to transmit application data from the computer to the network;

sending, by the network interface device to the network, data corresponding to the command, including prepending a transport layer header to at least some of the data; sending, by the network interface device to the computer, a response to the command indicating that the data has been sent from the network interface device to the network, prior to receiving, by the network interface device from the network, an acknowledgement (ACK) that all the data corresponding to the command has been received; and

maintaining, by the network interface device, a Transport Control Protocol (TCP) connection that the command, the data and the ACK correspond to.

(intel)

Connery: The network interface device automatically segments data



two to forty times larger or more. Thus, the higher layer processing specifies a very large datagram, which is automatically segmented at the network interface layer, instead of at the TCP layer.

> Ex. 1043.001 (Connery) at Abstract; Ex. 1003.075 (Horst Decl.) at A-15; Paper 1 (104 Petition) at 56-57.

> > (intel) 354

Connery: "Prepending" the header



Ex. 1043.014 (Connery) at 13:15-16, Fig. 5; Ex. 1003.071-.074 (Horst Decl.) at A-12–A-13; Paper 1 (104 Petition) at 53-54. FIGS. 5–7 illustrate the processing executed in the smart network interface card according to the present invention.

Dr. Horst: Both prepending header and appending data were obvious

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

INTEL CORPORATION

Finally, with respect to the claim term "*prepending*," it would have been obvious to a POSA that (1) the TCP header in Connery could have been <u>prepended</u> to the front of the data (as required by this claim limitation), or (2) the data could have been <u>appended</u> to the back of the header. Both are obvious. Specifically, given

Title: FREEING TRANSMIT MEMORY ON A NETWORK INTERFACE DEVICE PRIOR TO RECEIVING AN ACKNOWLEDGEMENT THAT TRANSMIT DATA HAS BEEN RECEIVED BY A REMOTE DEVICE

> Declaration of Robert Horst, Ph.D. in Support of Petition for *Inter Partes* Review of U.S. Patent No. 9,055,104

Ex. 1003.074 (Horst Decl.) at A-14; Paper 1 (104 Petition) at 55-56; Paper 39 (104 Reply) at 7-8.

356

- 1. The prior art teaches all of the limitations of the examined claims
 - a. "Prepending" (Claim 1)
 - b. <u>"Sending . . . a Response to the Command"</u> (Claims 1 and 12)
 - c. "Prior to Receiving . . . an Acknowledgement" (Claims 1 and 12)
 - i. No need to modify Connery
 - d. "wherein receiving . . . a command to transmit data includes receiving . . . a pointer to the command" (Claim 9)

"Sending...a response to the command indicating data has been sent" limitation

 21 Fact May 22.399 22 Fact May 22.399 23 Fact May 22.399 3 Sep 12.300 (May 22.399) 3 Sep 12.300 (May 22.399)<th>(12) United States Patent Philbrick et al. (10) Patent No.: US 9,055,104 B2 (45) Date of Patent: US 9,055,104 B2 (45) Date of Patent: (5) REFERENT HANNUT MEMORY ON A RECENTING AN ACKNOWLEDGOMENT THIS TRANSMIT DATA INS BEEN RECENTED BYC RECENTING AN ACKNOWLEDGOMENT WO WO BEING TO RECENTING AN ACKNOWLED TO WO WO BEING TRANSMIT DATA INS BEEN RECENTED BYC RECENTING AN ACKNOWLED TO WO WO BEING AN ACKNOWLED TO WO WO BEING AN ACKNOWLED TO WO WO BEING AN ACKNOWLED TO COMING (Comingout) DIFFER PUBLICATIONS TRANSMIT DATA INFORMATION ACKNOWLED TO US 20090234063 AI Sep. 17, 2009 1. A method for communication involving a computer of a transport layer header to at least some of the data transport layer header to at least some of the data</th>	(12) United States Patent Philbrick et al. (10) Patent No.: US 9,055,104 B2 (45) Date of Patent: US 9,055,104 B2 (45) Date of Patent: (5) REFERENT HANNUT MEMORY ON A RECENTING AN ACKNOWLEDGOMENT THIS TRANSMIT DATA INS BEEN RECENTED BYC RECENTING AN ACKNOWLEDGOMENT WO WO BEING TO RECENTING AN ACKNOWLED TO WO WO BEING TRANSMIT DATA INS BEEN RECENTED BYC RECENTING AN ACKNOWLED TO WO WO BEING AN ACKNOWLED TO WO WO BEING AN ACKNOWLED TO WO WO BEING AN ACKNOWLED TO COMING (Comingout) DIFFER PUBLICATIONS TRANSMIT DATA INFORMATION ACKNOWLED TO US 20090234063 AI Sep. 17, 2009 1. A method for communication involving a computer of a transport layer header to at least some of the data transport layer header to at least some of the data
---	--

358

(intel)

Connery: A "large packet" is offloaded for processing by the smart adapter

United States Patent [19]	[11]	Patent Number:	5,937,169
Connery et al.	[45]	Date of Patent:	Aug. 10, 1999
 [54] OFFLOAD OF TCP SEGMENTATION TO A SMART ADAPTER [75] Inventors: Glenn William Connery; W. Paul Sherer, bold Sunayvale; Gary Jaszewski, Los Gatos, James S. Binder, San Joos, all of Calif. 	"Internet Specifica dated Sep hio-state Gilbert, I printed f	Protocol: DARPA Inter tion", rfc 791, prepared by U . 1981, printed from web : cdu/htbin/rfc", 42 pages. H., "Introduction to TCP/II rom web site "http://pcl.c	net Program Protocol /niv. of Southern Calif., site "http:// www.cis.o- **, dated Feb. 2, 1995, cis.yale.edw/pclt/comm/
[73] Assignce: 3Com Corporation, Santa Clara, Calif.	tepip	" 6 01100	2 22
[21] Appl. No.: 08/960,238	Prin	Bas	ically
[22] Filed: Oct. 29, 1997	Sons	Dub	rearry
[51] Int. Cl. ⁶ G06F L3/38 [52] U.S. Cl. 395/200.8 [58] Field of Search 364/DIG. 1, DIG. 2; 395/200.3, 200.36, 200.37, 200.48, 200.5, 200.53, 200.55, 200.6, 200.66, 200.8	[57] A m exec stack	for a 1 CDU	numbe
[56] References Cited	inclu	UPU I	umza
U.S. PATENT DOCUMENTS	in the		
OTHER PUBLICATIONS Postel, J., "The TCP Maximum Segment Size and Related Topics", rfc879, dated Nov. 1983, printed from web site "http://www.cis.ohio-state.edu/htbin/rfc", 10 pages. Clark, D., "Window and Acknowledgement Strategy in TCP", rfc813, dated Jul. 1982, printed from web site "http:// www.cis.ohio-state.edu/htbin/rfc", 18 pages. "Transmission Control Protocol: DARPA Internet Program Protocol Specification", rfc733, prepared by Univ. of South- em Califi, dated Sep. 1981, printed from web site "http:// www.cis.ohio-state.edu/htbin/rfc", 77 pages.	packets plurality TCP/IP h respective face supp data payb two to fe processin mating of at	of data are generated fro of packets include respec- eaders, based on the heade e segments of the data payk orts packets having a pre-sp ord is greater than the pre-se- vety times larger or more. g specifies a very large da	m the datagram. The tive headers, such as template, and include oad. The network inter- pecified length, such as Thus, the higher layer tagram, which is auto-
		of the smart a	higher adapte
CORPAN CONTACT AND CONTACT AN	TH AND RING 21	PROGRAM MEMORY: XMIT RCV TCPIP SEGM ETC 31.	
	17	15.	
TO NET	WORK		

Basically we have substituted a single "large packet" send for a number of smaller sends. The goal is to reduce host CPU utilization and improve performance and scalability.

> Ex. 1043.011 (Connery) at 7:47-49; Ex. 1003.075 (Horst Decl.) at A-15; Paper 1 (104 Petition) at 56.

According to the present invention, a significant portion of the higher layer transmit processing is offloaded onto a smart adapter. The present invention accomplishes this off-

> Ex. 1043.008 (Connery) at 2:40-42; Ex. 1003.074 (Horst Decl.) at A-15-16; Paper 1 (104 Petition) at 57.



Connery: Segmentation offload reduces interrupts to one per "large packet"





Ex. 1043.011 (Connery) at 7:60-64; Ex. 1003.075-.076 (Horst Decl.) at A-15 - A-16; Paper 1 (104 Petition) at 57.

360
Connery: Interrupts that are avoided can include transmit completion interrupts

United States Patent [19] Connery et al.	[11] Patent Number:[45] Date of Patent:	5,937,169 Aug. 10, 1999					
 [54] OFFLOAD OF TCP SEGMENTATION TO A SMART ADAPTER [75] Inventors: Glenn William Connery; W. Paul Sherer, Joho of Sunnyvale; Gary Jaszewski, Los Gatos; James S. Binder, San Jose, all of Calif. [73] Assignes: 3Com Corporation, Santa Clara, Calif. 	"Internet Protocol: DARPA Intern Specification", rfc 791, prepared by U dated Sep. 1981, printed from web s hio-state cdu/hthin/tfc", 42 pages. Gilbert, H., "Introduction to TC/PH printed from web site "http://pell.c topip.htm", 5 pages.	et Program Protocol niv. of Southern Calif., ite "http:// www.cis.o- ", dated Feb. 2, 1995, is.yale.edw/pclt/comm/					
freeing it	. <mark>A va</mark>	riety	of	other	processes	s involved	in the
transition	s from _l	orotoc	col	to driv	ver are als	o avoided,	includ-
ing a vari	iety of <mark>i</mark>	intern	upt	s for t	ransmit co	ompletions	for the
packets, f	or ackn	owled	dgn	nents o	of the pack	cets, and fo	or other
processin	g steps.						
16 32	105	19 C	2	5 P)	19 P		



Ex. 1043.009 (Connery) at 4:54-58 (summary of the invention); Ex. 1003.076 (Horst Decl.) at A-16; Paper 1 (104 Petition) at 57-58.

intel 361

Dr. Horst: Connery's single interrupt is an "interrupt for transmit completion"

Accordingly, given Connery's goal of reducing host CPU utilization by substituting a single large packet send from the host for a number of smaller sends, and given Connery's disclosure that in its system "the number of interrupts on the host CPU is reduced to one per 'large packet' rather than one per packet or one per some number of packets" (all as explained above), <u>a POSA would have understood that the "number of interrupts on the host CPU" that are "reduced to one per 'large packet'" is a send completion interrupt. This is the interrupt sent by the network interface device to the host computer indicating that data has been sent from the network interface device to the network. An interrupt like this is needed because otherwise the host would not know when the hardware is free to accept the next large packet to be sent. The transmit completion interrupt is sent in response to the host's original command to transmit data.</u>

Title: F

TRANSMIT DATA HAS BEEN RECEIVED BY A REMOTE DEVICE

Declaration of Robert Horst, Ph.D. in Support of Petition for *Inter Partes* Review of U.S. Patent No. 9,055,104 Ex. 1003.076-.077 (Horst Decl.) at A-16 – A-17; Paper 1 (104 Petition) at 58-59.

Dr. Horst: "Transmit completion" means data was transmitted to the network

In the case of Connery's system, an "<u>interrupt for transmit completion</u>" would be a signal from the network interface device to the host computer indicating that data was transmitted from the network interface to the network, given Connery's disclosures explained above for limitations [1.1] and [1.2] regarding the host computer sending commands to the network interface device to transmit data to the network.

ALACRITECH, INC. Patent Owner

Case IPR. No. **Unassigned** U.S. Patent No. 9,055,104 Title: FREEING TRANSMIT MEMORY ON A NETWORK INTERFACE DEVICE PRIOR TO RECEIVING AN ACKNOWLEDGEMENT THAT TRANSMIT DATA HAS BEEN RECEIVED BY A REMOTE DEVICE

> Declaration of Robert Horst, Ph.D. in Support of Petition for *Inter Partes* Review of U.S. Patent No. 9,055,104

Ex. 1003.076 (Horst Decl.) at A-16; Paper 1 (104 Petition) at 58.



Dr. Horst: Alternatively, an "interrupt for transmit completion" was obvious choice

Even if there are other potential interpretations of the single interrupt, given Connery's teachings and goals, a POSA would have chosen the transmit completion interrupt as one of a small number of choices that would have been obvious to try, and its design would have been well within the capabilities of a POSA (*see* discussion of Petersen below). The single completion interrupt per large packet helps achieve Connery's goal of reducing host CPU utilization. Interrupts for transmit competition (which are explicitly disclosed in Connery, as explained above and further below) were well known in the art and would have been simple to implement in a system such as Connery's.

U.S. Patent No. 9,055,104 Title: FREEING TRANSMIT MEMORY ON A NETWORK INTERFACE DEVICE PRIOR TO RECEIVING AN ACKNOWLEDGEMENT THAT TRANSMIT DATA HAS BEEN RECEIVED BY A REMOTE DEVICE

> Declaration of Robert Horst, Ph.D. in Support of Petition for *Inter Partes* Review of U.S. Patent No. 9,055,104

Ex. 1003.077 (Horst Decl.) at A-17; Paper 1 (104 Petition) at 59.

Dr. Horst: Peterson corroborates that "transmit complete interrupt" was known



104 Patent: Disputes

- 1. The prior art teaches all of the limitations of the examined claims
 - a. "Prepending" (Claim 1)
 - b. "Sending . . . a Response to the Command" (Claims 1 and 12)
 - c. <u>"Prior to Receiving . . . an</u> <u>Acknowledgement" (Claims 1 and 12)</u>

. No need to modify Connery

d. "wherein receiving . . . a command to transmit data includes receiving . . . a pointer to the command" (Claim 9)

"...prior to receiving an acknowledgement" limitations

(12)	United S Philbrick et	State t al.	s Patent	(10) (45)	Patent Date of	US 9,055,104 B2 *Jun. 9, 2015			
(54)	FREEING TR NETWORK I RECEIVING TRANSMIT E	References Cited U.S. PATENT DOCUMENTS 4,366,538 A 121982 Johnson et al. 364/200 4,485,455 A 111984 Becons et al. 364/900 (Continued) 10 114							
(75)	A REMOTE DEVICE Inventors: Clive M. Philbrick, San Jose, CA (US); Peter K. Craft, San Francisco, CA (US)								
					FOREIGN PATENT DOCUMENTS				
(73) (*)	Assignce: Ala Notice: Sub	signee: Alacritech, Inc., San Jose, CA (US) otice: Subject to any disclaimer, the term of this natural is astended or adjusted under 35			WO 98/ WO 98/	19412 50852 (Contin	5/1998 11/1998 nued)		
	U.S	S.C. 154(b)) by 1300 days.		0	THER PUB	LICATIONS		
	This patent is subject to a terminal dis- claimer.			Internet pages entitled "Hardware Assisted Protocol Processing", (which Eugene Feinber is working on), I page, printed Nov. 25, 1998.					
(21)	Appl. No.: 12/4	470,980			(Continued)				
(22)	Filed: Ma	y 22, 2009	9	Primary	Examiner	— Kevin M	ai		
(65)	I US 2009/02349	Prior Publication Data US 2009/0234963 A1 Sep. 17, 2009				(74) Attorney, Agent, or Firm - Mark Lauer; Silicon Edge Law Group LLP			
				(57)		ABSTR	RACT		
(63)	Related Continuation of Apr. 14, 2003, 1	A transn work int adapter	A transmit offload engine (TOE) such as an intelligent net- work interface device (INIC), video controller or host bus adapter (HBA) that can communicate data over transport protocols such as Transport Control Protocol (TCP) for a host. Such a device can send and receive data for the host to and from a remet boat, over a TCP connection maintained be						
(60)	Provisional app 22, 2002.	protocol: host. Suc							
(51)	Int. Cl. G06F 15/16 H04L 29/06	(2	2006.01)	the devic host that network,	the device. For sending data, the device can indicate to the host that data has been transmitted from the device to a network, prior to receiving, by the device from the network,				
(52)	U.S. CL CPC	an ackno transmis previous response	an acknowledgement (ACK) for all the data, accelerating data transmission. The greatest sequence number for which all previous bytes have been ACKed can be provided with a response to a subsequent command, with the host maintaining						
(58)	Field of Classi CPC	fication S	earch . H04L 69/10; H04L 69/16	a table of ACK values to complete commands when appro- priate.					
	See application	file for co	mplete search history.		24 (laims, 4 D	rawing Sheets		
					}-≈ }-≈ }-≈ }-≈				

1. A method for communication involving a computer, a network, and a network interface device of the computer, the network interface device being coupled to the network, the method comprising:

- receiving, by the network interface device from the computer, a command to transmit application data from the computer to the network;
- sending, by the network interface device to the network, data corresponding to the command, including prepending a transport layer header to at least some of the data; sending, by the network interface device to the computer, a response to the command indicating that the data has been sent from the network interface device to the network, prior to receiving, by the network interface device from the network, an acknowledgement (ACK) that all the data corresponding to the command has been received; and
- maintaining, by the network interface device, a Transport Control Protocol (TCP) connection that the command, the data and the ACK correspond to.

Ex. 1001.012 (104 Patent) at Claim 1.

intel

Unlike the transmit complete interrupt, an ACK is received from the destination



Ex. 1043.009 (Connery) at 3:59-61 (Summary of the invention); Ex. 1003.079-.080 (Horst Decl.) at A-19 – A-20; Paper 1 (104 Petition) at 61-62.

Dr. Horst: Connery's transmit complete interrupt precedes receipt of ACKs due to latency

UNITED STATES PATENT AND TRADEMARK OFFICE

been received." The ACK signaling that <u>all</u> of the data has been received acknowledges receipt of the final segment sent out. Clearly an interrupt signaling that all data has been sent, must precede the acknowledgement of reception of that segment because a POSA would understand that there is a much longer latency in the ACK path than in the interrupt path. ACK is not generated until after the data

Case IPR. No. **Unassigned** U.S. Patent No. 9,055,104 Title: FREEING TRANSMIT MEMORY ON A NETWORK INTERFACE DEVICE PRIOR TO RECEIVING AN ACKNOWLEDGEMENT THAT TRANSMIT DATA HAS BEEN RECEIVED BY A REMOTE DEVICE

> Declaration of Robert Horst, Ph.D. in Support of Petition for *Inter Partes* Review of U.S. Patent No. 9,055,104

Ex. 1003.080 (Horst Decl.) at A-20; Paper 1 (104 Petition) at 62-63.

itel 369

Alacritech's expert, Dr. Min: Obvious that notification of data transmission occurs before ACK

- Q. Is it because . . . the time that's required to give the host a notification that the transmission has been sent, that takes much less time than the round trip of the data and the ACK; is that right?
- A. Yeah, that's right
- Q. And you're saying that's obvious to a person of ordinary skill in the art?
- A. Yes, of course.

Ex. 1077 (P. Min, March 21, 2017, Dep.) at 283:8-18 (objection omitted). See also id. at 282:7-2; Paper 1 (104 Petition) at 63, FN6; Paper 39 (104 Reply) at 11-12.

No need to modify Connery's interrupts

 PO argues that there is no motivation to modify Connery's "interrupts on the host CPU to occur before the network interface receives an ACK that all the data has been received at the destination"

Paper 29 (Response) at 40-41.

 However, there is no need to modify Connery, which teaches all claim limitations

Paper 39 (Reply) at 14.

Alternatively, a transmit complete interrupt would have been obvious to try

- A POSA would be motivated to use a transmit completion interrupt as one of a limited number of choices (e.g., Peterson discloses such interrupts) given Connery's goal of reducing CPU utilization
- A transmit complete interrupt has performance benefits

Ex. 1003.076-.078, .080-.081 (Horst Decl.) at A-16 - A-17, A-19 - A-20; Paper 1 (Petition) at 58-59; Paper 39 (Reply) at 14-15; Ex. 1223.017 (Horst Reply Decl.) at 18; Ex. 1077.282-.283 (Paul Min Dep., Mar. 21, 2017) at 282:7-25, 283:8-18.

PO argues there is no reasonable expectation of success if ACKs are not handled conventionally

actual application is beyond his or her skill."). As discussed above, the ACKs ensured reliability of transmission, so a modification removing that reliability mechanism from a network interface device would not have been intuitive or obvious to a POSITA. (Ex. 2026 at 108.) Further, there would not have been a reasonable expectation of success given the possible loss of reliability by not handling ACKs conventionally. (*Id.*) Since transmitting and processing ACKs was so deeply engrained in many standard protocols, such as TCP/IP, at the time, it would not have been obvious to a POSITA to ignore these messages. (*Id.*)

Paper 29 (Response) at 41.

Dr. Horst: ACKs *are* processed conventionally

ACKs processed as required by TCP/IP

Ex. 1223.018-.019 (Horst Reply Decl.) at 17-18; Paper 39 (104 Reply) at 15.

- Transmit complete interrupt is agnostic of ACKs, which are used for a different type of reliability:
 - Successful <u>receipt</u> of data at receiving system (ACK) vs successful <u>transmission</u> of data by the network interface (transmit complete)

Ex. 1223.018-.019 (Horst Reply Decl.) at 18-19; Paper 39 (104 Reply) at 15.

104 Patent: Disputes

- 1. The prior art teaches all of the limitations of the examined claims
 - a. "Prepending" (Claim 1)
 - b. "Sending . . . a Response to the Command" (Claims 1 and 12)
 - c. "Prior to Receiving . . . an Acknowledgement" (Claims 1 and 12)
 - i. No need to modify Connery
 - d. <u>"wherein receiving . . . a command to</u> <u>transmit data includes receiving . . . a pointer</u> <u>to the command" (Claim 9)</u>

ntel) 375

"Receiving ... a pointer to the command" limitation



9. The method of claim **1**, wherein receiving, by the network interface device from the computer, a command to transmit data includes receiving, by the network interface device from the computer, a pointer to the command.

Ex. 1001.013 (104 Patent) at Claim 9.



Connery: A value for the transmit command may be passed by a pointer



intel)

Dr. Horst: Passing a pointer was one of a limited number of ways of sending commands that was easily implemented

UNITED STATES PATENT AND TRADEMARK OFFICE

Connery's host computer sending the command itself to the network interface device, or instead (or additionally) sending a pointer to the command, would have been two of a limited number of well-known methods for the host computer to command the network interface device to transmit data, and a POSA could have easily implemented the pointer method with predicable results—namely, the proper transmission of the command.

Case IPR. No. **Unassigned** U.S. Patent No. 9,055,104 Title: FREEING TRANSMIT MEMORY ON A NETWORK INTERFACE DEVICE PRIOR TO RECEIVING AN ACKNOWLEDGEMENT THAT TRANSMIT DATA HAS BEEN RECEIVED BY A REMOTE DEVICE

> Declaration of Robert Horst, Ph.D. in Support of Petition for *Inter Partes* Review of U.S. Patent No. 9,055,104

Ex. 1003.095 (Horst Decl.) at A-35; Paper 1 (104 Petition) at 75.

ntel) | 378

Dr. Horst: Matsunami corroborates passing a pointer to send a command was known to a POSA



104 Patent: Disputes

- 2. Supplemental briefing regarding claim 22
 - a. Claim 22 is subject to §112(f)
 - b. The 104 Patent specification does not provide a corresponding structure for performing the various "means"
 - c. Alternatively, if the claim is not subject to §112(f) or the disclosed "means" is a network interface, the grounds disclose all limitations of claim 22

Claim 22: "Means for" limitations

(12) United States Patent Philbrick et al. (54) FREEING TRANSMIT MEMORY ON A NETWORK INTERFACE DEVICE PR RECEIVING AN ACKNOWLEDGMENT TRANSMIT DATA HAS BEEN RECEIV A REMOTE DEVICE (75) Inventors: Clive M. Philbrick, San Jose, C. Peter K. Craft, San Francisco, Assignce: Alacritech, Inc., San Jose, CA Subject to any disclaimer, the ter Notice: patent is extended or adjusted i U.S.C. 154(b) by 1300 days. This patent is subject to a term claime (21) Appl. No.: 12/470,980 (22) Filed: May 22, 2009 Prior Publication Data (65) US 2009/0234963 A1 Sep. 17, 2009 Related U.S. Application Data (63) Continuation of application No. 10/413,256 Apr. 14, 2003, now Pat. No. 7,543,087. (60) Provisional application No. 60/374,788, filed 22, 2002. (51) Int. Cl. G06F 15/16 (2006.01) H041. 29/06 (2006.01) (52) U.S. CL H04L 69/16 (2013.01): H04L (2013.01); H04L 69/163 (2013.01 69/10 (58) Field of Classification Search H04L 69/10: H0 See application file for complete search hist MING 14 UNA CORE SBD24 THG 176 FLUBH CORPECTOR TO NOT RETAXONET MICTORET MICTOR

22. A system for communication involving a computer, a network, and a network interface device of the computer, the network interface device being coupled to the network, the system comprising:

means for receiving, by the network interface device from the computer, a command to transmit data from the computer to the network;

means for sending, by the network interface device to the network, data corresponding to the command, including means for prepending a transport layer header to at least some of the data; and

means for sending, by the network interface device to the computer, an indication that the data has been sent from the network interface device to the network, prior to receiving, by the network interface device from the network, an acknowledgement (ACK) that the data has been received.

intel)

Presumption that §112(f) applies when using "means for" + functional language

- "means for receiving, by the network interface device from the computer, a command to transmit data from the computer to the network;"
- "means for sending, by the network interface device to the network, data corresponding to the command,"
- "including means for prepending a transport layer header to at least some of the data; and"
- "means for sending, by the network interface device to the computer, an indication that the data has been sent from the network interface device to the network, prior to receiving, by the network interface device from the network, an acknowledgement (ACK) that the data has been received."

(intel)

The claimed "network interface device" is not sufficient corresponding structure

The specification discloses network interface devices that cannot perform the claimed functions.

Paper 48 (104 Supplemental Response) at 5; Paper 55 (104 Supplemental Reply) at 2-3.

The answer is to use two modes of operation: One in which the network frames are processed on the INIC through TCP and one in which the card operates like a typical dumb NIC. We call these two modes fast-path, and slow-path. In the slow-path case,

Paper 55 (104 Supplemental Reply) at 3-4.

The transmit case works in much the same fashion. In slow-path mode the packets are given to the INIC with all of the headers attached. The INIC simply sends these packets out as if it were a dumb NIC. In fast-path mode, the host gives raw data to the INIC which it must carve into MSS sized segments, add headers to the data, perform checksums on the segment, and then send it out on the wire.

Paper 55 (104 Supplemental Reply) at 3-4; Ex. 1031 (Alacritech 1997 Provisional Application) at 010.

Intel

PO did not overcome §112(f) presumption

 The District Court agreed that a network interface device is not sufficient structure

Simply, while the various "means" of the claim

may be part of or attached to the network inter-

face device, they are not just the network inter-

face device.

Paper 55 (104 Supplemental Reply) at 3; Ex. 2030.042 (*Markman* Order) at 42.

104 Patent: Disputes

- 2. Supplemental briefing regarding claim 22
 - a. Claim 22 is subject to §112(f)
 - b. <u>The 104 Patent specification does not</u> provide a corresponding structure for performing the various "means"
 - c. Alternatively, if the claim is not subject to §112(f) or the disclosed "means" is a network interface, the grounds disclose all limitations of claim 22

PO points to an "interface device" as the structure



¹ Cavium, Inc., which filed Petitions in Cases IPR2017-01714 and IPR2017-01735, has been joined as a petitioner in these proceedings. Dell Inc., which filed a Petition in Case IPR2018-00336, has been joined as a petitioner in IPR2017-01405.

No structure on the interface device is identified for the functions

PO points to a "device" as the structure

Case No. IPR2017-01393 U.S. Patent No. 9,055,104

UNITED STATES PATENT AND TRADEMARK OFFICE

('104 Patent, 3:37-44; see also id. at 2:44-49 ("In one embodiment of the present

disclosure this problem is solved by sending, from the device to the host, a signal

that the data has been sent from the device to the network, prior to receiving, by

the device from the network, an ACK that all the data has been received."); 5:3-32,

Case IPR2017-01393¹ U.S. Patent 9,055,104

SUPPLEMENTAL PATENT OWNER'S RESPONSE PURSUANT TO 35 U.S.C. § 313 AND 37 C.F.R. § 42.107 Paper 48 (104 Supplemental Response) at 6; Ex. 1001.010 (104 Patent) at 2:44:49. No structure in "the device" is identified for the functions

¹ Cavium, Inc., which filed Petitions in Cases IPR2017-01714 and IPR2017-01735, has been joined as a petitioner in these proceedings. Dell Inc., which filed a Petition in Case IPR2018-00336, has been joined as a petitioner in IPR2017-01405.



104 Patent does not identify any structure within the INIC



Ex. 1001.007 (104 Patent) at Fig. 3.

104 Patent: Disputes

- 2. Supplemental briefing regarding claim 22
 - a. Claim 22 is subject to §112(f)
 - b. The 104 Patent specification does not provide a corresponding structure for performing the various "means"
 - c. <u>Alternatively, if the claim is not subject to</u> <u>§112(f) or the disclosed "means" is a</u> <u>network interface, the grounds disclose all</u> <u>limitations of claim 22</u>

If claim 22 is not indefinite, then it is obvious for same reasons as claim 1

- Claim 22.p = claim 1.p (not challenged by PO)
- Claim 22.1 = claim 1.1 (not challenged by PO)
- Claim 22.2 = claim 1.2 (not challenged by PO)
- Claim 22.3 = claim 1.3 (addressed above)
- Claim 22.4 = claim 1.4, 1.5 (addressed above)

Ex. 1003.099-.100 (Horst Decl.) at A-39 – A-40; Paper 1 (Petition) at 77-81; Paper 55 (Supplemental Reply) at 4-6.

Evidence of Obviousness Far Outweighs Patent Owner's Alleged "Objective Evidence"

All citations refer to the docket for Case IPR2017-01391 unless otherwise noted.

Petitioner's arguments are the same for IPR2017-01392, -01393, -01405, -01406, -01409, -01410.



No evidence PO's products practice the claims

Г

IN THE UNITED STATES DISTRIC FOR THE EASTERN DISTRICT (MARSHALL DIVISION	CT COURT FF TEXAS					
ALACRITECH, INC.,	(f	f) Alacritech Instrumentalities				
Plaintiff,						
v. 2:16 cm	Alacritech is still investigating this matter, however, at this time Alacritech is not rely					
TIER 3, INC., ET AL., 2:16-cv-						
WISTRON CORPORATION, ET AL., 2:16-cv-	on the assertion that its own apparatus, product, device, process, method, act, or ot					
DELL INC., Defendants						
and	instrumentality of	of its own practices the claimed inventions. Alacritech reserves the right to				
INTEL CORPORATION,						
Intervenor.	supplement and/or amend this disclosure to identify any apparatus, product, device, process,					
ALACRITECH'S FIRST AMENDED AND SUPPLEM DISCLOSURES FOR INTH	method, act, or	other instrumentality of its own that practices the Asserted Claims of which				
Plaintiff Alacritech, Inc. ("Alacritech" or "Plaintiff"	Alacritech was no	not aware at the time of these disclosures.				
Supplemental Patent Rule ("P.R.") 3-1 and 3-2 Disclosure	s to Defendant Intel Corporation					
("Intel" or "Defendant").		Paper 41 (036 Repl) Ev. 1222 005 (Algoritach's First Amondod and Supple				
Plaintiff submits these Disclosures based upon information it has acquired to date, as it		EX. 1232.005 (Alachtech s First Amended and Supplem Patent Local Rule 3.1 and 3.2 Disclosi				
presently understands this information and the significance thereof, without yet having had the						
full benefit of formal discovery. Accordingly, Plaintiff reserves the right to modify, amend,						
retract, and/or further supplement the disclosures made herein as additional evidence and						
information becomes available, after the Court has constr	rued the Asserted Patents and as					
otherwise allowed by the Local Rules and Federal Rules of Ci-	vil Procedure.					
1 (EDTX	Alacritech, Inc. v. Tier 3, Inc., et al. , Case No. 2:16-cv-00693-JRG-RSP) INTEL EX. 1232.001					

(intel)

PO's products were not commercially successful

EE Times Connecting the Glob Electronics Commun

EE Times - New ASIC drives Alacritech into storage

AUTOMOTIVE

News & Analysis

New ASIC drives Alacritech into

Rick Merritt 1/11/2011 05.18 PM EST Post a comment

Tweet Share G+

SAN JOSE, Calif. – Alacritech is reinventing itself as a stora to gain a position in the 10 Gbit Ethernet networking market ASIC processes Network File System jobs in hardware to a networks.

Alacritech helped pioneer processing Transmission Control offload a job that was swamping host processors at gigabit But it failed to deliver a competitive 10 Gbit Ethernet produc called TOE technology was becoming one feature of a broa

At least four chip makers—Broadcom, Chelsio, Emulex and chips with TOE. But increasingly they are also supporting fe hardware acceleration for protocols such as iSCSI and Fibr Bob Wheeler, a senior analyst at the Linley Group (Mounta

Alacritech "tried to develop [a 10G TOE chip], but it lacked adequate to just have TOE," Wheeler said.

The company did get Broadcom, Microsoft and others to license its TOE technology. "but it never went anywhere," said Alacritech founder and chief executive Larry Boucher.

Microsoft had internal debates about its approach to network offload. It eventually rolled out so-called Chimney software for Windows Server, but it failed to provide a dramatic performance boost for systems that mostly suffered from under-utilization, an issue now being addressed by virtualization technology, Boucher said.

"We only had limited fringe of people trying to get performance out of Windows systems [with TOE]," said Boucher.

"Broadcom drives [TOE] hard to differentiate itself from Intel [in Ethernet chips]," Boucher said. "IBM aligned with Intel [in not supporting TOE and Chimney], and HP and Dell are both promoters of Chimney, but it's all marketing because it's difficult to see how Chimney does anything useful," he said, noting Alacritech still has licensing revenue for the technology.

The company did get Broadcom, Microsoft and others to license its TOE technology. "but it never went anywhere," said Alacritech founder and chief executive Larry Boucher.

Microsoft had internal debates about its approach to network offload. It eventually rolled out so-called Chimney software for Windows Server, but it failed to provide a dramatic performance boost for systems that mostly suffered from under-utilization, an issue now being addressed by virtualization technology, Boucher said.

"We only had limited fringe of people trying to get performance out of Windows systems [with TOE]," said Boucher.

"Broadcom drives [TOE] hard to differentiate itself from Intel [in Ethernet chips]," Boucher said. "IBM aligned with Intel [in not supporting TOE and Chimney], and HP and Dell are both promoters of Chimney, but it's all marketing because it's difficult to see how Chimney does anything useful," he said, noting Alacritech still has licensing revenue for the technology.

Paper 41 (036 Reply) at 21-22; Ex. 1227.001 (New ASIC Drives Alacritech into storage).



"Conventional wisdom": Use special purpose NICs for TCP/IP acceleration

IP Storage and the CPU Consumption Myth

Robert Horst 3ware, Inc. 701 E. Middlefield Rd. Mountain View, CA 94043

2. The Hist

There are

accelerators to o CPU. Some example.

been successfu communications unmet expectation Examples of

date from the e

many systems, I/O processor

However, it has

of architecture

rapid pace of tee

processor, such

serve as an I/O from its attache

started, the i960

task, but its peri

as the main CPU some point an Somewhere in b

or without the a

the cycle.

194

and support costs become a burden. The accelerator is usually a different CPU architecture than the main CPU,

and it usually has a different software development environment. Maintaining two such environments is costly, and even if they were identical, there is overhead

for inventing and testing the software interface between

the processors. The software development cost eventually kills the front-end processor architecture, until the next

generation of engineers rediscovers the idea and repeats

of embedded programmable processors. Unfortunately, every protocol worthy of acceleration continues to evolve,

and it is difficult to stay ahead of the moving target. The

new protocols proposed for IP storage, iSCSI and iFCP,

are far from stable, and even after the standards have been formally approved, there will likely be a long series of enhancements and bug fixes. It seems extremely

Some may argue that the problem was that the accelerators should have been optimized hardware instead

A specific re I/O) initiative.

Abstract

This paper addresses a key Issue that arises when attaching storage devices directly to 1P networks: the perceived need for hardware acceleration of the TC/PIP networking states. While many implicitly assume that acceleration is required, the evidence shows that this accelerators have had mixed success, and the current accelerators have had mixed success, and the current accelerators have had mixed success, and the current economic justification for hardware acceleration is poor given the low cost of isott CPU cycles. The IO load for transfer rate, and hardware protocol accelerators have thile effect on the IO performance in these environments. The results filter on the IO performance and CPU williation or family densks. File serving, and backba pupilications. The results show that good performance can be obtained without protocal acceleration.

1. Introduction

The growing popularity of gigabit Ethernet has prompted increasing interest in using standard IP networks to attach storage devices to servers. These Ethernet Storage Area Networks (E-SANs), have significant advantage in cost and management case compared with Fibre Channel SANs. Some IP storage products are already on the market, and work to standardize the protocols is progressing in the IP Storage working group of the IETF [1].

Networks customized to storage networking, such as a Fiber Channel, were developed largely due to the perception that standard networking protocols are too heavyweight for attaching storage. Conventional wisdom says that IP storage is impractical without special purpose NICs to accelerate the TCP/IP protocol stack. This papers shows that the need for hardware acceleration is largely a myth. Several different lines of reasoning show that the future of storage networking will hely heavily on storage devices connected to servers without special purpose hardware accelerators.

0-7695-1432-4/01 \$10.00 © 2001 IEEE

Networks customized to storage networking, such as Fiber Channel, were developed largely due to the perception that standard networking protocols are too heavyweight for attaching storage. <u>Conventional wisdom</u> says that IP storage is impractical without special purpose NICs to accelerate the TCP/IP protocol stack. This papers

> Paper 41 (036 Reply) at 24; Ex. 2300.001 (IP Storage and the CPU Consumption Myth).

> > intel)

394

Alacritech, Ex. 2300 Page 1

Real Party in Interest is Correctly Named

*All citations refer to the docket for Case IPR2017-01391. Petitioner's arguments are the same for IPR2017-01392, -01393, -01405, -01406, -01409, -01410.

(intel)

Board found RPI correctly named in institution decision


PO relies only on speculation in arguing RPI is Incorrect

UNITED STATES PATENT AND TRADEMARK OFFICE Each Petitioner identifies only one real party-in-interest: either Intel or BEFORE THE PATENT TRIAL AND INTEL CORP. and CAVIUM Cavium. In doing so, the Petition at least fails to identify the other Petitioner Petitioners. (either Cavium or Intel), Dell Inc., Wistron, CenturyLink, and QLogic. Each of ALACRITECH, INC. Patent Owner these parties are either a co-defendant or intervenor in Alacritech's patent Case IPR2017-01391 U.S. Patent No. 7,237,0 infringement lawsuit over the challenged patent. Dell is both Intel's and Cavium's CORRECTED PATENT OWNER PURSUANT TO 35 U.S.C. § 313 AND customer and indemnitee.⁸ As Intel's and Cavium's Motions to Intervene filed in Paper 41 (036 Reply) at 24-25; Paper 30 (036 Response) at 57. Cavium, Inc., filed a Petition in Case IPR2017-01718, and has been joined as a petitioner in this proceeding.

Alacritech accused Intel and Cavium of infringing the patents at issue

Case 2:16-cv-00693-JRG-RSP Document 1	136 Filed 02/23	3/17 Page 1 of 18 PageID #: 4444			
IN THE UNITED STATES DISTRICT COURT FOR THE EASTERN DISTRICT (MARSHALL DIVISION		CT COURT			
			COUNTERCLAIMS FOR PATENT INFRINGEMENT		
ALACRITECH, INC.,			COUNTERCLAIMS FOR FATENT INFRINGEMENT		
Plaintiff, v.	Case No. 2:16	In these counterclaims for patent infringement under 35 U.S.C. § 271 in response to both			
CENTURYLINK, INC., et al.,	LEAD CASE				
Defendants,	JURY TRIAL	Intel Corporation'	s ("Intel") intervention in Case No. 2:16-cv-00692 to defend Dell, and Intel's		
and					
INTEL CORPORATION, et al.,		Answer and Cou	nterclaims (Dkt. 120) filed in the same matter, Plaintiff Alacritech, Inc.		
Intervenors.					
PLAINTIFF, DEFENDANT IN INTERVENTION. PLAINTIFF'S ANSWER AND COUNTER-COUNTEF AND COUNTERCLAIM-DEFENDANT INTEL CORPO		("Alacritech"), by	and through its undersigned counsel, complains and alleges as follows against		
FOR DECLARATORY JUDGMENT OF PA			ased on Anachteen s own personal knowledge and upon information and benef		
Plaintiff, Defendant in Intervention, and Count					
("Alacritech") responds to Intervenor and Counterclaim-Defe with respect to Inter		with respect to Inte	el's actions:		
Answer and Counterclaims for Declaratory J	Judgment of Pate	ne invalidity (DRI: 100, 120). Any			
allegation Alacritech does not expressly admi	allegation Alacritech does not expressly admit should be deemed denied.		Paper 41 (036 Reply) at 25;		
COUNTERCLAIMS FOR INVALIDITY		<u>LIDITY</u>	Ex. 1112.002 (Alacritech's Answer and Counterclaims against Intel);		
1. Alacritech admits that Intel purports to seek declaratory judgment of invalidity of		claratory judgment of invalidity of	See also Ex. 1233 (Alacritech's Answer and Counterclaims against Cavium).		
U.S. Patent Nos. 7,124,205 ("the '205 Patent"); 7,237,036 ("the '036 Patent"); 7,337,241 ("the		the '036 Patent"); 7,337,241 ("the			
'241 Patent''); 7,673,072 ("the '072 Patent"); 7,945,699 ("the '699 Patent"); 8,131,880 ("the '880		'699 Patent"); 8,131,880 ("the '880			
Patent"); 8,805,948 ("the '948 Patent"); and 9,055,104 ("the '104 Patent") (together, "the		the '104 Patent") (together, "the			
Asserted Patents") in Intel's Answer to Alacritech's Counterclaims. Alacritech denies the		terclaims. Alacritech denies the			
remaining allegations in Paragraph 1.					

398

(intel)

Defendants and Cavium exercised no role in Intel's IPRs

BEFORE THE PATENT TRIAL AND APPEAL BOAR	
	UNITED STATES PATENT AND TRADEMARK OFFICE
INTEL CORP. and CAVIUM, INC., Petitioner	BEFORE THE PATENT TRIAL AND APPEAL BOARD
v.	
ALACRITECH, INC. Patent Owner	INTEL CORP. and CAVIUM, INC., Petitioner
	V.
Case Nos. IPR2017-01391 (U.S. Patent No. 7,237,036) ¹ IPR2017-01392 (U.S. Patent No. 7,337,241) IPR2017-01393 (U.S. Patent No. 7,357,241) IPR2017-01405 (U.S. Patent No. 7,124,205) IPR2017-01406 (U.S. Patent No. 7,673,072) IPR2017-01409 (U.S. Patent No. 8,131,880) IPR2017-01410 (U.S. Patent No. 8,131,880) IPR2017-014	ALACRITECH, INC. Patent Owner Case Nos. IPR2017-01391 (U.S. Patent No. 7,237,036) ¹ IPR2017-01392 (U.S. Patent No. 7,337,241) IPR2017-01393 (U.S. Patent No. 7,337,241) IPR2017-01405 (U.S. Patent No. 7,124,205) IPR2017-01406 (U.S. Patent No. 7,673,072) IPR2017-01409 (U.S. Patent No. 8,131,880) IPR2017-01410 (U.S. Patent No. 8,131,880)
¹ Cavium, Inc., which filed Petitions in Cases: IPR2017-01707, IPR2 IPR2017-01718, IPR2017-01728, IPR2017-01735, IPR2017-01736, 01737, has been joined as a petitioner in the listed proceedings.	DECLARATION OF S. CHRISTOPHER KYRIACOU IN SUPPORT OF PETITONER'S OPPOSITION TO PATENT OWNER'S MOTION FOR ADDITIONAL DISCOVERY REGARDING REAL PARTIES-IN- INTEREST
	¹ Cavium, Inc., which filed Petitions in Cases: IPR2017-01707, IPR2017-01714, IPR2017-01718, IPR2017-01728, IPR2017-01735, IPR2017-01736, IPR2017-01737, has been joined as a petitioner in all the listed proceedings.

Paper 41 (036 Reply) at 24-25; Ex. 1110 (Stephens Decl.); Ex. 1111 (Kyriacou Decl.).

(intel)

Tanenbaum96 Is Prior Art

All citations refer to the docket for Case IPR2017-01391 unless otherwise noted.

Petitioner's arguments are the same for IPR2017-01392, -01406, -01409, -01410.



Argument summary

1. It is improper to raise public availability in a Motion to Exclude

2. Patent Owner admits Tanenbaum96 was publicly available

3. Librarian declaration establishes Tanenbaum96 was publicly available to a POSA

Public availability of Tanenbaum96 raised for first time in Motion to Exclude

- Patent Owner did not raise public availability in Patent Owner's Response to Petitions
- Raised for the first time in Motions to Exclude



It is improper to raise public availability in a motion to exclude

"A motion to exclude must explain why the evidence is not admissible (e.g., relevance or hearsay) but may not be used to challenge the **sufficiency of the evidence** to prove a particular fact."

> PTAB Trial Practice Guide, 77 Fed. Reg. 48756, 48767 § II(K) (Aug. 14, 2012) (emphasis added). Update to PTAB Trial Practice Guide, §(K), p. 16 (August 2018).

"A motion to exclude is the <u>wrong vehicle to challenge public</u> <u>availability</u>, which is a substantive issue that goes to the sufficiency of the evidence, not to admissibility at issue here."

> Arista Networks v. Cisco Sys., Case IPR2016-00303, Paper 53 at 9 (May 25, 2017) (emphasis added). Paper 60 (Opp. to Motion to Exclude) at 3-4.



Argument summary

1. It is improper to raise public availability in a Motion to Exclude

2. <u>Patent Owner admits Tanenbaum96 was publicly</u> <u>available</u>

3. Librarian declaration establishes Tanenbaum96 was publicly available to a POSA

PO's expert taught Tanenbaum96 before alleged priority date Oct. 1997



Ex. 1225 (Almeroth Depo.) at 474:21-475:2.



PO's expert taught Tanenbaum96 before alleged priority date Oct. 1997

	Date	Lecture Topic		Reading	Assignmen
1	Th 9/25	Course Overview		Chap 1, especially Sect 1.4	8.
2	T 9/30	Physical Layer Ov	erview	skim Chap 2	
	Data Link Layer		Errors	Sect 3.1, 3.2	
		Data Link Layer –	CRC	Sect 3.2	
3	Th 10/2	DLL Protocols		Sect 3.3,3.4	
drew S. Tano juired Pren 130A-B I pful Prerec AT 120A rofess	requisites: Data Structures and Algorithms I-II quisites: - Probability and Statistics Sor Inform:	A		Paper 60 (036 Opp. to Mot Ex. 1234.003 (A	tion to Exclude) a Imeroth Dep., E.
drew S. Tano quired Prer 130A-B I lpful Prereq EAT 120A rofess in Almeroti	enbaum, Computer Networks, 3rd Edition requisites: 	And then the	e third page	Paper 60 (036 Opp. to Mot Ex. 1234.003 (A of Exhibit 21. What is	tion to Exclude) a Imeroth Dep., E
Irew S. Tand puired Preri 130A-B I pful Prerece CAT 120A rofess rin Almeroti ice 2113, Er nail: almeroti ne: 893-277 ice Hours: T	enbaum, Computer Networks, 3rd Edition requisites: 	And then the that?	e third page	Paper 60 (036 Opp. to Mot Ex. 1234.003 (A of Exhibit 21. What is	tion to Exclude) a
Irew S. Tand Juired Pree 130A-B I pful Preece CAT 120A rofess vin Almeroti ice 2113, Er nail: almeroto ne: 893-277 ice Hours: T eachin ngiun Zhu	enbaum, Computer Networks, 3rd Edition requisites: Data Structures and Algorithms I-II quisites: Probability and Statistics soor Inform: th ingineering I th@es.ucsb.edu 777 Tuesday/Thursday; 1:4 ng Assistan A.	And then the that? That's the cou	e third page urse outline.	Paper 60 (036 Opp. to Mot Ex. 1234.003 (A of Exhibit 21. What is	tion to Exclude) a Imeroth Dep., E
rew S. Tank uired Prer 130A-B I pful Prerec AT 120A rofess in Almeroto ice 2113, Er ail: almeroto ice 2113, Er ail: almeroto ice 393-277 ice Hours: T eachin agiun Zhu ice: CSL, 1 isail: hongju ce Hours: T	enbaum, Computer Networks, 3rd Edition requisites: Data Structures and Algorithms I-II quisites: - Probability and Statistics soor Inform: th ingineering I thd@esa.uesb.edu 77 Tresday/Thursday; 1:4 ng Assistan 1138, Engineering I 1138, Engineering I	And then the that? That's the could be a could be could be could be a could be a could b	e third page urse outline. ides dates.	Paper 60 (036 Opp. to Mot Ex. 1234.003 (A of Exhibit 21. What is Are those dates of	tion to Exclude) a Imeroth Dep., E
rew S. Tank uired Pren 130A-B I pful Prerec AT 120A rofess in Almeroti ce 2113, Er iail: almerot ne: 893-277 ce Hours: 1 eachin agun Zhu tee: CSIL, 1 naîl: hong û tee Hours: 1	enbaum, Computer Networks, 3rd Edition requisites: Data Structures and Algorithms I-II quisites: - Probability and Statistics soor Inform: th ingineering I utage acueshedu 1138, Engineering I 1138, Engineering	And then the that? That's the cou And it incluindividual class	e third page urse outline. ides dates. <mark>sses?</mark>	Paper 60 (036 Opp. to Mot Ex. 1234.003 (A of Exhibit 21. What is Are those dates of	tion to Exclude) a Imeroth Dep., E

Paper 41 (036 Reply) at 10 n.5; Ex. 1225 (Almeroth Depo.) at 475:3-8.

(intel)

406

PO file histories admit Tanenbaum96 was publicly available

 In IDS for each patent, PO identified Tanenbaum96's date of publication as 1996 under 37 CFR § 1.98

265 Andrew S. Tanenbaum, Computer Networks, Third Edition, 1996, ISBN 0-13-349945-6.

Paper 64 (072 Opp. to Motion to Exclude) at 13; Ex. 1002.270 (072 File History).

Andrew S. Tanenbaum, "Computer Networks," Third Edition, 1996, ISBN 0-13-349945-6.

N

0

Paper 62 (241 Opp. to Motion to Exclude) at 13; Ex. 1002.270 (241 File History).

Andrew S. Tanenbaum, Computer Networks, Third Edition, 1996, ISBN 0-13-349945-6.

Paper 59 (880 1409 Opp. to Motion to Exclude) at 13; Ex. 1002.268 (880 File History).

(intel)

407

Andrew S. Tanenbaum, "Computer Networks," Third Edition, 1996, ISBN 0-13-349945-6.

Paper 60 (036 Opp. to Motion to Exclude) at 13; Ex. 1001.003 (036 Patent).

PO patents describe Tanenbaum96 as a college-level textbook



Paper 60 (036 Opp. to Motion to Exclude) at 13; Ex. 1001 (036 Patent) at 4:47-50.

> intel 408

Argument summary

1. It is improper to raise public availability in a Motion to Exclude

2. Patent Owner admits Tanenbaum96 was publicly available

3. Librarian declaration establishes Tanenbaum96 was publicly available

Majors declaration establishes Tanenbaum96 was publicly available

 Library acquired the book <u>from the publisher</u> by November 1, 1996

4. When a monograph is received and cataloged by the SCU Library, the

date of cataloging is set and retained in the catalog record. The catalog date ("Cat

Date") for Tanenbaum is November 1, 1996 (see Exhibit A). The volume would

have been available for use within a few weeks of that date.

b15720184	Fri Jan Last Updated: 02-24	20 09:43 -2015	:40 PST 2017 Created: 08-09-1	.996	Revisions: 26
LANG EX SKIP 0 LOCATION UN MA	ngEnglish mn University Library ain Stacks	CAT DATE BIB LVL MAT TYP	<mark>11-01-1996</mark> mMONOGRAPH/BOOK aBooks	BCODE3 COUNTRY	- njuNew Jersey

Paper 60 (036 Opp. to Motion to Exclude) at 7-8, 12; Ex. 1011.001, -.003 (Majors Declaration).

Majors declaration is admissible

- Made on declarant's personal knowledge of library procedures dating back to 1992
- Explains that Tanenbaum96 was received on August 9, 1996 and catalogued on November 1, 1996
- Attaches catalogue record and signed under the penalty of perjury

b15720184	Fri Jan Last Updated: 02-24	20 09:43 -2015	:40 PST 2017 Created: 08-09-1996	Revisions: 26
LANG SKIP LOCATION	engEnglish O umn University Library Main Stacks	CAT DATE BIB LVL MAT TYP	11-01-1996 BCODE3 mMONOGRAPH/BOOK COUNTR aBooks	- Y njuNew Jersey

Paper 60 (036 Opp. to Motion to Exclude) at 7-8; Ex. 1011.003 (Majors Declaration)

(intel)

411

Authenticity objection to catalog record is untimely and unfounded

- PO waived objection because it did not object to Majors Declaration or Catalog Record as being unauthentic
- Majors Declaration authenticates Catalog Record:

4. When a monograph is received and cataloged by the SCU Library, the date of cataloging is set and retained in the catalog record. The catalog date ("Cat Date") for Tanenbaum is November 1, 1996 (see Exhibit A). The volume would

Paper 60 (036 Opp. to Motion to Exclude) at 8-9; Ex. 1011.001 (Majors Declaration).

Catalog record falls under hearsay exceptions

• Majors Declaration:

4. When a monograph is received and cataloged by the SCU Library, the date of cataloging is set and retained in the catalog record. The catalog date ("Cat Date") for Tanenbaum is November 1, 1996 (see Exhibit A). The volume would

- Establishes it falls under exceptions to hearsay
 - Rule 803(6) Records of regularly conducted activity, as established by the Majors Declaration and description of policies and procedures of the library
 - Rule 807(a) Provided by a University Library, offered to show public availability, more probative on public availability than other evidence that can be reasonably obtained, and is in the interests of justice

Paper 60 (036 Opp. to Motion to Exclude) at 8-9; Ex. 1011.001 (Majors Declaration).

(intel)