



US008760454B2

(12) **United States Patent**  
**Morein et al.**

(10) **Patent No.:** **US 8,760,454 B2**  
(45) **Date of Patent:** **\*Jun. 24, 2014**

(54) **GRAPHICS PROCESSING ARCHITECTURE EMPLOYING A UNIFIED SHADER**

(75) Inventors: **Stephen L. Morein**, Cambridge, MA (US); **Laurent Lefebvre**, Lachgnaie (CA); **Andrew E. Gruber**, Arlington, MA (US); **Andi Skende**, Shrewsbury, MA (US)

(73) Assignee: **ATI Technologies ULC**, Markham, Ontario (CA)

(\* ) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.  
  
This patent is subject to a terminal disclaimer.

(21) Appl. No.: **13/109,738**

(22) Filed: **May 17, 2011**

(65) **Prior Publication Data**

US 2011/0216077 A1 Sep. 8, 2011

**Related U.S. Application Data**

(63) Continuation of application No. 12/791,597, filed on Jun. 1, 2010, now abandoned, which is a continuation of application No. 11/842,256, filed on Aug. 21, 2007, now abandoned, which is a continuation of application No. 11/117,863, filed on Apr. 29, 2005, now Pat. No. 7,327,369, which is a continuation of application No. 10/718,318, filed on Nov. 20, 2003, now Pat. No. 6,897,871.

(51) **Int. Cl.**  
**G06F 15/00** (2006.01)

(52) **U.S. Cl.**  
USPC ..... **345/501**

(58) **Field of Classification Search**

CPC ..... G06T 15/005; G06T 15/80; G06T 1/20; G06T 1/60; G09G 5/363; G06F 3/14  
USPC ..... 345/501  
See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

5,485,559 A 1/1996 Sakaibara et al.  
5,550,962 A 8/1996 Nakamura et al.

(Continued)

**FOREIGN PATENT DOCUMENTS**

EP 2296116 A2 3/2011  
EP 2299408 A2 3/2011  
EP 2309460 A1 4/2011

**OTHER PUBLICATIONS**

European Patent Office Examination Report; EP Application No. 04798938.9; dated Nov. 9, 2006; pp. 1-3.

(Continued)

*Primary Examiner* — Kee M Tung


*Assistant Examiner* — Frank Chen

(74) *Attorney, Agent, or Firm* — Faegre Baker Daniels LLP

(57) **ABSTRACT**

A graphics processing architecture in one example performs vertex manipulation operations and pixel manipulation operations by transmitting vertex data to a general purpose register block, and performing vertex operations on the vertex data by a processor unless the general purpose register block does not have enough available space therein to store incoming vertex data; and continues pixel calculation operations that are to be or are currently being performed the processor based on instructions maintained in an instruction store until enough registers within the general purpose register block become available.

**11 Claims, 5 Drawing Sheets**



**LG Ex. 1001**  
**LG v. ATI**

(56)

References Cited

U.S. PATENT DOCUMENTS

5,818,469	A	10/1998	Lawless et al.	
6,118,452	A	9/2000	Gannett	
6,353,439	B1	3/2002	Lindholm et al.	
6,384,824	B1	5/2002	Morgan et al.	
6,417,858	B1	7/2002	Bosch et al.	
6,573,893	B1	6/2003	Naqvi et al.	
6,650,327	B1	11/2003	Airey et al.	
6,650,330	B2	11/2003	Lindholm et al.	
6,697,074	B2*	2/2004	Parikh et al.	345/522
6,704,018	B1	3/2004	Mori et al.	
6,724,394	B1	4/2004	Zatz et al.	
6,731,289	B1	5/2004	Peercy et al.	
6,809,732	B2	10/2004	Zatz et al.	
6,864,893	B2	3/2005	Zatz	
6,897,871	B1	5/2005	Morein et al.	
6,980,209	B1	12/2005	Donham et al.	
7,015,909	B1*	3/2006	Morgan, III et al.	345/426
7,015,913	B1	3/2006	Lindholm et al.	
7,038,685	B1*	5/2006	Lindholm	345/501
7,239,322	B2	7/2007	Lefebvre et al.	
7,327,369	B2	2/2008	Morein et al.	
7,646,817	B2*	1/2010	Shen et al.	375/240.25
7,742,053	B2	6/2010	Lefebvre et al.	
7,746,348	B2	6/2010	Lefebvre et al.	
2003/0030643	A1	2/2003	Taylor et al.	
2003/0076320	A1	4/2003	Collodi	
2003/0164830	A1	9/2003	Kent	
2004/0041814	A1	3/2004	Wyatt et al.	
2004/0164987	A1	8/2004	Aronson et al.	
2005/0068325	A1	3/2005	Lefebvre et al.	
2005/0200629	A1	9/2005	Morein et al.	
2007/0222785	A1	9/2007	Lefebvre et al.	
2007/0222786	A1	9/2007	Lefebvre et al.	
2007/0222787	A1	9/2007	Lefebvre et al.	
2007/0285427	A1	12/2007	Morein et al.	
2010/0156915	A1	6/2010	Lefebvre et al.	
2010/0231592	A1	9/2010	Morein et al.	

OTHER PUBLICATIONS

Purcell, Timothy J. et al.; Ray Tracing on Programmable Graphics Hardware; SIGGRAPH '02; San Antonio, TX; ACM Transactions on Graphics; Jul. 2002; vol. 21, No. 3; pp. 703-712.

Mark, William R. et al.; CG: A system for programming graphics hardware in a C-like language; SIGGRAPH '03; San Diego, CA; ACM Transactions on Graphics; Jul. 2002; vol. 22, No. 3; pp. 896-907.

Breternitz, Jr., Mauricio et al.; Compilation, Architectural Support, and Evaluation of SIMD Graphics Pipeline Programs on a General-Purpose CPU; IEEE; 2003; pp. 1-11.

International Search Report and Written Opinion; International Application No. PCT/IB2004/003821; dated Mar. 22, 2005.

EP Supplemental Search Report; EP Application No. 10075688.1; dated Feb. 25, 2011.

EP Supplemental Search Report; EP Application No. 10075686.5; dated Feb. 25, 2011.

EP Supplemental Search Report; EP Application No. 10075687.3; dated Feb. 25, 2011.

EP Supplemental Search Report; EP Application No. 10075685.7; dated Feb. 25, 2011.

Eldridge, Matthew et al.; Pomegranate: A Fully Scalable Graphics Architecture; Computer Graphics, SIGGRAPH 2000 Conference Proceedings; Jul. 23, 2000.

Owens, John D. et al.; Polygon Rendering on a Stream Architecture; Proceedings 2000 SIGGRAPH/Eurographics Workshop on Graphics Hardware; Aug. 21, 2000.

Chinese Office Action; Chinese Application No. 2004800405708; dated Sep. 2008.

Chinese Office Action; Chinese Application No. 2004800405708; dated Nov. 2009.

Chinese Office Action; Chinese Application No. 2004800405708; dated Sep. 2010.

\* cited by examiner




FIG. 1  
(PRIOR ART)




FIG. 2A  
(PRIOR ART)




FIG. 2B  
(PRIOR ART)




FIG. 3  
(PRIOR ART)

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.