

## CERTIFICATION OF TRANSLATION

The undersigned, Richard Patner, whose address is 26357 Lexington Drive, Bonita Springs, FL 34135, United States of America, declares and states as follows:

I am well acquainted with the English and Japanese languages; I have in the past translated numerous Japanese documents of legal and/or technical content into English.

I have been requested to translate into English the attached Japanese Patent No. 10-079371 titled "**Method of forming wiring structure .**"

To a copy of this Japanese document I therefore attach an English translation and my Certification of Translation.

I hereby certify that the attached English translation of Japanese Patent No. 10-079371 titled "**Method of forming wiring structure**" is, to the best of my knowledge and ability, an accurate translation.

And I declare further that all statements made herein of my own knowledge are true, that all statements made on information and belief are believed to be true, and that false statements and the like are punishable by fine and imprisonment, or both, under Section 1001 of Title 18 of the United States Code.



Richard Patner

May 27, 2016

Date

[Patent] 1998-079371 (10.03.26)  
[Application] (1) (10-079371) (10.03.26) Designation (7411290311) Application type (01) New law  
Date of publication of application ( ) ( ) Publication date of record (10.03.26) Domestic priority (0)  
Publication ( ) ( ) Priority ( ) Foreign  
Appeal ( ) ( ) Authority ( ) ( )  
[Registration] ( ) ( ) Objection (0) Number of Claims (9) Application fee (¥21,000)  
Official Decision (made by ) (authority ) Literature ( ) Originality (0) Bacterial sustenance (0) Pollution ( )  
Investigation and Decision ( ) (made by ) (authority ) Pretrial ( ) Cancellation ( ) Public order - Summary (0)  
(Issued) (Agency) Request for Review-Evaluation (0-2) Not yet requested (0) Auto drafting ( )  
Final (A11) (11.10.21) Publication preparations (1) Early review ( )  
Revision destination (1) (11-075519) (01 ) Decision ( ) ( )  
Original Application ( ) ( ) Type ( )  
Extension of term ( ) Latest drafting date ( )  
Publication ( ) ( ) Translation submission ( ) International Application ( )  
Republication ( ) International publication ( )  
Publication IPC4 H01L 21/88 KFIC Designated classification IPC  
Publication IPC  
Title Method of forming wiring structure  
Applicant Representative ( ) Type (2) Code (000005821) Country (27) Panasonic Corporation  
Osaka-fu, Kadoma-shi, Oaza Kadoma 1006  
Representative Type (1) Code (1000077931) Maeda Hiroshi  
Type (1) Code ( ) Koyama Hiroki  
Type (1) Code (100107445) Koneda Ichiro  
Intermediate (A63) Patent Application 10.03.26 (21,000) Complete (A96-1) Ex officio correction 10.04.01 ( )  
Record (A84-a) (Priority Claim 11.03.24 ( ) (A84-3) Priority Claim 11.07.21 ( )  
(A85-1) Issued Claim 12.11.21 ( ) (A86-1) Inspected Claim 15.03.13 ( )  
(A86-1 ) Inspected Claim 15.09.22 ( )  
New Application  
Domestic Priority (Leading)  
Domestic Priority (Trailing) 11-075519 (11.03.19) 1 2000-066163 (12.03.10)  
1 2000-066179 (12.03.10)

[Document Name] Patent Application  
[Patent] 10-079371 (10.3.26)

[Acceptance date] March 26, 1998  
Page: 1/2

-----  
[Name of Document] Patent Application  
[Reference Number] 7411290311  
[Submission Date] March 26, 1998  
[Addressee] Director of Patent Agency  
[International Patent Classification] H01 L 21/316  
[Title of Invention] Method of forming wiring structure  
[Number of Claims] 9  
[Inventor]  
    [Address or Location] Osaka-fu, Kadoma-shi, Oaza Kadoma 1006  
    Matsushita Electric Industrial Co., Ltd.  
    [Name] AOI Nobuo  
[Patent Applicant]  
    [Identification Number] 000005821  
    [Name] Matsushita Electric Industrial Co., Ltd.  
[Agent]  
    [Identification Number] 1000077931  
    [Patent Attorney]  
    [Name or Appellation] Maeda Hiroshi  
[Designated Agent]  
    [Identification Number] 100094134  
    [Patent Attorney]  
    [Name or Appellation] Koyama Hiroki  
[Designated Agent]  
    [Identification Number] 100107445  
    [Patent Attorney]  
    [Name or Appellation] Koneda Ichiro  
[Display of Commissions]  
    [Prepayment Registry Number] 014409  
    [Payment Sum] ¥21,000  
[Record of Submitted Documents]  
    [Article Name] Specification 1  
    [Article Name] Diagrams 1  
    [Article Name] Abstract 1  
[Comprehensive Authorization Number] 9601026  
[Requirement of Proof] Required

-----  
[Name of Document] Specification  
[Title of Invention] Method of forming wiring structure  
[Scope of Patent Claims]

[Claim 1] A method of forming a wiring structure comprising 11 steps:  
a first step of forming a first insulating film over lower-level metal wiring,  
a second step of forming a second insulating film having a different structure from that of said first insulating film over the aforementioned first insulating film,  
a third step of forming a third insulating film having a different structure from that of said second insulating film over the aforementioned second insulating film,  
a fourth step of forming a conducting film over the aforementioned third insulating film,  
a fifth step of forming a first resist pattern having an opening for the formation of wiring over the aforementioned conducting film,  
a sixth step of forming a mask pattern from the aforementioned conducting film with an opening for the formation of wiring by etching the aforementioned conducting film using the aforementioned first resist pattern as a mask,  
a seventh step of forming a second resist pattern with an opening for the formation of contact holes over the aforementioned third insulating film,  
an eighth step of patterning the aforementioned third insulating film so as to form an opening for the formation of contact holes in said third insulating film by dry etching the aforementioned third insulating film using the first resist pattern or the second resist pattern under etching conditions such that the pattern with the higher etching rate is used while the pattern with the lower etching rate is used in etching of the aforementioned second insulating film, and by removing the entire first resist pattern and second resist pattern or leaving the lower portion,  
a ninth step of patterning the aforementioned second insulating film so as to form an opening for the formation of contact holes in said second insulating film by dry etching, using the aforementioned third insulating film that had been patterned as a mask, of the aforementioned second insulating film under etching conditions such that the etching rate of the aforementioned second insulating film is higher while the etching rate of the aforementioned first insulating film and the third insulating film is lower,  
a tenth step of forming wiring grooves in the aforementioned third insulating film and of forming contact holes in the aforementioned first insulating film by dry etching using the aforementioned mask pattern for the aforementioned third insulating film as a mask and by dry etching using the aforementioned second insulating film that had been patterned for the aforementioned first insulating film as a mask under etching conditions such that the etching rate of the aforementioned first insulating film and the third insulating film is higher while the etching rate of the mask pattern and of the second insulating film is lower,  
and an eleventh step of forming contacts that connect the upper-level metal wiring and the aforementioned lower-level metal wiring with the aforementioned upper-level metal wiring by packing metal film in the aforementioned wiring grooves and contact holes.

[Claim 2] The method of forming a wiring structure of Claim 1 in which a step of forming adhesion layers comprising metal film in the section of the aforementioned third insulating film exposed in the aforementioned wiring grooves and in the section of the aforementioned first insulating film exposed in the aforementioned contact holes is inserted between the aforementioned tenth step and the aforementioned eleventh step.

[Claim 3] The method of forming a wiring structure of Claim 1 in which the principal constituents of the aforementioned third insulating film are organic constituents.

[Claim 4] The method of forming a wiring structure of Claim 3 in which the aforementioned third step also includes the step of forming the aforementioned third insulating film by the CVD method using reactive gas that contains perfluorodecalin.

[Claim 5] The method of forming a wiring structure of Claim 3 in which the principal constituents of the aforementioned first insulating film are organic constituents.

[Claim 6] The method of forming a wiring structure of Claim 5 in which a step of forming an adhesion layer by plasma treatment using reactive gas containing nitrogen in the section of the aforementioned third insulating film exposed in the aforementioned wiring grooves and in the section of the aforementioned first insulating film exposed in the aforementioned contact holes is further included between the aforementioned tenth step and the aforementioned eleventh

step.

[Claim 7] The method of forming a wiring structure of Claim 3 in which the aforementioned first step includes a step of forming the aforementioned third insulating film by the CVD method using reactive gas that contains perfluorodecalin.

[Claim 8] A method of forming a wiring structure comprising 12 steps:

a first step of forming a first insulating film over lower-level metal wiring,

a second step of forming a second insulating film having a different structure from that of said first insulating film over the aforementioned first insulating film,

a third step of forming a third insulating film having a different structure from that of said second insulating film over the aforementioned second insulating film,

a fourth step of forming a conducting film over the aforementioned third insulating film,

a fifth step of forming a first resist pattern having an opening for the formation of wiring over the aforementioned conducting film,

a sixth step of forming a mask pattern from the aforementioned conducting film with an opening for the formation of wiring by etching the aforementioned conducting film using the aforementioned first resist pattern as a mask,

a seventh step of forming a second resist pattern with an opening for the formation of contact holes over the aforementioned third insulating film,

an eighth step of patterning the aforementioned third insulating film so as to form an opening for the formation of contact holes in said third insulating film by dry etching the aforementioned third insulating film using the aforementioned first resist pattern or the second resist pattern as the mask under etching conditions such that the aforementioned third insulating film has a higher etching rate while the second insulating film has a lower etching rate relative to the first resist pattern and the second resist pattern,

a ninth step of patterning the aforementioned second insulating film so as to form an opening for the formation of contact holes in said second insulating film by dry etching the aforementioned second insulating film using the aforementioned first resist pattern or the second resist pattern as the mask under etching conditions such that the aforementioned second insulating film has a higher etching rate while the first insulating film and third insulating film have lower etching rates relative to the first resist pattern and the second resist pattern,

a tenth step of removing the aforementioned first resist pattern and the aforementioned second resist pattern,

an eleventh step of forming wiring grooves in the aforementioned third insulating film and of forming contact holes in the aforementioned first insulating film by dry etching of the aforementioned third insulating film using the aforementioned mask pattern as a mask and by dry etching of the aforementioned first insulating film using the aforementioned patterned second insulating film as a mask under etching conditions such that the etching rate of the aforementioned first insulating film and the third insulating film is higher while the etching rate of the aforementioned mask pattern and of the second insulating film is lower,

and a twelfth step of forming contacts that connect the upper-level metal wiring and the aforementioned lower-level metal wiring with the aforementioned upper-level metal wiring by packing metal film in the aforementioned wiring grooves and contact holes.

[Claim 9] The method of forming a wiring structure of Claim 8 in which the aforementioned third insulating film is a low-dielectric-constant SOG film with a siloxane framework.

#### **[Detailed Description of the Invention]**

**[0001]**

#### **[Technical Field of Invention]**

The present invention concerns a method of forming a wiring structure in semiconductor integrated circuit devices.

**[0002]**

#### **[Related Art]**

Accompanying higher integration of semiconductor integrated circuits, expansion of the wiring delay times attributable to increase in the interwiring capacitance, which is parasitic capacitance between metal wiring, has blocked higher performance of semiconductor integrated circuits. The wiring delay time is known as the so-called RC delay, which is proportional to the product of the metal wiring resistance and the interwiring capacitance.

**[0003]**

Accordingly, the resistance of the metal wiring must be reduced or the inter-wiring capacitance must be reduced in order to reduce the wiring delay time.

**[0004]**

Thus, IBM and Motorola have reported semiconductor integrated circuit devices that use copper instead of aluminum alloy as material for wiring in order to reduce the wiring resistance. Copper material has a specific resistance about two-thirds as high as that of an aluminum alloy material. Accordingly, in accordance with simple calculation, the wiring

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.