US005668411A

United States Patent [19]

Hong et al.

[11] **Patent Number: 5,668,411**

[45] **Date of Patent: Sep. 16, 1997**

[54] **DIFFUSION BARRIER TRILAYER FOR MINIMIZING REACTION BETWEEN METALLIZATION LAYERS OF INTEGRATED CIRCUITS**

[75] Inventors: **Qi-Zhong Hong**, Dallas; **Shin-Puu Jeng**, Plano; **Robert H. Havemann**, Garland, all of Tex.

[73] Assignee: **Texas Instruments Incorporated**, Dallas, Tex.

[21] Appl. No.: **685,159**

[22] Filed: **Jul. 23, 1996**

Related U.S. Application Data

[60] Continuation of Ser. No. 474,286, Jun. 7, 1995, abandoned, which is a division of Ser. No. 412,473, Mar. 28, 1995, abandoned.

[51] **Int. Cl.**[6] **H01L 21/44**; H01L 29/43

[52] **U.S. Cl.** **257/751**; 257/915; 438/653

[58] **Field of Search** 257/751, 915; 437/190, 195

[56] **References Cited**

U.S. PATENT DOCUMENTS

5,008,216	4/1991	Huang et al.	437/192
5,093,710	3/1992	Higuchi	357/71
5,118,385	6/1992	Kumar et al.	156/644
5,202,579	4/1993	Fujii et al.	257/915
5,231,053	7/1993	Bost et al.	437/190
5,240,880	8/1993	Hindman et al.	437/190
5,242,860	9/1993	Nulman et al.	437/190
5,270,254	12/1993	Chen et al.	437/190
5,275,973	1/1994	Gelatos	437/195
5,312,772	5/1994	Yokoyama et al.	437/190
5,312,775	5/1994	Fujii et al.	437/192
5,313,100	5/1994	Ishii et al.	257/915
5,345,108	9/1994	Kikkawa	257/915
5,420,072	5/1995	Fiordalice et al.	437/192
5,434,044	7/1995	Nulman et al.	437/192
5,449,641	9/1995	Maeda	437/195
5,523,259	6/1996	Merchant et al.	437/190

FOREIGN PATENT DOCUMENTS

0 525 637 A1 2/1993 European Pat. Off. .

OTHER PUBLICATIONS

Kaizuka T. et al. "AL(111)/CVD–TiN(111) Stacked Film Formation Technique with High Aspect–Ratio Contact Hole Filling for Highly Reliable Interconnects", International Conference on Solid State Devices and Materials, Aug. 29, 1993, pp. 555–557.

Hideki Shibata, et al. "The Effects of AL(111) Crystal Orientation on Electromigration in Half–Micron Layered AL Interconnects", Japanese Journal of Applied Physics, Oct. 1, 1993, vol. 32, No. 10, Part 1, pp. 4479–4484.

B. Lee, E.C. Douglas, K. Pourrezaei, and N. Kumar, "Effect of Oxygen on the Diffusion Barrier Properties of TiN", VLSI Multilevel Interconnect Conference (VMIC) Proceedings, pp. 344–350, (1987).

M. Inoue, K. Hashizume, K. Watanabe, and H. Ysuchikawa, "The Properties of Reactive Sputtered TiN Films For VLSI Metallization", VMIC Proceedings, pp. 205–211, (1988).

H. P. Kattelus, J. Tandon, C. Sala, and M. –A. Nicolet, "Bias–induced Stress Transisitions in Sputtered TiN Films", J. Vac. Sci. Technol. A 4, pp. 1850–1854, (1986).

H. Joswig and W. Palmer, "Improved Performance of TiN–Diffusion Barriers After a Post–Treatment", VMIC Proceedings, p. 477, (1990).

W. Sinke, G. Frinjlink, and F. Saris, "Oxygen in Titanium Nitride Diffusion Barriers", Appl. Phys. Lett. 47, pp. 471–473, (1985).

T. Kikkawa, H. Aoki, J. Drynan, "A Quarter–Micrometer Interconnection Technology Using a TiN/Al–Si–Cu/TiN/Al–Si–Cu/TiN/Ti Multilayer Structure", IEEE Transactions on Electron Devices, vol. 40, No.2, Feb. 1993, pp. 296–302.

Primary Examiner—Tom Thomas
Assistant Examiner—David B. Hardy
Attorney, Agent, or Firm—Kay Houston; W. James Brady, III; Richard L. Donaldson

[57] **ABSTRACT**

A diffusion barrier trilayer **42** is comprised of a bottom layer **44**, a seed layer **46** and a top layer **48**. The diffusion barrier trilayer **42** prevents reaction of metallization layer **26** with the top layer **48** upon heat treatment, resulting in improved sheet resistance and device speed.

15 Claims, 3 Drawing Sheets



DOCKET ALARM
Find authenticated court documents without watermarks at docketalarm.com.



FIG. 1
(PRIOR ART)



FIG. 2
(PRIOR ART)



FIG. 3
(PRIOR ART)

DOCKET ALARM
Find authenticated court documents without watermarks at docketalarm.com.



FIG. 4
(PRIOR ART)



FIG. 5
(PRIOR ART)



FIG. 6
(PRIOR ART)



FIG. 7

DOCKET ALARM
Find authenticated court documents without watermarks at docketalarm.com.



FIG. 8



FIG. 9



FIG. 10

DOCKET ALARM
Find authenticated court documents without watermarks at docketalarm.com.

DIFFUSION BARRIER TRILAYER FOR MINIMIZING REACTION BETWEEN METALLIZATION LAYERS OF INTEGRATED CIRCUITS

This is a continuation of application Ser. No. 08/474,286 filed Jun. 2, 1995, now abandoned, which is a division of application Ser. No. 08/412,473, filed Mar, 28, 1995, now abandoned.

FIELD OF THE INVENTION

This invention relates generally to the fabrication of semiconductor devices, and more specifically to metallization layers of integrated circuits.

BACKGROUND OF THE INVENTION

Semiconductors are widely used in integrated circuits for electronic applications, including radios, computers, televisions, and high definition televisions. Such integrated circuits typically use multiple transistors fabricated in single crystal silicon. Many integrated circuits now contain multiple levels of metallization for interconnections.

Aluminum-copper (AlCu) alloys are typically used in VLSI (very large scale integration) metallization. To enhance the speed of devices, a low and stable sheet resistance is required for AlCu. However, AlCu can react with other metals (e.g. W) thereby increasing its sheet resistance. Sheet resistance is a measurement of a conductive material with a magnitude proportional to resistivity and inverse of thickness. TiN has been applied as a diffusion barrier between AlCu and the other metals to suppress their reactions. However, heat treatment of AlCu/TiN layered structures at 450° C. induces reactions between the AlCu and TiN, leading to an increase in the sheet resistance of the AlCu.

Several attempts have been made to improve the barrier properties of TiN in Al/TiN/Si, Al/TiN/silicide/Si and Al/TiN/W structures. In the past, the improvement of TiN barriers have mostly been achieved by optimizing the parameters during TiN deposition, such as introducing oxygen flow during deposition, changing the substrate temperature, or adding a substrate voltage bias. Other attempts have included post-deposition treatments such as thermal annealing and exposure to air.

SUMMARY OF THE INVENTION

The present invention is a method and structure for a diffusion barrier trilayer comprising a bottom layer deposited on a substrate, a seed layer deposited on the bottom layer, a top layer deposited on the seed layer, and a metallization layer deposited on the top layer. Reaction of the metallization layer with the top layer, which may occur upon heat treatment, is minimized due to the improved properties of the top layer of the diffusion barrier trilayer. This results in no degradation of sheet resistance of the metallization layer upon heat treatment, and no loss of integrated circuit device speed.

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings, which form an integral part of the specification and are to be read in conjunction therewith, and in which like numerals and symbols are employed to designate similar components in various views unless otherwise indicated:

FIG. **1** is a prior art drawing of a cross-sectional view of a semiconductor wafer having a TiN diffusion barrier between the metallization layer and the substrate;

FIG. **2** is a prior art drawing showing the wafer of FIG. **1** after heat treatment, where the metallization layer has reacted with the diffusion barrier;

FIG. **3** is a Rutherford Backscattering Spectroscopy (RBS) of a prior art wafer before and after heat treatment;

FIG. **4** is a prior art drawing showing a typical via plug structure used to connect a metallization layer to underlying circuitry or metal layers;

FIG. **5** shows the wafer of FIG. **4** after heat treatment, with a portion of the metallization layer reacted with the diffusion barrier;

FIG. **6** demonstrates the crystal structure of the diffusion barrier of prior art, having a polycrystalline structure with high-angle grain boundaries;

FIG. **7** is a cross-sectional view of the present invention, a diffusion barrier trilayer;

FIG. **8** demonstrates the crystal structure of the top layer of the diffusion barrier trilayer, having a single-crystal-like appearance;

FIG. **9** is a Rutherford Backscattering Spectroscopy (RBS) of an experimental wafer having a diffusion barrier bilayer, before and after heat treatment; and

FIG. **10** shows the present invention implemented on the structure shown in FIG. **4**.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

It has been found that the methods used in the past to improve the barrier properties of TiN are inadequate. Changing deposition temperature may induce change in other properties of TiN, such as stress and grain size, making it difficult to optimize these parameters at the same time. Adding substrate bias induces ion bombardment of the TiN layer, which may result radiation damage to existing devices. Post-deposition treatments involve additional processing steps, increasing process cycle time. Moreover, thermal annealing (densification) of TiN is possible only at the contact level on the integrated circuitry where AlCu is not present. Dosing with oxygen during deposition is undesirable, since oxygen may contaminate the Ti sputtering target, form oxide particles and increase the sheet resistance of TiN. Exposure of TiN to air for 24 hours has not been found to improve the barrier properties of TiN.

The making and use of the presently preferred embodiments are discussed below in detail. However, it should be appreciated that the present invention provides many applicable inventive concepts which can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not delimit the scope of the invention.

The following is a description of a preferred embodiment of the present invention, including manufacturing methods. Corresponding numerals and symbols in the different figures refer to corresponding parts unless otherwise indicated. Table 1 below provides an overview of the elements of the embodiments and the drawings.

DOCKET ALARM Find authenticated court documents without watermarks at docketalarm.com.

DOCKET ALARM

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts

Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research

With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips

Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

WHAT WILL YOU BUILD? | sales@docketalarm.com | 1-866-77-FASTCASE

fastcase® Smarter legal research.