# **FILE HISTORY** US 5,870,087

- INVENTORS: Chau, Kwok Kit
- TITLE: MPEG decoder system and method having a unified memory for transport decode and system controller functions

APPLICATION US1996748269A

NO:

- FILED: 13 NOV 1996
- **ISSUED**: 09 FEB 1999
- COMPILED: 17 NOV 2016


					1		
Sub Sub						5870087	
Class -			and the second sec	<u>`````````````````````````````````````</u>		6870087	
Y L ER <u>Ng</u> /Mg	PAGORN	FEB 0	9 1999	PATENT NUMBER			
NUMBER	FILING DATE	CLA88 *97645	BUBCLA	88 072	GROUP ART UNIT	examiner Vo	
(table)	பில் நடிப்பு						
		nover					
and the second s	<u> ዓ</u> ነለ።ተ##ታታ	444444444 • •	本东于江水市		tin of	ιť. m	
TOL				· ·	.   jr 		
· . ·			/	•			·.
م مراجع المراجع	A⊬⊬LICATI	CINS+++++	<b>~e</b> 4.* 1.+ 4.4	B	EST COF	Y	
L. S. S.					•	n	
, ,		•			· · · · · ·		
	LICENSE	สะสมชัยภาย	1717797			•	
	⊔yes 100 no □yes 150 ngy	AB 187/			NDEP. FILING FEE	ATTORNEY'S DOCKET NO.	
د "مدینه از در از آن از	Examinare inhiata		0 16 16 <u>7</u>	1.091C	3 \$770.00	5201_01300	
960604,004 2007 <del>€**</del> 2015 ¥1###			155 MS	1 Meci	Aethy BLVD	• • •	
	SYSCIEM ON	to MH (CHOD)	/v] (	$L \mathcal{D} I \mathcal{T} \mathcal{T}$		35 IONOPURI	
		(FOOL), HAN (FO)			J.8. DEPT. OF COMM./ PAT.		ev. 12-94)
		- t Black for				· · ·	
1997 - 1997 -	)N		1.		M. Application	Calons Examiner	
OF APPLICATIC SEPARATELY			N. VO	· .	CLAIMS A Total Claims	LLOWED /	
SEPARATELY	and the second secon	CLIFF 1	N. VU				
SEPARATELY	(	CLIFF I	•		DRAV	VING	
SEPARATELY E OF ALLOWAN 1990 ISBUE FEE Int Due Date	(	Assistant Examine	Br Jo <sup>rn</sup> NGUYEN		Sheets Drwg. Figs. D		
SEPARATELY E OF ALLOWAN 1990 ISBUE FEE		Assistant Examine PHÚ K. PRIMARY	Br NGUYEN EXAMINER IP 2400	The Nerso	Sheets, Drwg. Figs. D. I'L L L L L L L L L L L L L L L L L L L	rwg. Print, Fig.	
SEPARATELY E OF ALLOWAN 1990 ISBUE FEE Int Due Date		Assistant Examine PHÚ K. PRIMARY GROU	Br NGUYEN EXAMINER IP 2400	nary Examiner	Sheets Drwg. Figs. D	rwg. Print, Fig.	


# MPEG DECODER SYSTEM AND METHOD HAVING A UNIFIED MEMORY FOR TRANSPORT DECODE AND SYSTEM CONTROLLER FUNCTIONS

#### Date **Transaction Description** 11-29-1996 Initial Exam Team nn Application Captured on Microfilm 02-06-1997 09-18-1997 Information Disclosure Statement (IDS) Filed 09-18-1997 Information Disclosure Statement (IDS) Filed 02-04-1998 Case Docketed to Examiner in GAU 04-27-1998 Case Docketed to Examiner in GAU 05-11-1998 Mail Non-Final Rejection 05-11-1998 Non-Final Rejection 06-08-1998 Response after Non-Final Action 06-16-1998 Date Forwarded to Examiner 09-02-1998 Mail Notice of Allowance Notice of Allowance Data Verification Completed 09-02-1998 10-26-1998 Issue Fee Payment Verified 10-26-1998 Change in Power of Attorney (May Include Associate POA) 10-26-1998 Mailroom Date of Drawing(s) 10-28-1998 Drawing(s) Received at Publications Drawing(s) Processing Completed 11-09-1998 11-09-1998 Drawing(s) Matched to Application Communication - Re: Power of Attorney (PTOL-308) 11-25-1998 Issue Notification Mailed 01-11-1999 Recordation of Patent Grant Mailed 02-09-1999 02-22-2016 Petition Requesting Trial 06-29-2016 File Marked Found 08-22-2016 Request for Trial Granted in Part

### **Transaction History**

PATENT APPLICATION DEC 3 1 0 6 3 5 08/748269 INITIALS . 08748269 Date Entered or Counted Date Received **CONTENTS** or Mailed 1. Application Kepto. papers. JJ. 2 MAY J 1 1998 5-11-98 3. 3 Ha. N - B -8-98 4. Kua SEP 1998 0 2 5.  $\sim$ 98 Formal Drawings (Les shis) set 6. Sell 7. 8. 9. R18-411 PTO Grant # EB 0 9 199 10. 11. 12. 13. 14. . 15. ... . 16. 2 . \_ 17. 18. 19. . 20. 21. . 22. 23. 24. 25. . 26. 27. 28. 29. 30. 31. 32. (FRONT)







Feb. 9, 1999

## United States Patent [19]

### Chau

### MPEG DECODER SYSTEM AND METHOD HAVING A UNIFIED MEMORY FOR TRANSPORT DECODE AND SYSTEM [54] **CONTROLLER FUNCTIONS**

- [75] Inventor: Kwok Kit Chau, Los Altos, Calif.
- Assignee: LSI Logic Corporation, Milpitas, [73] Calif.
- Appl. No.: 748,269 [21]
- [22] Filed: Nov. 13, 1996

[51]	Int. Cl. <sup>6</sup>	G06T 13/00
[52]	U.S. Cl	
[58]	Field of Search	

707/101, 102, 103, 104

#### [56] **References Cited**

### **U.S. PATENT DOCUMENTS**

5,675,511	10/1997	Prasad et al	345/302
5,692,213	11/1997	Goldberg et al	345/302
5,767,846	6/1998	Nakamura et al	345/302

Primary Examiner-Phu K. Nguyen

Assistant Examiner-Cliff N. Vo Attorney, Agent, or Firm-Conley, Rose & Tayon; Jeffrey C. Hood

### ABSTRACT

**Patent Number:** 

**Date of Patent:** 


[11]

[45]

[57]

An MPEG decoder system and method for performing video decoding or decompression which includes a unified memory for multiple functions according to the present invention. The video decoding system includes transport logic, a system controller, and MPEG decoder logic. The video decoding system of the present invention includes a single unified memory which stores code and data for the transport, system controller and MPEG decoder functions. The single unified memory is preferably a 16 Mbit memory. The MPEG decoder logic includes a memory controller which couples to the single unified memory, and each of the transport logic, system controller and MPEG decoder logic access the single unified memory through the memory controller. The video decoding system implements various frame memory saving schemes, such as compression or dynamic allocation, to more efficiently use the memory. In one embodiment, the memory is not required to store reconstructed frame data during B-frame reconstruction, thus considerably reducing the required amount of memory for this function. Alternatively, the memory is only required to store a portion of the reconstructed frame data. In addition, these savings in memory allow portions of the memory to also be used for transport and system controller functions. The present invention thus provides a video decoding system with reduced memory requirements.

### 20 Claims, 16 Drawing Sheets




**SDRAM** 

Feb. 9, 1999

Sheet 1 of 16




FIG. 1




5,870,087

FIG. 2



5,870,087

FIG. 3



5,870,087





FIG. 4



Sheet 5 of 16

5,870,087

		· ·			· .			
Compress Displayed Anchor	PAL 11,197,440 (2.250)	3,610,016	4,865,855	,	· · · ·		(114,271)	16,063,295
	NTSC 9,538,560 (2.300)	3,610,016	4,669,645			• •	1,873,171	14,208,205
	PAL 12,718,080 (2.556)	1,805,008 520,575 600,000 28,672 15,360 15,360 4,096 4,096	60,000 3,060,847	20,000	808,192	170,097	16,777,216	15,778,927
	NTSC 12,441,600 (3.000)	1,805,008 430,765 500,000 19,200 19,200 12,800 4,096	60,000 2,864,637	20,000	675,840	775,139	16,777,216	15,306,237
	frame store (number of frames)	vbv buffer video non-instantaneous decode video-display sync audio buffer audio-video latency difference audio-display sync video transport buffer audio transport buffer	4ms jitter at 15Mbps sub-total for channel buffer	packet header overhead	OSO	sub-total for software & data	Grand Total	frame store + channel buffer

5,870,087

FIG. 6A

Table 1 MPEG Decoder: Memory Partition


	Compress Anchor & B-Frame	PAL 6,497,280 (1.306)	3,610,016	4,865,855	· .		4,585,889	11,363,135	
	Compress Anc	NTSC 5,667,840 (1.367)	3,610,016	4,669,645			5,743,891	10,337,485	
emory Partition	B-Frame	PAL 10,229,760 (2.056)		 			2,658,417	13,290,607	FIG. 6B
MPEG Decoder: Memory Partition	Compress B-Frame	NTSC 8,570,880 (2.067)				··· ··· ·	4,645,859	11,435,517	FIG
	or & Segment B	PAL: 40 segments 8,985,600 (1.806)	3,610,016	 4,865,855			2,097,569	13,851,455	
· · ·	Compress Anchor & Segment B	NTSC: 3.267 segments 8,778,240 (2.117) (1.806) (1.806)	3,610,016	4,669,645			2,633,491	13,447,885	


Table 1

Feb. 9, 1999

Sheet 7 of 16

5,870,087





5,870,087

Feb. 9, 1999

5,870,087

FIG. 9

	bit	
	NTSC	PAL
Video Frames (incl. compressed)	10,583,248	10,790,608
VBV Buffer	1,805,008	1,805,008
Video Decode Buffer	430,765	520,575
Video-Display Sync Buffer	500,000	600,000
Audio Buffer	28,672	28,672
Audio-Video Latency Buffer	19,200	23,040
Audio-Display Sync Buffer	12,800	15,360
Transport Buffer	8,192	8,192
Jitter Buffer (4ms)	60,000	000'09
PES Header Overhead	20,000	20,000
OSD	675,840	808,192
MIPS Code and Data	2,633,491	2,097,569


5,870,087


FIG. 10

	Bandwidth (Mbvte/sec)	width e/sec)
	NTSC	PAL
Channel In/Out	18.82	15.98
Motion Compensation	72.70	72.59
Store	38.29	38.23
Display & OSD	30.38	30.38
TOTAL	160.19	157.18


 With 16x1M SDRAM running at 100 MHz, Bandwidth Available is 200Mbyte/sec
 Expecting 20Mbyte/sec for MIPS Code and Data















FIG. 14





#### MPEG DECODER SYSTEM AND METHOD HAVING A UNIFIED MEMORY FOR TRANSPORT DECODE AND SYSTEM CONTROLLER FUNCTIONS

### INCORPORATION BY REFERENCE

The following references are hereby incorporated by reference.

The ISO/IEC MPEG specification referred to as ISO/IEC 13818 is hereby incorporated by reference in its entirety.

U.S. patent application Ser. No. 08/654,321 titled "Method and Apparatus for Segmenting Memory to Reduce the Memory Required for Bidirectionally Predictive-Coded Frames" and filed May 28, 1996 is hereby incorporated by reference in its entirety as though fully and completely set <sup>15</sup> forth herein.

U.S. patent application Ser. No. 08/653,845 titled "Method and Apparatus for Reducing the Memory Required for Decoding Bidirectionally Predictive-Coded Frames During Pull-Down" and filed May 28, 1996 is hereby incorporated by reference in its entirety as though fully and completely set forth herein.

U.S. patent application Ser. No. 08/689,300 titled "Method and Apparatus for Decoding B Frames in Video Codecs with Minimal Memory" and filed Aug. 8, 1996 now U.S. Pat. No. 5,818,533, whose inventors are David R. Auld and Kwok Chau, is hereby incorporated by reference in its entirety as though fully and completely set forth herein.

1. Field of the Invention

The present invention relates generally to digital video compression, and more particularly to an MPEG decoder system which includes a single unified memory for MPEG transport, decode and system controller functions.

2. Description of the Related Art

Full-motion digital video requires a large amount of storage and data transfer bandwidth. Thus, video systems use various types of video compression algorithms to reduce the amount of necessary storage and transfer bandwidth. In general, different video compression methods exist for still 40 graphic images and for full-motion video. Intraframe compression methods are used to compress data within a still image or single frame using spatial redundancies within the frame. Interframe compression methods are used to compress multiple frames, i.e., motion video, using the temporal 45 redundancy between the frames. Interframe compression methods are used exclusively for motion video, either alone or in conjunction with intraframe compression methods.

Intraframe or still image compression techniques generally use frequency domain techniques, such as the discrete 50 cosine transform (DCT). Intraframe compression typically uses the frequency characteristics of a picture frame to efficiently encode a frame and remove spatial redundancy. Examples of video data compression for still graphic images are JPEG (Joint Photographic Experts Group) compression 55 and RLE (run-length encoding). JPEG compression is a group of related standards that provide either lossless (no image quality degradation) or lossy (imperceptible to severe degradation) compression. Although JPEG compression was originally designed for the compression of still images rather than video, JPEG compression is used in some motion video applications. The RLE compression method operates by testing for duplicated pixels in a single line of the bit map and storing the number of consecutive duplicate pixels rather than the data for the pixels themselves. 65

In contrast to compression algorithms for still images, most video compression algorithms are designed to compress full motion video. As mentioned above, video compression algorithms for motion video use a concept referred to as interframe compression to remove temporal redundancies between frames. Interframe compression involves storing only the differences between successive frames in the data file. Interframe compression stores the entire image of

a key frame or reference frame, generally in a moderately compressed format. Successive frames are compared with the key frame, and only the differences between the key
10 frame and the successive frames are stored. Periodically, such as when new scenes are displayed, new key frames are stored, and subsequent comparisons begin from this new reference point. It is noted that the interframe compression ratio may be kept constant while varying the video quality.
15 Alternatively, interframe compression ratios may be content-dependent, i.e., if the video clip being compressed includes many abrupt scene transitions from one image to another, the compression is less efficient. Examples of video compression which use an interframe compression tech-20 nique are MPEG, DVI and Indeo, among others.

#### MPEG BACKGROUND

A compression standard referred to as MPEG (Moving Pictures Experts Group) compression is a set of methods for compression and decompression of full motion video images which uses the interframe and intraframe compression techniques described above. MPEG compression uses both motion compensation and discrete cosine transform (DCT) processes, among others, and can yield compression ratios of more than 30:1.

The two predominant MPEG standards are referred to as MPEG-1 and MPEG-2. The MPEG-1 standard generally concerns frame data reduction using block-based motion compensation prediction (MCP), which generally uses temporal differential pulse code modulation (DPCM). The MPEG-2 standard is similar to the MPEG-1 standard, but includes extensions to cover a wider range of applications, including interlaced digital video such as high definition television (HDTV).

Interframe compression methods such as MPEG are based on the fact that, in most video sequences, the background remains relatively stable while action takes place in the foreground. The background may move, but large portions of successive frames in a video sequence are redundant. MPEG compression uses this inherent redundancy to encode or compress frames in the sequence.

An MPEG stream includes three types of pictures, referred to as the Intra (I) frame, the Predicted (P) frame, and The I or the Bi-directional Interpolated (B) frame. Intraframes contain the video data for the entire frame of video and are typically placed every 10 to 15 frames. Intraframes provide entry points into the file for random access, and are generally only moderately compressed. Predicted frames are encoded with reference to a past frame, i.e., a prior Intraframe or Predicted frame. Thus P frames only include changes relative to prior I or P frames. In general, Predicted frames receive a fairly high amount of compression and are used as references for future Predicted frames. Thus, both I and P frames are used as references for subsequent frames. Bi-directional pictures include the greatest amount of compression and require both a past and a future reference in order to be encoded. Bi-directional frames are never used as references for other frames

In general, for the frame(s) following a reference frame, i.e., P and B frames that follow a reference I or P frame, only small portions of these frames are different from the corre-

sponding portions of the respective reference frame. Thus, for these frames, only the differences are captured, compressed and stored. The differences between these frames are typically generated using motion vector estimation logic, as discussed below.

3

When an MPEG encoder receives a video file, the MPEG encoder generally first creates the I frames. The MPEG encoder may compress the I frame using an intraframe compression technique. The MPEG encoder divides respective frames into a grid of 16x16 pixel squares called macroblocks in order to perform motion estimation/ compensation. Thus, for a respective target picture or frame, i.e., a frame being encoded, the encoder searches for an exact, or near exact, match between the target picture macroblock and a block in a neighboring picture referred to as a search frame. For a target P frame the encoder searches in a prior or subsequent I or P frame, the encoder searches in a prior or subsequent I or P frame. When a match is found, the encoder transmits a vector movement code or motion vector. The vector movement code or motion vector only includes information on the difference between the 20 search frame and the respective target picture. The blocks in target pictures that have no change relative to the block in the reference picture or I frame are ignored. Thus the amount of data that is actually stored for these frames is significantly reduced. 25

After motion vectors have been generated, the encoder then encodes the changes using spatial redundancy. Thus, after finding the changes in location of the macroblocks, the MPEG algorithm further calculates and encodes the difference between corresponding macroblocks. Encoding the difference is accomplished through a math process referred to as the discrete cosine transform or DCT. This process divides the macroblock into four sub blocks, seeking out changes in color and brightness. Human perception is more sensitive to brightness changes than color changes. Thus the MPEG algorithm devotes more effort to reducing color data than brightness.

Therefore, MPEG compression is based on two types of redundancies in video sequences, these being spatial, which is the redundancy in an individual frame, and temporal, 40 which is the redundancy between consecutive frames. Spatial compression is achieved by considering the frequency characteristics of a picture frame. Each frame is divided into non-overlapping blocks, and each block is transformed via the discrete cosine transform (DCT). After the transformed blocks are converted to the "DCT domain", each entry in the transformed block is quantized with respect to a set of quantization tables. The quantization step for each entry can vary, taking into account the sensitivity of the human visual system (HVS)} to the frequency. Since the HVS is more sensitive to low frequencies, most of the high frequency entries are quantized to zero. In this step where the entries are quantized, information is lost and errors are introduced to the reconstructed image. Run length encoding is used to transmit the quantized values. To further enhance compression, the blocks are scanned in a zig-zag ordering that scans the lower frequency entries first, and the non-zero quantized values, along with the zero run lengths, are entropy encoded.

When an MPEG decoder receives an encoded stream, the MPEG decoder reverses the above operations. Thus the MPEG decoder performs inverse scanning to remove the zig zag ordering, inverse quantization to de-quantize the data, and the inverse DCT to convert the data from the frequency domain back to the pixel domain. The MPEG decoder also performs motion compensation using the transmitted motion vectors to recreate the temporally compressed frames. When frames are received which are used as references for other frames, such as I or P frames, these frames are decoded and stored in memory. When a temporally compressed or encoded frame is received, such as a P or B frame, motion compensation is performed on the frame using the prior decoded I or P reference frames. The temporally compressed or encoded frame, referred to as a target frame, will include motion vectors which reference blocks in prior decoded I or P frames stored in the memory. The MPEG decoder examines the motion vector, determines the respective reference block in the reference frame, and accesses the reference block pointed to by the motion vector from the memory.

A typical MPEG decoder includes motion compensation logic which includes local or on-chip memory. The MPEG decoder also includes an external memory which stores prior decoded reference frames. The MPEG decoder accesses the reference frames or anchor frames stored in the external memory in order to reconstruct temporally compressed frames. The MPEG decoder also typically stores the frame being reconstructed in the external memory.

An MPEG decoder system also typically includes transport logic which operates to demultiplex received data into a plurality of individual multimedia streams. An MPEG decoder system also generally includes a system controller which controls operations in the system and executes programs or applets.

Prior art MPEG video decoder systems have generally used a frame store memory for the MPEG decoder motion compensation logic which stores the reference frames or anchor frames as well as the frame being reconstructed. Prior art MPEG video decoder systems have also generally included a separate memory for the transport and system controller functions. It has generally not been possible to combine these memories, due to size limitations. For example, current memory devices are fabricated on an 4 Mbit granularity. In prior art systems, the memory requirements for the transport and system controller functions as well as the decoder motion compensation logic would exceed 16 Mbits of memory, thus requiring 20 or 24 Mbits of memory. This additional memory adds considerable cost to the system.

The amount of memory is a major cost item in the production of video decoders. Thus, it is desired to reduce the memory requirements of the decoder system as much as possible to reduce its size and cost. Since practical memory devices are implemented using particular convenient discrete sizes, it is important to stay within a particular size if possible for commercial reasons. For example, it is desired to keep the memory requirements below a particular size of memory, such as 16 Mb, since otherwise a memory device of 20 or 24 Mb would have to be used, resulting in greater cost and extraneous storage area. As mentioned above, it has heretofore not been possible to combine the memory required for the transport and system controller functions with the memory required for the MPEG decoder logic due to the memory size requirements.

Therefore, a new video decoder system and method is desired which efficiently uses memory and combines the memory subsystem for reduced memory requirements and hence reduced cost.

#### SUMMARY OF THE INVENTION

The present invention comprises an MPEG decoder system and method for performing video decoding or decompression which includes a unified memory for multiple functions according to the present invention. The video decoding system includes transport logic, a system controller, and MPEG decoder logic. The video decoding system of the present invention includes a single unified memory which stores code and data for the transport logic, system controller and MPEG decoder functions. The single unified memory is preferably a 16 Mbit memory. The present invention thus requires only a single memory, and thus has reduced memory requirements compared to prior art designs.

The video decoding system includes transport logic which operates to demultiplex received data into a plurality of individual multimedia streams. The video decoding system also includes a system controller which controls operations in the system and executes programs or applets. The video decoding system further includes decoding logic, preferably MPEG decoder logic, which performs motion compensation between temporally compressed frames of a video sequence during video decoding or video decompression. The memory includes a plurality of memory portions, including <sup>20</sup> a video frame portion for storing video frames, a system controller portion for storing code and data executable by the system controller, and a transport buffer for storing data used by the transport logic. The MPEG decoder logic preferably includes a memory controller which couples to <sup>25</sup> the single unified memory. Each of the transport logic, system controller, and MPEG decoder logic accesses the single unified memory through the memory controller.

The video decoding system implements various frame memory saving schemes, such as compression or dynamic allocation, to reduce the required amount of frame store memory. Also, in one embodiment, the memory is not required to store reconstructed frame data during motion compensation, thus considerably reducing the required amount of memory for this function. Alternatively, the memory is only required to store a portion of the reconstructed frame data. These savings in memory allow portions of the memory to also be used for transport and system controller functions.

The present invention thus provides a video decoding system with reduced memory requirements.

#### BRIEF DESCRIPTION OF THE DRAWINGS

A better understanding of the present invention can be 45 obtained when the following detailed description of the preferred embodiment is considered in conjunction with the following drawings, in which:

FIG. 1 illustrates a computer system which performs video decoding and which includes a motion compensation 50 logic having a frame memory which stores reference block data according to the present invention;

FIG. 2 is a block diagram illustrating the computer system of FIG. 1;

FIG. 3 is a block diagram illustrating an MPEG decoder system including a unified memory for MPEG transport, system controller, and decode functions according to the present invention;

FIG. 4 is a block diagram illustrating the MPEG decoder  $_{60}$  logic in the system of FIG. 3;

FIG. 5 illustrates various frame memory saving schemes used in various embodiments of the invention;

FIGS. 6a and 6b illustrate a table listing the memory partitions under different display schemes;

FIG. 7 illustrates the relationship of memory bandwidth vs. memory size in the NTSC decoding scheme;

### 6

FIG. 8 illustrates the relationship of memory bandwidth vs. memory size in the PAL encoding scheme;

FIG. 9 illustrates the memory partitions according to the preferred embodiment of the invention;

FIG. 10 illustrates the estimated memory bandwidth distribution in the preferred embodiment of the invention;

FIG. 11 illustrates the "worst case" relationship of processing power vs. memory size in the NTSC decoding scheme;

FIG. 12 illustrates the clock domains in the system;

FIG. 13 illustrates clock operating frequencies according to the preferred embodiment of the invention;

FIG. 14 illustrates an example of the packet data interface

between the transport controller and the source decoder; and FIG. 15 illustrates packet header formats used in the preferred embodiment.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Video Compression System

Referring now to FIG. 1, a system for performing video decoding or decompression and including a unified memory according to the present invention is shown. The video decoding system of the present invention includes a single unified memory which stores code and data for the transport, system controller and MPEG decoder functions. This simplifies the design and reduces the memory requirements in the system.

As shown, in one embodiment the video decoding or decompression system is comprised in a general purpose computer system 60. The video decoding system may comprise any of various types of systems, including a computer system, set-top box, television, or other device.

The computer system 60 is preferably coupled to a media storage unit 62 which stores digital video files which are to be decompressed or decoded by the computer system 60. The media storage unit 62 may also store the resultant decoded or decompressed video file. In the preferred embodiment, the computer system 60 receives a compressed video file or bitstream and generates a normal uncompressed digital video file. In the preferred is a video file which has been compressed video file refers to a video file which has been compressed according to any of various video compression algorithms which use motion estimation techniques, including the MPEG standard, among others, and the term "uncompressed digital video file" refers to a stream of decoded or uncompressed video.

As shown, the computer system 60 preferably includes a video decoder 74 which performs video decoding or decompression operations. The video decoder 74 is preferably an MPEG decoder. The computer system 60 optionally may also include an MPEG encoder 76. The MPEG decoder 74 and MPEG encoder 76 are preferably adapter cards coupled to a bus in the computer system, but are shown external to the computer system 60 for illustrative purposes. The computer system 60 also includes software, represented by floppy disks 72, which may perform portions of the video decompression or decoding operation and/or may perform other operations, as desired.

The computer system 60 preferably includes various standard components, including one or more processors, one or more buses, a hard drive and memory. Referring now to FIG. 2, a block diagram illustrating the components comprised in the computer system of FIG. 1 is shown. It is noted that FIG. 2 is illustrative only, and other computer architectures may be used, as desired. As shown, the computer

system includes at least one processor 80 coupled through chipset logic 82 to a system memory 84. The chipset 82 preferably includes a PCI (Peripheral Component Interconnect) bridge for interfacing to PCI bus 86, or another type of bus bridge for interfacing to another type of expansion bus. In FIG. 2, MPEG decoder 74 and MPEG encoder 76 are shown connected to PCI bus 86. Various other components may be comprised in the computer system, such as video 88 and hard drive 90.

As mentioned above, in the preferred embodiment of FIG. 1 the computer system 60 includes or is coupled to one or more digital storage or media storage devices. For example, in the embodiment of FIG. 1, the computer system 60 couples to media storage unit 62 through cable 64. The media storage unit 62 preferably comprises a RAID (Redundant Array of Inexpensive Disks) disk array, or <sup>15</sup> includes one or more CD-ROM drives and/or one or more Digital Video Disk (DVD) storage units, or other media, for storing digital video to be decompressed and/or for storing the resultant decoded video data. The computer system may also include one or more internal RAID arrays, CD-ROM 20 drives and/or may couple to one or more separate Digital Video Disk (DVD) storage units. The computer system 60 also may connect to other types of digital or analog storage devices or media, as desired. Alternatively, the compressed digital video file may be 25

Alternatively, the compressed digital video file may be 25 received from an external source, such as a remote storage device or remote computer system. In this embodiment, the computer system preferably includes an input device, such as an ATM (Asynchronous Transfer Mode) adapter card or an ISDN (Integrated Services Digital Network) terminal 30 adapter, or other digital data receiver, for receiving the digital video file. The digital video file may also be stored or received in analog format and converted to digital data, either externally to the computer system **60** or within the computer system **60**. 35

As mentioned above, the MPEG decoder 74 in the computer system 60 performs video decoding or video decompression functions. As discussed further below, the video decoding system includes transport logic which operates to demultiplex received data into a plurality of individual 40 multimedia streams. The video decoding system also includes a system controller which controls operations in the system and executes programs or applets comprised in the stream. The video decoding system further includes decoding logic, preferably MPEG decoder logic, which performs motion compensation between temporally compressed frames of a video sequence during video decoding or video decompression. The video decoding system of the present invention includes a single unified memory which stores code and data for the transport, system controller and MPEG 50 decoder functions. This simplifies the design and reduces the memory requirements in the system. The MPEG decoder 74 thus performs functions with improved efficiency and reduced memory requirements according to the present invention

It is noted that the system for decoding or decompressing video data may comprise two or more interconnected computers, as desired. The system for decoding or decompressing video data may also comprise other hardware, such as a set top box, either alone or used in conjunction with a general purpose programmable computer. It is noted that any of various types of systems may be used for decoding or decompressing video data according to the present invention, as desired.

FIG. 3—MPEG Decoder Block Diagram

Referring now to FIG. 3, a block diagram illustrating an MPEG decoder system architecture according to one

8.

embodiment of the present invention is shown. As shown, the MPEG decoder system includes a channel receiver 202 for receiving a coded stream. As mentioned above, in the preferred embodiment, the coded stream is an MPEG encoded stream. The MPEG encoded stream may include interactive program content comprised within this stream, as desired. The channel receiver 202 receives the coded stream and provides the coded stream to a transport and system controller block 204.

The transport and system controller block **204** includes transport logic **206** which operates to demultiplex the received MPEG encoded stream into a plurality of multimedia data streams. In other words, the encoded stream preferably includes a plurality of multiplexed encoded channels or multimedia data streams which are combined into a single stream, such as a broadcast signal provided from a broadcast network. The transport logic **206** in the transport and system controller block **204** operates to demultiplex this multiplexed stream into one or more programs, wherein each of the programs comprise individual multimedia data streams including video and/or audio components.

It is noted that the MPEG stream may comprise one of two types of streams including either a transport stream or a program stream. A transport stream comprises a 188 byte stream which includes error correction and which is designed for an error prone environment. A program stream, on the other hand, is designed for an error free environment and this does not include error correction capabilities.

The transport and system controller block **204** also includes a system controller **208** which monitors the MPEG system and is programmable to display audio/graphics on the screen and/or execute interactive applets or programs which are embedded in the MPEG stream. The system controller **208** also preferably controls operations in the MPEG decoder system. In the preferred embodiment, the system controller **208** comprises a MIPS RISC CPU which is programmed to perform system controller functions.

is programmed to perform system controller functions. The transport and system controller block 204 couples through a memory controller 211 in MPEG decoder 224 to an external memory 212, also referred to as the single unified memory 212. The transport logic 206 and system controller logic 208 comprised in the transport and system controller block 204 utilize the external memory 212 to store and/or receive code and data. In the preferred embodiment, the external memory 212 is a 16 MB synchronous dynamic random access memory (SDRAM).

As shown, the transport and system controller block 204 couples to an MPEG decoder block 222. The MPEG decoder block 222 includes an MPEG audio visual decoder 224, as shown. The MPEG audio visual decoder 224 receives data from the transport and system controller block 204 and operates to perform MPEG decoding to produce a decoded or decompressed signal. The visual component of the decompressed signal is output from the MPEG A/V decoder 224 and is provided to a video encoder 226. The video encoder 226 operates to convert the digital video stream into a format more appropriate for transmission or display, such as NTSC or PAL format. The video encoder logic 226 includes digital to analog (D/A) converters for converting the decoded digital video stream into an analog stream. This analog video stream is then provided as an output of the system as shown.

The audio component of the decoded or decompressed MPEG stream is provided to an audio digital to analog converter (DAC) 228. The audio DAC 228 operates to perform digital to analog conversion on the digital audio signal output from the MPEG A/V decoder 224. The result9 ing analog audio signals are provided as an output to the system as shown.

As shown, the external memory 212 is coupled to the MPEG A/V decoder 224. The MPEG A/V decoder 224 includes a memory controller 211 which controls access to the single unified memory 212. As noted above, each of the transport logic 206 and system controller logic 208 comprised in the transport and system controller block 204 access the external memory 212 through the memory controller 211.

The MPEG A/V decoder 224 utilizes the external memory 212 in the MPEG decode process. Thus the MPEG A/V decoder 224 uses the same memory 212 as the transport and system controller blocks. As is well-known in the art, the MPEG A/V decoder 224 uses the external memory 212 to store decoded reference frames or anchor frames which are used during motion compensation or reconstruction of temporally compressed frames. The MPEG A/V decoder 224 may also use the external memory 212 to store a portion or all of the reconstructed frames. 20

Reconstructed Frame Data Memory Saving Schemes

It is noted that reconstruction of a temporally compressed frame during MPEG decoding typically uses a full 16 MB of external memory. However, the MPEG decoder system 74 of the preferred embodiment uses one or more of various 25 methods to reduce the amount of memory required for storing reconstructed frame data. For example, current prior art video decoder implementations use at least one frame of memory to store the reconstructed B-picture prior to display. In other words, prior art decoders require that there be a full 30 frame store into which to reconstruct the B frame or picture.

In one embodiment of the invention, the video decoder system 74 uses as little as 2.528 frame stores when there is no pulldown during B-frames. In this embodiment, the system uses an improved method to reduce the required 35 amount of memory, whereby the memory used to store the first field is used again for reconstruction as soon as that part of the picture has been displayed. This method reduces the amount of memory needed for B-frame reconstruction to about 0.528 frames. For more information on this method, 40 please see U.S. patent application Ser. No. 08/654,321 titled "Method and Apparatus for Segmenting Memory to Reduce the Memory Required for Bidirectionally Predictive-Coded Frames" and filed May 27, 1996, which is hereby incorporated by reference in its entirety as though fully and com-50 pletely set forth herein.

In another embodiment of the invention, the video decoder system 74 uses as little as 2.75 frames when there is pulldown. In this embodiment, a method is used to reduce the memory required for decoding and displaying B frames during 3:2 pull-down. This method uses the fact that B frames are not used to predict other frames, so that once the B frame data is retrieved for display, it may be discarded. To enable re-use of memory, data from the top and bottom fields is separated into different segments of memory. Thus, once retrieval begins of the data in a segment, that segment becomes free for reconstruction. However, this initial scheme is not completely sufficient for the top field of every other frame during 3:2 pull-down, since the top field must be somehow made available again for re-display. Rather than requiring additional memory to save the top field of every other frame, the top field is reconstructed again during the period when reconstruction is typically stalled. In this manner, the amount of memory required is reduced, and the field requiring re-display for 3:2 pull-down is simply reconstructed again. For more information on this method for reducing the required amount of memory when pull-down is

being performed, please see U.S. patent application Ser. No. 08/653,845 titled "Method and Apparatus for Reducing the Memory Required for Decoding Bidirectionally Predictive-Coded Frames During Pull-Down" and filed May 27, 1996, which is hereby incorporated by reference in its entirety as though fully and completely set forth herein.

The above methods used to reduce memory requirements, which are disclosed in the above-referenced patent applications, are optimal, i.e., use the least possible memory, 10 where the picture is decoded only once. In another embodiment, The MPEG decoder 74 includes frame reconstruction or decoder logic which operates to reconstruct a bi-directionally encoded (B) frame without requiring storage of the frame being constructed in the external memory 112. 15 In this embodiment, the MPEG decoder 74 operates to decode or reconstruct the frame twice, once during each field display period. This obviates the necessity of storing the reconstructed B frame data, thus reducing memory requirements.

In this embodiment, the MPEG decoder system includes a picture reconstruction unit, a picture display unit, a pointer register, and a temporary buffer (all not shown). The picture memory 212 includes separate buffers used for anchor pictures or reference frames (A1, A2) and a rate buffer which stores the temporally compressed frame, referred to as C. The pointer register stores the location of the first byte of the compressed picture, which is stored in the rate buffer. According to this embodiment, the picture memory 212 is not required to store data from the reconstructed frame.

The picture reconstruction unit operates to decode or reconstruct the B frame twice, once each during a first field time and a second field time. The first field time substantially corresponds to the time when the first or top field of the picture is displayed, and the second field time substantially corresponds to the time when the second or bottom field of the picture is displayed.

During the first field time, compressed picture data is read from the rate buffer into the picture reconstruction unit, where the picture is decoded. The top field data from the picture reconstruction unit is written to the temporary buffer, and the bottom field data is discarded. After one slice of the picture has been decoded, the data in the temporary buffer is retrieved by the picture display unit and is output for display. This process continues for the entire picture in order to display all of the first field. Thus, the entire picture is decoded or reconstructed, and only data from the top field is written to the temporary buffer for display.

During the second field time, the same compressed picture is again read from the rate buffer. The picture reconstruction unit again decodes the compressed picture. In the second field time, the picture reconstruction unit writes the bottom field data to the temporary buffer, and the top field data is discarded. After one slice of the picture has been decoded, the data in the temporary buffer is output by the picture display unit for display. This process continues for the entire picture in order to display all of the second field.

The reconstructed picture is never written to the memory during reconstruction of B-frames. It is also noted that the temporary buffer is about 32 times smaller than the external frame store required in the best implementation of prior art methods. This allows the temporary buffer to be comprised on the same monolithic substrate as the decoder itself.

Therefore, in this embodiment the video decoder system reconstructs the B-picture twice, once in each field time. This eliminates the storage requirement of the reconstructed B-frame entirely and thus allows this memory space to be used for transport and system controller functions. 11

In another embodiment, the MPEG decoder system of the preferred embodiment uses a dynamic segment allocation scheme and/or compression techniques which reduce the external memory requirement. These memory saving techniques are discussed further below.

Therefore, the video decoding system 74 includes transport logic 206 which operates to demultiplex received data into a plurality of individual multimedia streams. The video decoding system also includes a system controller 208 which controls operations in the system and executes programs or applets comprised in the stream. The video decoding system 74 further includes decoding logic 224, preferably MPEG decoder logic, performs motion compensation between temporally compressed frames of a video sequence during video decoding or video decompression. The video 15 decoding system of the present invention includes a single unified memory which stores code and data for the transport, system controller and MPEG decoder functions. This simplifies the design and reduces the memory requirements in the system.

As discussed above, prior art MPEG decoder systems include different memory systems for the transport and system controller logic 204 and the MPEG decoder logic 224. These separate memories are required because of the separate bandwidth and processing requirements for each 25 memory, as well as the memory size requirements of each block. According to the system and method of the present invention, the present invention includes a single or unified memory which is used for each of the transport and system controller block 204 and the MPEG A/V decoder logic 224. 30 FIG. 4—MPEG Decoder Block Diagram

Referring now to FIG. 4, a block diagram illustrating the MPEG A/V decoder logic 224 in the MPEG decoder 74 which performs motion compensation according to the present invention is shown. As shown, the video decoder 35 logic 224 receives an encoded or compressed digital video stream and outputs an uncompressed digital video stream. The compressed digital video stream is a bitstream of compressed video data which is used to present a video sequence, such as a television segment or movie, onto a 40 screen, such as a television or a computer system. In the preferred embodiment, the compressed digital video stream is compressed using the MPEG-2 compression algorithm, and the video decoder 74 is thus preferably an MPEG-2 decoder. Since the operation of MPEG decoders is well 45 known in the art, details of their operation which are not necessary to the operation of the present invention are omitted for simplicity. As shown in FIG. 3, the decoder logic 224 comprises a

As shown in FIG. 3, the decoder logic 224 comprises a Variable Length Decoding block 302 coupled to provide an 50 output to an Inverse Scan block 304, which is coupled to provide an output to an Inverse Quantization block 306, which is coupled to provide an output to a motion compensation block 310. The motion compensation block 55 310 provides an output comprising decoded samples. A frame store memory 212 is coupled to the output of the motion compensation block 310 to receive and store decoded frame data. The motion compensation block 310 is coupled to an output of the frame store memory 212 to 60 receive reference block data from the frame store memory 212 during motion compensation.

As shown in FIG. 3, the Variable Length Decoding block 302 receives coded data and performs variable length decoding. As is well known, the MPEG standard provides that data 65 is compressed for transmission using variable length codes. Thus the Variable Length Decoding block 302 decodes this

data and produces an output, referred to as QFS[n]. The QFS[n]output of the Variable Length Decoding block 302 is provided to the Inverse Scan block 304. The Inverse Scan block 304 reverses the zig zag scan ordering of the received data (is this right) and produces an output referred to as QF[v][u]. The output QF[v][u] is provided to the Inverse Quantization block 306. The Inverse Quantization block 306 performs inverse quantization or de-quantizes the data to produce de-quantized data, referred to as F[v][u]. The output F[v][u] of the Inverse Quantization block 306 is provided to the Inverse Quantized data, referred to as F[v][u]. The output F[v][u] of the Inverse Quantization block 306 is provided to the Inverse DCT block 308, which performs the inverse discrete cosine transform to convert the data from the frequency domain back to the pixel domain. The inverse DCT block 308 produces an output referred to as I[y][x]. The output I[y][x] of the inverse DCT block 308 is provided to the inverse DCT block 308 produces an output referred to as I[y][x].

to the motion compensation block 310. The output f[y][x] from the inverse DCT block 308 comprises temporally encoded frames of pixel data. The motion compensation block 310 decompresses the temporally compressed frames using motion compensation techniques. As described above, an MPEG encoded stream comprises I, P and B frames. P and B frames are temporally compressed relative to other frames. P frames are temporally compressed relative to other frames. P frames are temporally compressed relative to prior I or P frames, and B frames are temporally compressed relative to prior or subsequent I or P frames. When a frame is temporally compressed, the frame is partitioned into macroblocks, referred to as target blocks, and then the compression method searches in neighboring frames for blocks which are most similar to the block being encoded. When the best fit block is found, the respective target block is encoded by a motion vector which points to this best fit reference block in the reference frame. The difference between the block being encoded and the best fit block is also computed and transferred in the MPEG stream.

Output pixel values from the motion compensation block 310 are provided to a frame store memory 212. The frame store memory 212 is thus coupled to the motion compensation block 310 and stores one or more reference frames of video data. These reference frames of video data are used in performing motion compensation on temporally compressed frames, such as P and B frames. In general, an MPEG stream includes encoded reference frame data which is transmitted before temporally compressed data that depends on the prior transmitted reference frame data. Thus, incoming temporally encoded frame data, such as P and B frame data, comprises motion vectors which point to reference blocks in a prior transmitted reference frame of video data, which has been stored in the frame store memory 212. The motion compensation block 310 analyzes each motion vector from the incoming temporally compressed data and retrieves a reference block from the frame store memory 212 in response to each motion vector. The motion compensation block 310 includes a local memory or on-chip memory 116 which stores the retrieved reference block. The motion compensation block 110 then uses this retrieved reference block to decompress the temporally compressed data.

In the preferred embodiment, the frame store memory 212 is  $1M\times16$  SDRAM, such as Samsung KM416S1120AT-12, having an operating frequency of 81 MHz or 108 MHz and a burst size of 4 words. As discussed above, the frame store memory 112 is also used according to the present invention to store code and data for the transport logic 206 and the system controller logic 208.

FIG. 5—Memory Saving Schemes

FIG. 5 illustrates various frame memory saving schemes used in various embodiments of the invention. As shown, in European systems which do not include a field repeat,

dynamic memory segment allocation techniques are used to more efficiently use the memory space. In other words, memory segments or areas are dynamically allocated to minimize unused space. These dynamic memory segment allocation techniques range from a 40 segment technique  $(\times/2.556)$  to a 3.22 (3) segment technique  $(\times/2.801)$ . As the memory segment size decreases, a larger amount of granuarity is provided, and the memory can be used in a more "detailed" or specific fashion. The dynamic allocation scheme operates to dynamically allocate segments of memory of different size to more efficiently use the available memory and correspondingly result in little or no un-used space

In U.S. systems with field repeat, compression techniques are preferably used to reduce memory requirements. These compression techniques include a "compressed bitstream" technique and a "local compression" technique. 15

The compressed bitstream technique operates to store frame data in its received MPEG compressed format, instead of storing the frame data in a decoded or decompressed format. When this compressed data is read from memory, the 20 compressed memory is decoded or decompressed "on the fly". As shown, the compressed bitstream technique may involve storing only one of the anchor frames in a compressed format, storing only the B frames in a compressed format, or storing both the anchor and B frames in a 25 compressed format.

The local compression technique comprises re-encoding the decoded or compressed bitstream, preferably using a standard compression standard such as DPCM or MPEG. Thus, once frames have been decoded or reconstructed, the frame data is re-encoded prior to storage in memory. As shown, the local compression may involve compressing one of the anchor frames only, the B frames only, or both the anchor and B frames.

FIGS. 6a and 6b—Memory Partitions FIGS. 6A and 6B illustrate a table listing the memory partitions under different memory reduction schemes. As shown, the table of FIG. 1 illustrates the memory requirements for both the NTSC and PAL decoding schemes for a standard LSI L64005 part, a method which compresses the 40 displayed anchor frame, a method which compresses both the anchor and the segment storing the B frame, a method which compresses only the B frame, and a method which compresses both the anchor and entire B frame. LSI part no. L64005 is a device produced by LSI Logic that has no memory reduction for NTSC and has dynamic allocation for PAL.

As shown, in the NTSC format using LSI part No. L64005, the frame store memory requires 12,441,600 bits of memory for storing three full frames. The channel buffer 50 requires 2,864,637 bits of memory for various functions. As shown in the table, these functions include the vbv (video buffer verifier) buffer, the video non-instantaneous decode function, the video display sync function, the audio buffer, the audio-video latency difference function, the audiodisplay sync function, the video transport buffer, the audio transport buffer, and the jitter buffer (4 ms jitter at 15 Mbps). Each of the above functions collectively requires 2,864,637 bits for the channel buffer. The packet header overhead requires 20,000 bits of memory, the on-screen display (OSD) requires 675,840 bits of memory. This provides a subtotal for the software and data storage of 775,139 bits. The total required storage for the NTSC format is 16,777, 216 bits of memory. As shown, the frame store and channel

buffer collectively require 15,306,237 bits of memory. As shown, the PAL decoding scheme using L64005 is similar. As shown the PAL decoding scheme requires

12,718,080 bits of memory to store 2.556 frames of memory. The channel buffer's subtotal for the PAL decoding scheme requires 3,060,847 bits of memory. The packet header overhead for the pal scheme is also 20,000 bits, and the onscreen display requires 808,192 bits. The subtotal for software and data storage in the PAL decoding scheme is 170,097 bits. Thus, the PAL decoding scheme using L64005 requires a total of 16,777,216 bits. As shown, for the PAL format, the frame store and channel buffer collectively require 15,778,927 bits of memory.

As shown, when the displayed anchor is compressed, the NTSC format requires 9,538,560 bits for the frame store, which is required to store the equivalent of 2.3 frames. The total for the frame store and channel buffer requirements is 14,208,205 bits, as well as 1,873,171 bits for the software and data. For the PAL decoding scheme with a compressed display anchor, 11,197,440 bits are required for the frame store. The frame store and channel buffer collectively require 16,063,295 bits, and the software and data require ment is (114,271). Thus, there are 114,271 bits "over budget" over a 16 Mbit target.

Where the anchor and the B segment are both compressed, for the NTSC decoding scheme, assuming 3.267 segments, the frame store is reduced to 8,778,240 bits and is required to store only 2.117 frames. Under this method, the frame store and channel buffer collectively require 13,447,885 bits of memory, and the subtotal for the software and data requirement is 2,633,491 bits of memory. In the PAL decoding scheme where the method compresses an anchor and segment B, assuming 40 segments, the frame store requires 8,985,600 bits and requires 1.806 frames to be stored. This method requires 13,851,455 bits to collectively store the frame store and channel buffer data, and the subtotal for software and data storage is 2,097,569 bits.

When the memory compresses only the B frame to optimize memory storage, in the NTSC format, the frame store required is 8,570,880 bits of memory and stores an 35 equivalent of 2.067 frames. Under this method, the frame store and channel buffer require a total of 11,435,517 bits and a subtotal for software and data storage of 4,645,859 bits. In the PAL decoding scheme where the B frame only is compressed, the frame store requires 10,229,760 bits and thus stores 2.056 equivalent number of frames. In this method, the frames store and channel buffer collectively require 13,290,607 bits of memory, and the subtotal for software and data storage requires 2,658,417 bits of memory.

Where the system compresses both the anchor and the B frame to optimize memory, in the NTSC format, the frame store required is 5,667,840 bits of memory and stores an equivalent of 1.367 frames. Under this method, the frame store and channel buffer require a total of 10,337,485 bits and a subtotal for software and data storage of 5,743,891 bits. In the PAL decoding scheme where both the anchor frame and B frame are compressed, the frame store requires 6,497,280 bits and thus stores 1.306 equivalent number of frames. In this method, the frames store and channel buffer collectively require 11,363,135 bits of memory, and the subtotal for software and data storage requires 4,585,889 bits of memory.

FIG. 7-Memory Bandwidth vs. Memory Size in the NTSC

Decoding Scheme FIG. 7 illustrates the relationship of memory bandwidth vs. memory size in the NTSC decoding scheme. The memory size on the x axis of the graph is the memory size required for the frame store memory and the channel buffer. As shown, as the memory size decreases from left to right,

the required amount of memory and/or processing bandwidth increases. Thus, a greater amount of memory transfer and/or processing bandwidth is required as the memory size is reduced. FIG. 7 illustrates four different plots for each memory size, where these plots comprise 100%, 96%, and 87%, and 72% of useable bandwidth. The various lines illustrated in the graph of FIG. 7 illustrate the change in bandwidth versus the change in memory size, i.e., the  $\Delta$ bandwidth/ $\Delta$ memory, which comprises the units bytes/ second/bit. As shown, the optimum memory size in the 10 NTSC format is 13,447,885 bits.

15

FIG. 8-Memory Bandwidth vs. Memory Size in the NTSC

Decoding Scheme FIG. 8 illustrates the relationship of memory bandwidth vs. memory size in the PAL decoding scheme. As with FIG. 7, the memory size on the x axis of the graph is the memory size required for the frame store memory and the channel buffer. As shown, as the memory size decreases from left to right, the required amount of memory and/or processing bandwidth increases. Thus, a greater amount of memory transfer and/or processing bandwidth is required as the memory size is reduced. FIG. 8 also illustrates four different 20 plots for each memory size, where these plots comprise 100%, 96%, and 87%, and 72% of useable bandwidth. The various lines illustrated in the graph of FIG. 8 illustrate the 25 change in bandwidth versus the change in memory size, i.e., the Abandwidth /Amemory, which comprises the units bytes/ second/bit. As shown, the Abandwidth/ Amemory peaks at 13,851,455 bits, which is the optimum memory size in the PAL format.

FIG. 9-Memory Partitions

FIG. 9 illustrates the memory partitions of the external memory 212 for each of the NTSC and PAL encoding formats according to one embodiment of the invention. FIG. 9 illustrates the number of bytes of memory size allocated for different purposes in the unified memory 212, including number of bits for video frames, the vbv buffer, the video decode buffer, the video-display synch buffer, the audio buffer, the audio-video latency buffer, the audio-display synch buffer, the transport buffer, the jitter buffer, the PES 40 header overhead memory, the OSD, and the system controller code and data storage. It is noted that FIG. 9 illustrates the memory partition according to one embodiment of the invention, and it is noted that the memory 212 may be allocated differently, as desired. As shown, the memory size requirement are substantially comparable. In this example, the NTSC format uses 10,583,248 bytes for storing video frames, and the PAL format uses 10,790,608 bytes for storing video frames

FIG. 10—Decoding Memory Bandwidth

FIG. 10 illustrates the estimated memory bandwidth distribution in the preferred embodiment of the invention for the NTSC and PAL formats. FIG. 10 illustrates the estimated memory bandwidth distribution using the memory partition embodiment of FIG. 9. The estimated memory bandwidth distribution shown in FIG: 10 presumes a 16×1 MB SDRAM running at 100 MHz, wherein bandwidth is available at 200 MB per second. This memory bandwidth distribution also presumes a requirement of 20 Mbytes per second for code and data executed by the system controller 208 in the transport and system controller block 204. As noted above, the system controller 208 is preferably a MIPS RISC CPU. As shown, the NTSC scheme requires 160.19 MB per second bandwidth, whereas the PAL decoding scheme requires 157.18 MB per second of bandwidth. The bandwidth requirements for each of the NTSC and PAL formats are substantially comparable with the exception that the

NTSC format requires a greater amount of memory bandwidth for the channel in/out function than does the PAL format.

FIG. 11—Processing Power vs. Memory Size (NTSC) FIG. 11 illustrates the "worst case" relationship of pro-cessing power vs. memory size in the NTSC decoding scheme. In FIG. 11, the lines represent available cycles per macroblock for a decoder operating at 27 to 216 MHz. The bars represent the required cycles per macroblock recona 100 MHz decoder can operate with 13,447,885 memory points at 1 and 2-cycle/coefficient throughput only (not the slow 4-cycle/coefficient). However, as shown, the process-ing power tends to increase as the memory decreases in size from 13,447,885 bytes to 11,435,517 bytes. The 11,435,517 and 19,337,485 memory points require a large amount of processing power, and thus even 216 MHz processing speed

is not sufficient with 2-cycle/coefficient throughput. FIGS. 12 and 13—Clock Domains

FIG. 12 illustrates the clock domains in the system, i.e the various possible clock rates for the external memory 212 according to one embodiment of the invention. The video decoder system in the preferred embodiment includes a source decoder which operates at 27 Megahertz. The source decoder clock frequency of 27 Megahertz is required according to modern video encoding schemes. However, current memory operating frequencies are not designed for video applications, i.e., are not designed to operate at multiples of 27 MHz. As shown, the memory 212 operates near multiples of this source decoder frequency such as 50 MHz or 100 MHz.

FIG. 13 illustrates clock operating frequencies according to the preferred embodiment of the invention. In this embodiment, the external memory 212 is SDRAM or other suitable memory operating at 108 MHz, or a higher multiple As shown, the transport and system controller block 204 preferably operates at either 54 MHz or 108 MHz. The source decoder 224 preferably also operates at 54 MHz or 108 MHz. Thus, as shown in FIG. 13, in the preferred embodiment the memory and hardware elements operate at multiples of the 27 MHz required clock frequency, i.e., either 54 Megahertz or 108 Megahertz.

FIG. 14-Packet Data Interface

FIG. 14 illustrates an example of the packet data interface between the transport and system controller block 204 and the source decoder 224. As shown, the transport and system controller block 204 and the source decoder 224 communicate 16 bit transmission data, referred to as TD[15:0], in a bi-directional manner. The transmission data signals TD[15:0] comprise a data bus for transmitting data between the transport and system control logic 204 and the source decoder 224. The transport and system controller block 204 provides a transmission data output enable (TDOE) signal which is provided as an input to the source decoder 224. The transport and system controller block 204 also provides a new packet word (NPW) signal as an input to the source decoder 224. The source decoder 224 provides two outputs to the transport and system controller block 204, these being a data chain hold (DCH) signal, which is a wait cycle request, and a TRDY (transmission ready) signal which indicates that the logic is ready for a new packet. FIG. 15-Packet Header Formats

FIG. 15 illustrates packet header formats used in the preferred embodiment. As shown, different packet header values are used to indicate a reset, a general data read, a general data write, a video stream write, and an audio stream write. The general data read and general data write packets each include fields for word count and address.

Conclusion

Therefore, the present invention comprises a video decoder system and method which includes a single unified memory for MPEG transport, decode, and system controller functions. This reduces the required amount of memory, thus simplifying system design and reducing system cost.

17

Although the system and method of the present invention has been described in connection with the described embodiments, it is not intended to be limited to the specific form set forth herein, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents, as can be reasonably included within the spirit and scope of the invention as defined by the appended claims. I claim:

1. An MPEG decoder system which includes a single 15 memory for use by transport, decode and system controller functions, comprising:

- a channel receiver for receiving and MPEG encoded stream;
- transport logic coupled to the channel receiver which <sup>20</sup> demultiplexes one or more multimedia data streams from the encoded stream;
- a system controller coupled to the transport logic which controls operations within the MPEG decoder system;  $_{25}$
- an MPEG decoder coupled to receive one or more multimedia data streams output from the transport logic, wherein the MPEG decoder operates to perform MPEG decoding on the multimedia data streams; and
- a memory coupled to the MPEG decoder, wherein the 30 memory is used by the MPEG decoder during MPEG decoding operations, wherein the memory stores code and data useable by the system controller which enables the system controller to perform control functions within the MPEG decoder system, wherein the 35 memory is used by the transport logic for demultiplexing operations;
- wherein the MPEG decoder is operable to access the memory during MPEG decoding operations;
- wherein the transport logic is operable to access the <sup>40</sup> memory to store and retrieve data during demultiplexing operations; and
- wherein the system controller is operable to access the memory to retrieve code and data during system control functions.

2. The MPEG decoder system of claim 1, wherein the MPEG decoder includes a memory controller coupled to the memory;

- wherein the transport logic is coupled to the memory <sub>50</sub> controller and is operable to access the memory through the memory controller; and
- wherein the system controller is coupled to the memory controller and is operable to access the memory through the memory controller. 55

3. The MPEG decoder system of claim 2, wherein the memory controller is operable to store compressed data in the memory to reduce memory storage requirements.

4. The MPEG decoder system of claim 2, wherein the memory controller is operable to dynamically allocate segments of memory space in the memory to optimize memory use.

5. The MPEG decoder system of claim 1, wherein the memory stores anchor frame data during reconstruction of temporally compressed frames. 65

6. The MPEG decoder system of claim 1, wherein said memory has a memory size which does not exceed 16 Mbit.

7. The MPEG decoder system of claim 1, wherein said memory includes a plurality of memory portions, wherein said memory includes a video frame portion for storing video frames, a system controller portion for storing code and data executable by the system controller, and a transport buffer portion for storing data used by the transport logic.

8. The MPEG decoder system of claim 7, wherein said memory further includes a video decode buffer portion for storing decoded video data, a video display sync buffer, and an on-screen display buffer.

9. The MPEG decoder system of claim 8, wherein said memory further includes one or more audio buffers for storing audio data.

10. A method for performing video decoding in an MPEG decoder system which includes a single memory for use by transport, decode and system controller functions, the

method comprising:

receiving an MPEG encoded stream;

- demultiplexing one or more multimedia data streams from the encoded stream, wherein said demultiplexing one or more multimedia data streams from the encoded stream operates using a first unified memory;
- performing MPEG decoding on the multimedia data streams, wherein said performing MPEG decoding operates using said first unified memory; and
- a system controller controlling operations within the MPEG decoder system, wherein said controlling operations accesses code and data from said first unified memory;
- wherein said demultiplexing one or more multimedia data streams, said performing MPEG decoding, and said controlling operations each use said first unified memory.

11. The method of claim 10,

- wherein said demultiplexing one or more multimedia data streams from the encoded stream includes accessing multimedia data stream data from said first unified memory;
- wherein said performing MPEG decoding on the multimedia data streams includes accessing video frame data from said first unified memory; and
- wherein said controlling operations includes accessing code and data from said first unified memory.

12. The method of claim 11, wherein the MPEG decoder system includes a memory controller coupled to the first unified memory;

- wherein said accessing multimedia data stream data from said first unified memory comprises accessing said multimedia data stream data through the memory controller;
- wherein said accessing video frame data from said first unified memory comprises accessing said video frame data through the memory controller; and
- wherein said accessing code and data from said first unified memory comprises accessing said code and data through the memory controller.

13. The method of claim 10, wherein the MPEG decoder system includes a memory controller coupled to the first unified memory, the method further comprising:

the memory controller storing compressed data in the first unified memory to reduce memory storage requirements.

14. The method of claim 10, wherein the MPEG decoder system includes a memory controller coupled to the first unified memory, the method further comprising:

- the memory controller dynamically allocating segments of memory space in the first unified memory to optimize memory use.15. The method of claim 10, wherein said first unified
- 15. The method of claim 10, wherein said first unified memory has a memory size which does not exceed 16 Mbit. 5
  16. A video decoder system which includes a single memory for use by transport, decode and system controller

functions, comprising: a channel receiver for receiving an encoded video stream;

- transport logic coupled to the channel receiver which <sup>10</sup> demultiplexes one or more multimedia data streams from the encoded stream:
- a system controller coupled to the transport logic which controls operations within the video decoder system; 15
- a video decoder coupled to receive one or more multimedia data streams output from the transport logic, wherein the video decoder operates to perform video decoding on the multimedia data streams; and
- a memory coupled to the video decoder, wherein the 20 memory is used by the video decoder during video decoding operations, wherein the memory stores code and data useable by the system controller which enables the system controller to perform control functions within the video decoder system, wherein the 25 memory is used by the transport logic for demultiplexing operations;
- wherein the video decoder is operable to access the memory during video decoding operations;

### 20

- wherein the transport logic is operable to access the memory to store and retrieve data during demultiplexing operations; and
- wherein the system controller is operable to access the memory to retrieve code and data during system control functions.

17. The video decoder system of claim 16, wherein the video decoder includes a memory controller coupled to the memory;

- wherein the transport logic is coupled to the memory controller and is operable to access the memory through the memory controller; and
- wherein the system controller is coupled to the memory controller and is operable to access the memory through the memory controller.

18. The video decoder system of claim 17, wherein the memory controller is operable to store compressed data in the memory to reduce memory storage requirements.

19. The video decoder system of claim 17, wherein the memory controller is operable to dynamically allocate segments of memory space in the memory to optimize memory use.

**20**. The video decoder system of claim **16**, wherein said memory has a memory size which does not exceed 16 Mbit.

PATENT APPLICATION SERIAL NO.

748269 88

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

> 310 NJ 12/02/96 08748269 1 101 770.00 CK 5201-01600

PTO-1556 (5/87)

### UNITED STATES PATENT AND TRADEMARK OFFICE

Ş

§ 9 9

ş §

ŝ §

§

6

§

In re Application of: Kwok Kit Chau

Serial No. Unknown

Filed: Concurrently herewith

For: MPEG DECODER SYSTEM AND METHOD HAVING A UNIFIED § MEMORY FOR TRANSPORT, DECODE § AND SYSTEM CONTROLLER FUNCTIONS

I hereby certify that this correspondence, including the attachments, is being deposited with the United States Postal Service, Bxpress Mall - Post Office to Addressee, Receipt No. <u>TB885986255US</u>, in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on the date own helow: 196 Sign

P-2892

Atty. Dkt. No.: 5201-01600

### TRANSMITTAL LETTER

Assistant Commissioner for Patents Box PATENT APPLICATION Washington, D.C. 20231

Dear Sir:

Enclosed for filing in the above-referenced Patent Application are the following:

- A Specification consisting of a title page, a 29 page Disclosure, 5 pages 1. of Claims (Claims 1 - 20) and a one page Abstract of the Disclosure;
- 2. Informal drawings consisting of 16 sheets (Figs. 1 through 15);
- 3. A Combined Declaration and Power of Attorney executed by the inventors;
- 4. An Assignment document and coversheet and \$40.00 to cover the filing fee;
- 5. Two return postcards to acknowledge receipt of these materials. Please stamp and return this postcard to the undersigned;

б.

A check in the amount of \$810.00 to cover the filing fee as calculated below:

	No. Filed		No. Extra	Small Entity		Other Than A Small Entity Rate	Fee
Basic Fee:						•	\$770.00
Total Claims:	20	-20	= 0	x 11	\$	x 22	\$.00
Ind. Claims:	-3	•3	= 0	× 38	\$	x 78	\$.00
() Multiple Dep.	Claim Pro	sented:		· · ·			\$
Recording Fee Fe	or Assign	ment:			· · · · · · · · · · · · · · · · · · ·		\$4000
TOTAL FILING	FEE:						\$810.00

A check in the amount of the total filing fee is enclosed. However, if the check is missing or insufficient, the Commissioner is authorized to charge any additional fees which may be required, or credit any overpayment, to Conley, Rose & Tayon, P.C. Deposit Account No. 03-2769/5201-01600/JCH. Two duplicate copies of this sheet are enclosed.

Please address all correspondence in connection with this application to:

Jeffrey C. Hood Conley, Rose & Tayon, P.C. P.O. Box 3267 Houston, Texas 77253-3267 Ph: (512) 703-1246

Pursuant to 37 C.F.R. §1.53(b) and (d), the Applicants request the Patent and Trademark Office to accept the application and accord a serial number and filing date as of the date this Application is deposited with the U. S. Postal Service for Express Mail.

Respectfully submitted,

Birl

Jeffrey C. Hood Reg. No. 35,198 ATTORNEY FOR APPLICANT(S)

Conley, Rose & Tayon P.O. Box 3267 Houston, Texas 77253-3267 Ph: (512) 703-1246

K:\L\LSI\01600\TRANSPTO.LTR.DOC



Attorney Docket No.: 5201-01600 P-2892

Title:

MPEG Decoder System and Method Having a Unified Memory for Transport, Decode and System Controller Functions

Inventors:

Kwok Kit Chau

STEWART:

Assignee:

LSI Logic

\*EXPRESS MAIL\* MAILING LABEL NUMBER <u>TB885986255US</u> DATE OF DEPOSIT NOVEMBER 13, 1996 I HEREBY CERTIFY THAT THIS PAPER OR FEE IS BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE \*EXPRESS MAIL POST OFFICE TO ADDRESSEE\* SERVICE UNDER 37 C.F.R. §1.10 ON THE DATE INDICATED ABOVE AND IS ADDRESSED TO THE ASSISTANT COMMISSIONER FOR PATENTS, WASHINGTON, D.C. 2023I

Jeffrey.C. Hood CONLEY, ROSE & TAYON, P.C. P. O. Box 3267 Houston, Texas 77253-3267 (512) 703-1246

\\SERVER\client\_docs\L\LSI\01600\LSI01600pat.doc

Title:

166

Inventor:

5

10

15

25

30

A

A

A

### **Incorporation by Reference**

The following references are hereby incorporated by reference.

The ISO/IEC MPEG specification referred to as ISO/IEC 13818 is hereby incorporated by reference in its entirety.

System and Method Having a Unified Memory

and System Controller Functions

U.S. Patent Application Serial No. 08/654,321 titled "Method and Apparatus for Segmenting Memory to Reduce the Memory Required for Bidirectionally Predictive-Coded Frames" and filed  $May_{A}^{27}$ , 1996 is hereby incorporated by reference in its entirety as though fully and completely set forth herein.

U.S. Patent Application Serial No. 08/653,845 titled "Method and Apparatus for Reducing the Memory Required for Decoding Bidirectionally Predictive-Coded Frames During Pull-Down" and filed May 27, 1996 is hereby incorporated by reference in its entirety as though fully and completely set forth herein.

U.S. Patent Application Serial No. Decoding B Frames in Video Codecs with Minimal Memory" and filed August 7, 1996, New U.S. whose inventors are David R. Auld and Kwok Chau, is hereby incorporated by reference  $5_{(19)}$ , 53 in its entirety as though fully and completely set forth herein.

#### Field of the Invention

The present invention relates generally to digital video compression, and more particularly to an MPEG decoder system which includes a single unified memory for MPEG transport, decode and system controller functions.

## Description of the Related Art

Full-motion digital video requires a large amount of storage and data transfer bandwidth. Thus, video systems use various types of video compression algorithms to reduce the amount of necessary storage and transfer bandwidth. In general, different

> SONY EX. 1002 Page 38

video compression methods exist for still graphic images and for full-motion video. Intraframe compression methods are used to compress data within a still image or single frame using spatial redundancies within the frame. Interframe compression methods are used to compress multiple frames, i.e., motion video, using the temporal redundancy between the frames. Interframe compression methods are used exclusively for motion video, either alone or in conjunction with intraframe compression methods.

Intraframe or still image compression techniques generally use frequency domain techniques, such as the discrete cosine transform (DCT). Intraframe compression typically uses the frequency characteristics of a picture frame to efficiently encode a frame and remove spatial redundancy. Examples of video data compression for still graphic images are JPEG (Joint Photographic Experts Group) compression and RLE (runlength encoding). JPEG compression is a group of related standards that provide either lossless (no image quality degradation) or lossy (imperceptible to severe degradation) compression. Although JPEG compression was originally designed for the compression of still images rather than video, JPEG compression is used in some motion video applications. The RLE compression method operates by testing for duplicated pixels in a single line of the bit map and storing the number of consecutive duplicate pixels rather than the data for the pixels themselves.

In contrast to compression algorithms for still images, most video compression algorithms are designed to compress full motion video. As mentioned above, video compression algorithms for motion video use a concept referred to as interframe compression to remove temporal redundancies between frames. Interframe compression involves storing only the differences between successive frames in the data file. Interframe compression stores the entire image of a key frame or reference frame, generally in a moderately compressed format. Successive frames are compared with the key frame, and only the differences between the key frame and the successive frames are stored. Periodically, such as when new scenes are displayed, new key frames are stored, and subsequent comparisons begin from this new reference point. It is noted that the interframe compression ratio may be kept constant while varying the video quality. Alternatively, interframe compression ratios may be content-dependent, *i.e.*, if the video

2

K:\L\LSI\01600\LSI01600pat.doc

10

15

20

25

clip being compressed includes many abrupt scene transitions from one image to another, the compression is less efficient. Examples of video compression which use an interframe compression technique are MPEG, DVI and Indeo, among others.

# 5 MPEG Background

10

15

20

25

30

A compression standard referred to as MPEG (Moving Pictures Experts Group) compression is a set of methods for compression and decompression of full motion video images which uses the interframe and intraframe compression techniques described above. MPEG compression uses both motion compensation and discrete cosine transform (DCT) processes, among others, and can yield compression ratios of more than 30:1.

The two predominant MPEG standards are referred to as MPEG-1 and MPEG-2. The MPEG-1 standard generally concerns frame data reduction using block-based motion compensation prediction (MCP), which generally uses temporal differential pulse code modulation (DPCM). The MPEG-2 standard is similar to the MPEG-1 standard, but includes extensions to cover a wider range of applications, including interlaced digital video such as high definition television (HDTV).

Interframe compression methods such as MPEG are based on the fact that, in most video sequences, the background remains relatively stable while action takes place in the foreground. The background may move, but large portions of successive frames in a video sequence are redundant. MPEG compression uses this inherent redundancy to encode or compress frames in the sequence.

An MPEG stream includes three types of pictures, referred to as the Intra (I) frame, the Predicted (P) frame, and the Bi-directional Interpolated (B) frame. The I or Intraframes contain the video data for the entire frame of video and are typically placed every 10 to 15 frames. Intraframes provide entry points into the file for random access, and are generally only moderately compressed. Predicted frames are encoded with reference to a past frame, i.e., a prior Intraframe or Predicted frame. Thus P frames only include changes relative to prior I or P frames. In general, Predicted frames receive a fairly high amount of compression and are used as references for future Predicted frames.

3

Thus, both I and P frames are used as references for subsequent frames. Bi-directional pictures include the greatest amount of compression and require both a past and a future reference in order to be encoded. Bi-directional frames are never used as references for other frames.

In general, for the frame(s) following a reference frame, i.e., P and B frames that follow a reference I or P frame, only small portions of these frames are different from the corresponding portions of the respective reference frame. Thus, for these frames, only the differences are captured, compressed and stored. The differences between these frames are typically generated using motion vector estimation logic, as discussed below.

When an MPEG encoder receives a video file, the MPEG encoder generally first creates the I frames. The MPEG encoder may compress the I frame using an intraframe compression technique. The MPEG encoder divides respective frames into a grid of 16 x 16 pixel squares called macroblocks in order to perform motion estimation/compensation. Thus, for a respective target picture or frame, i.e., a frame being encoded, the encoder searches for an exact, or near exact, match between the target picture macroblock and a block in a neighboring picture referred to as a search frame. For a target P frame the encoder searches in a prior I or P frame. For a target B frame, the encoder transmits a vector movement code or motion vector. The vector movement code or motion vector only includes information on the difference between the search frame and the respective target picture. The blocks in target pictures that have no change relative to the block in the reference picture or I frame are ignored. Thus the amount of data that is actually stored for these frames is significantly reduced.

After motion vectors have been generated, the encoder then encodes the changes using spatial redundancy. Thus, after finding the changes in location of the macroblocks, the MPEG algorithm further calculates and encodes the difference between corresponding macroblocks. Encoding the difference is accomplished through a math process referred to as the discrete cosine transform or DCT. This process divides the macroblock into four sub blocks, seeking out changes in color and brightness. Human perception is more sensitive to brightness changes than color changes. Thus the MPEG algorithm devotes

K:\L\LSI\01600\LSI01600pat.doc

5

10

15

20

25

more effort to reducing color data than brightness.

5

10

15

20

25

Therefore, MPEG compression is based on two types of redundancies in video sequences, these being spatial, which is the redundancy in an individual frame, and temporal, which is the redundancy between consecutive frames. Spatial compression is achieved by considering the frequency characteristics of a picture frame. Each frame is divided into non-overlapping blocks, and each block is transformed via the discrete cosine transform (DCT). After the transformed blocks are converted to the "DCT domain", each entry in the transformed block is quantized with respect to a set of quantization tables. The quantization step for each entry can vary, taking into account the sensitivity of the human visual system (HVS)} to the frequency. Since the HVS is more sensitive to low frequencies, most of the high frequency entries are quantized to zero. In this step where the entries are quantized, information is lost and errors are introduced to the reconstructed image. Run length encoding is used to transmit the quantized values. To further enhance compression, the blocks are scanned in a zig-zag ordering that scans the lower frequency entries first, and the non-zero quantized values, along with the zero run lengths, are entropy encoded.

When an MPEG decoder receives an encoded stream, the MPEG decoder reverses the above operations. Thus the MPEG decoder performs inverse scanning to remove the zig zag ordering, inverse quantization to de-quantize the data, and the inverse DCT to convert the data from the frequency domain back to the pixel domain. The MPEG decoder also performs motion compensation using the transmitted motion vectors to recreate the temporally compressed frames.

When frames are received which are used as references for other frames, such as I or P frames, these frames are decoded and stored in memory. When a temporally compressed or encoded frame is received, such as a P or B frame, motion compensation is performed on the frame using the prior decoded I or P reference frames. The temporally compressed or encoded frame, referred to as a target frame, will include motion vectors which reference blocks in prior decoded I or P frames stored in the memory. The MPEG decoder examines the motion vector, determines the respective

reference block in the reference frame, and accesses the reference block pointed to by the motion vector from the memory.

A typical MPEG decoder includes motion compensation logic which includes local or on-chip memory. The MPEG decoder also includes an external memory which stores prior decoded reference frames. The MPEG decoder accesses the reference frames or anchor frames stored in the external memory in order to reconstruct temporally compressed frames. The MPEG decoder also typically stores the frame being reconstructed in the external memory.

An MPEG decoder system also typically includes transport logic which operates to demultiplex received data into a plurality of individual multimedia streams. An MPEG decoder system also generally includes a system controller which controls operations in the system and executes programs or applets.

Prior art MPEG video decoder systems have generally used a frame store memory for the MPEG decoder motion compensation logic which stores the reference frames or anchor frames as well as the frame being reconstructed. Prior art MPEG video decoder systems have also generally included a separate memory for the transport and system controller functions. It has generally not been possible to combine these memories, due to size limitations. For example, current memory devices are fabricated on an 4 Mbit granularity. In prior art systems, the memory requirements for the transport and system controller functions as well as the decoder motion compensation logic would exceed 16 Mbits of memory, thus requiring 20 or 24 Mbits of memory. This additional memory adds considerable cost to the system.

The amount of memory is a major cost item in the production of video decoders. Thus, it is desired to reduce the memory requirements of the decoder system as much as possible to reduce its size and cost. Since practical memory devices are implemented using particular convenient discrete sizes, it is important t o stay within a particular size if possible for commercial reasons. For example, it is desired to keep the memory requirements below a particular size of memory, such as 16 Mb, since otherwise a memory device of 20 or 24 Mb would have to be used, resulting in greater cost and extraneous storage area. As mentioned above, it has heretofore not been possible to

K:\L\LSI\01600\LSI01600pat.doc

5

10

15

20

25

combine the memory required for the transport and system controller functions with the memory required for the MPEG decoder logic due to the memory size requirements. Therefore, a new video decoder system and method is desired which efficiently uses memory and combines the memory subsystem for reduced memory requirements and hence reduced cost.

5

#### Summary of the Invention

The present invention comprises an MPEG decoder system and method for performing video decoding or decompression which includes a unified memory for multiple functions according to the present invention. The video decoding system includes transport logic, a system controller, and MPEG decoder logic. The video decoding system of the present invention includes a single unified memory which stores code and data for the transport logic, system controller and MPEG decoder functions. The single unified memory is preferably a 16 Mbit memory. The present invention thus requires only a single memory, and thus has reduced memory requirements compared to prior art designs.

10

15

20

25

30

The video decoding system includes transport logic which operates to demultiplex received data into a plurality of individual multimedia streams. The video decoding system also includes a system controller which controls operations in the system and executes programs or applets. The video decoding system further includes decoding logic, preferably MPEG decoder logic, which performs motion compensation between temporally compressed frames of a video sequence during video decoding or video decompression. The memory includes a plurality of memory portions, including a video frame portion for storing video frames, a system controller portion for storing code and data executable by the system controller, and a transport buffer for storing data used by the transport logic. The MPEG decoder logic preferably includes a memory controller which couples to the single unified memory. Each of the transport logic, system controller, and MPEG decoder logic accesses the single unified memory through the memory controller.

The video decoding system implements various frame memory saving schemes, such as compression or dynamic allocation, to reduce the required amount of frame store memory. Also, in one embodiment, the memory is not required to store reconstructed frame data during motion compensation, thus considerably reducing the required amount of memory for this function. Alternatively, the memory is only required to store a portion of the reconstructed frame data. These savings in memory allow portions of the memory to also be used for transport and system controller functions.

The present invention thus provides a video decoding system with reduced memory requirements.

## **Brief Description of the Drawings**

10

ʻ**15** 

20

25

30

A better understanding of the present invention can be obtained when the following detailed description of the preferred embodiment is considered in conjunction with the following drawings, in which:

Figures A illustrates a computer system which performs video decoding and which includes a motion compensation logic having a frame memory which stores reference block data according to the present invention;

Figure 2 is a block diagram illustrating the computer system of Figure 1;

Figure  $\lambda$  is a block diagram illustrating an MPEG decoder system including a unified memory for MPEG transport, system controller, and decode functions according to the present invention;

Figure 4' is a block diagram illustrating the MPEG decoder logic in the system of Figure 3;

Figure 5' illustrates various frame memory saving schemes used in various embodiments of the invention;

Figures 6a and 6b Hlustrate a table listing the memory partitions under different display schemes;

Figure 7 illustrates the relationship of memory bandwidth vs. memory size in the NTSC decoding scheme;

Figure 8 illustrates the relationship of memory bandwidth vs. memory size in the PAL encoding scheme;

Figure 9' illustrates the memory partitions according to the preferred embodiment of the invention;

Figure 10<sup>/ill</sup>ustrates the estimated memory bandwidth distribution in the preferred embodiment of the invention;

Figure 11 illustrates the "worst case" relationship of processing power vs. memory size in the NTSC decoding scheme;

Figure 12 illustrates the clock domains in the system;

Figure 13<sup>c</sup> illustrates clock operating frequencies according to the preferred embodiment of the invention;

Figure 14 illustrates an example of the packet data interface between the transport controller and the source decoder; and

11

K:\L\LSI\01600\LSI01600pat.doc

Figure 15 illustrates packet header formats used in the preferred embodiment.

#### **Detailed Description of the Preferred Embodiment**

# Video Compression System

Referring now to Figure 1, a system for performing video decoding or decompression and including a unified memory according to the present invention is shown. The video decoding system of the present invention includes a single unified memory which stores code and data for the transport, system controller and MPEG decoder functions. This simplifies the design and reduces the memory requirements in the system.

As shown, in one embodiment the video decoding or decompression system is comprised in a general purpose computer system 60. The video decoding system may comprise any of various types of systems, including a computer system, set-top box, television, or other device.

The computer system 60 is preferably coupled to a media storage unit 62 which stores digital video files which are to be decompressed or decoded by the computer system 60. The media storage unit 62 may also store the resultant decoded or decompressed video file. In the preferred embodiment, the computer system 60 receives a compressed video file or bitstream and generates a normal uncompressed digital video file. In the present disclosure, the term "compressed video file" refers to a video file which has been compressed according to any of various video compression algorithms which use motion estimation techniques, including the MPEG standard, among others, and the term "uncompressed digital video file" refers to a stream of decoded or uncompressed video.

25

10

15

20

As shown, the computer system 60 preferably includes a video decoder 74 which performs video decoding or decompression operations. The video decoder 74 is preferably an MPEG decoder. The computer system 60 optionally may also include an MPEG encoder 76. The MPEG decoder 74 and MPEG encoder 76 are preferably adapter cards coupled to a bus in the computer system, but are shown external to the computer system 60 for illustrative purposes. The computer system 60 also includes software,

represented by floppy disks 72, which may perform portions of the video decompression or decoding operation and/or may perform other operations, as desired.

The computer system 60 preferably includes various standard components, including one or more processors, one or more buses, a hard drive and memory. Referring now to Figure 2, a block diagram illustrating the components comprised in the computer system of Figure 1 is shown. It is noted that Figure 2 is illustrative only, and other computer architectures may be used, as desired. As shown, the computer system includes at least one processor 80 coupled through chipset logic 82 to a system memory 84. The chipset 82 preferably includes a PCI (Peripheral Component Interconnect) bridge for interfacing to PCI bus 86, or another type of bus bridge for interfacing to another type of expansion bus. In Figure 2, MPEG decoder 74 and MPEG encoder 76 are shown connected to PCI bus 86. Various other components may be comprised in the computer system, such as video 88 and hard drive 90.

As mentioned above, in the preferred embodiment of Figure 1 the computer system 60 includes or is coupled to one or more digital storage or media storage devices. For example, in the embodiment of Figure 1, the computer system 60 couples to media storage unit 62 through cable 64. The media storage unit 62 preferably comprises a RAID (Redundant Array of Inexpensive Disks) disk array, or includes one or more CD-ROM drives and/or one or more Digital Video Disk (DVD) storage units, or other media, for storing digital video to be decompressed and/or for storing the resultant decoded video data. The computer system may also include one or more internal RAID arrays, CD-ROM drives and/or may couple to one or more separate Digital Video Disk (DVD) storage units. The computer system 60 also may connect to other types of digital or analog storage devices or media, as desired.

Alternatively, the compressed digital video file may be received from an external source, such as a remote storage device or remote computer system. In this embodiment, the computer system preferably includes an input device, such as an ATM (Asynchronous Transfer Mode) adapter card or an ISDN (Integrated Services Digital Network) terminal adapter, or other digital data receiver, for receiving the digital video file. The digital

K:\L\LSI\01600\LSI01600pat.doc

5

10

15

20

video file may also be stored or received in analog format and converted to digital data, either externally to the computer system 60 or within the computer system 60.

As mentioned above, the MPEG decoder 74 in the computer system 60 performs video decoding or video decompression functions. As discussed further below, the video decoding system includes transport logic which operates to demultiplex received data into a plurality of individual multimedia streams. The video decoding system also includes a system controller which controls operations in the system and executes programs or applets comprised in the stream. The video decoding system further includes decoding logic, preferably MPEG decoder logic, which performs motion compensation between temporally compressed frames of a video sequence during video decoding or video decompression. The video decoding system of the present invention includes a single unified memory which stores code and data for the transport, system controller and MPEG decoder functions. This simplifies the design and reduces the memory requirements in the system. The MPEG decoder 74 thus performs functions with improved efficiency and reduced memory requirements according to the present invention.

It is noted that the system for decoding or decompressing video data may comprise two or more interconnected computers, as desired. The system for decoding or decompressing video data may also comprise other hardware, such as a set top box, either alone or used in conjunction with a general purpose programmable computer. It is noted that any of various types of systems may be used for decoding or decompressing video data according to the present invention, as desired.

# Figure 3 - MPEG Decoder Block Diagram

5

10

15

20

25

Referring now to Figure 3, a block diagram illustrating an MPEG decoder system architecture according to one embodiment of the present invention is shown. As shown, the MPEG decoder system includes a channel receiver 202 for receiving a coded stream. As mentioned above, in the preferred embodiment, the coded stream is an MPEG encoded stream. The MPEG encoded stream may include interactive program content

comprised within this stream, as desired. The channel receiver 202 receives the coded stream and provides the coded stream to a transport and system controller block 204.

The transport and system controller block 204 includes transport logic 206 which operates to demultiplex the received MPEG encoded stream into a plurality of multimedia data streams. In other words, the encoded stream preferably includes a plurality of multiplexed encoded channels or multimedia data streams which are combined into a single stream, such as a broadcast signal provided from a broadcast network. The transport logic 206 in the transport and system controller block 204 operates to demultiplex this multiplexed stream into one or more programs, wherein each of the programs comprise individual multimedia data streams including video and/or audio components.

It is noted that the MPEG stream may comprise one of two types of streams including either a transport stream or a program stream. A transport stream comprises a 188 byte stream which includes error correction and which is designed for an error prone environment. A program stream, on the other hand, is designed for an error free environment and this does not include error correction capabilities.

The transport and system controller block 204 also includes a system controller 208 which monitors the MPEG system and is programmable to display audio/graphics on the screen and/or execute interactive applets or programs which are embedded in the MPEG stream. The system controller 208 also preferably controls operations in the MPEG decoder system. In the preferred embodiment, the system controller 208 comprises a MIPS RISC CPU which is programmed to perform system controller functions.

The transport and system controller block 204 couples through a memory controller 211 in MPEG decoder 224 to an external memory 212, also referred to as the single unified memory 212. The transport logic 206 and system controller logic 208 comprised in the transport and system controller block 204 utilize the external memory 212 to store and/or receive code and data. In the preferred embodiment, the external memory 212 is a 16 MB synchronous dynamic random access memory (SDRAM).

K:\L\LSI\01600\LSI01600pat.doc

10

15

As shown, the transport and system controller block 204 couples to an MPEG decoder block 222. The MPEG decoder block 222 includes an MPEG audio visual decoder 224, as shown. The MPEG audio visual decoder 224 receives data from the transport and system controller block 204 and operates to perform MPEG decoding to produce a decoded or decompressed signal. The visual component of the decompressed signal is output from the MPEG A/V decoder 224 and is provided to a video encoder 226. The video encoder 226 operates to convert the digital video stream into a format more appropriate for transmission or display, such as NTSC or PAL format. The video encoder logic 226 includes digital to analog (D/A) converters for converting the decoded digital video stream into an analog stream. This analog video stream is then provided as an output of the system as shown.

The audio component of the decoded or decompressed MPEG stream is provided to an audio digital to analog converter (DAC) 228. The audio DAC 228 operates to perform digital to analog conversion on the digital audio signal output from the MPEG A/V decoder 224. The resulting analog audio signals are provided as an output to the system as shown.

As shown, the external memory 212 is coupled to the MPEG A/V decoder 224. The MPEG A/V decoder 224 includes a memory controller 211 which controls access to the single unified memory 212. As noted above, each of the transport logic 206 and system controller logic 208 comprised in the transport and system controller block 204 access the external memory 212 through the memory controller 211.

The MPEG A/V decoder 224 utilizes the external memory 212 in the MPEG decode process. Thus the MPEG A/V decoder 224 uses the same memory 212 as the transport and system controller blocks. As is well-known in the art, the MPEG A/V decoder 224 uses the external memory 212 to store decoded reference frames or anchor frames which are used during motion compensation or reconstruction of temporally compressed frames. The MPEG A/V decoder 224 may also use the external memory 212 to store a portion or all of the reconstructed frames.

16

## 30 Reconstructed Frame Data Memory Saving Schemes

K:\L\LSI\01600\LS101600pat.doc

5

10

15

20

It is noted that reconstruction of a temporally compressed frame during MPEG decoding typically uses a full 16 MB of external memory. However, the MPEG decoder system 74 of the preferred embodiment uses one or more of various methods to reduce the amount of memory required for storing reconstructed frame data. For example, current prior art video decoder implementations use at least one frame of memory to store the reconstructed B-picture prior to display. In other words, prior art decoders require that there be a full frame store into which to reconstruct the B frame or picture.

In one embodiment of the invention, the video decoder system 74 uses as little as 2.528 frame stores when there is no pulldown during B-frames. In this embodiment, the system uses an improved method to reduce the required amount of memory, whereby the memory used to store the first field is used again for reconstruction as soon as that part of the picture has been displayed. This method reduces the amount of memory needed for B-frame reconstruction to about 0.528 frames. For more information on this method, please see U.S. Patent Application Serial No. 08/654,321 titled "Method and Apparatus for Segmenting Memory to Reduce the Memory Required for Bidirectionally Predictive-Coded Frames" and filed May 27, 1996, which is hereby incorporated by reference in its entirety as though fully and completely set forth herein.

In another embodiment of the invention, the video decoder system 74 uses as little as 2.75 frames when there is pulldown. In this embodiment, a method is used to reduce the memory required for decoding and displaying B frames during 3:2 pull-down. This method uses the fact that B frames are not used to predict other frames, so that once the B frame data is retrieved for display, it may be discarded. To enable re-use of memory, data from the top and bottom fields is separated into different segments of memory. Thus, once retrieval begins of the data in a segment, that segment becomes free for reconstruction. However, this initial scheme is not completely sufficient for the top field of every other frame during 3:2 pull-down, since the top field must be somehow made available again for re-display. Rather than requiring additional memory to save the top field of every other frame, the top field is reconstructed again during the period when reconstruction is typically stalled. In this manner, the amount of memory required is reduced, and the field requiring re-display for 3:2 pull-down is simply reconstructed again. For more information on this

K:\L\LSI\01600\LSI01600pat.doc

5

10

15

20

25

30

method for reducing the required amount of memory when pull-down is being performed, please see U.S. Patent Application Serial No. 08/653,845 titled "Method and Apparatus for Reducing the Memory Required for Decoding Bidirectionally Predictive-Coded Frames During Pull-Down" and filed May 27, 1996, which is hereby incorporated by reference in its entirety as though fully and completely set forth herein.

The above methods used to reduce memory requirements, which are disclosed in the above-referenced patent applications, are optimal, i.e., use the least possible memory, where the picture is decoded only once. In another embodiment, The MPEG decoder 74 includes frame reconstruction or decoder logic which operates to reconstruct a bidirectionally encoded (B) frame without requiring storage of the frame being constructed in the external memory 112. In this embodiment, the MPEG decoder 74 operates to decode or reconstruct the frame twice, once during each field display period. This obviates the necessity of storing the reconstructed B frame data, thus reducing memory requirements.

15

25

30

10

unit, a picture display unit, a pointer register, and a temporary buffer (all not shown). The picture memory 212 includes separate buffers used for anchor pictures or reference frames (A1, A2) and a rate buffer which stores the temporally compressed frame, referred to as C. The pointer register stores the location of the first byte of the compressed picture,
which is stored in the rate buffer. According to this embodiment, the picture memory 212 is not required to store data from the reconstructed frame.

In this embodiment, the MPEG decoder system includes a picture reconstruction

The picture reconstruction unit operates to decode or reconstruct the B frame twice, once each during a first field time and a second field time. The first field time substantially corresponds to the time when the first or top field of the picture is displayed, and the second field time substantially corresponds to the time when the second or bottom field of the picture is displayed.

During the first field time, compressed picture data is read from the rate buffer into the picture reconstruction unit, where the picture is decoded. The top field data from the picture reconstruction unit is written to the temporary buffer, and the bottom field data is discarded. After one slice of the picture has been decoded, the data in the

temporary buffer is retrieved by the picture display unit and is output for display. This process continues for the entire picture in order to display all of the first field. Thus, the entire picture is decoded or reconstructed, and only data from the top field is written to the temporary buffer for display.

During the second field time, the same compressed picture is again read from the rate buffer. The picture reconstruction unit again decodes the compressed picture. In the second field time, the picture reconstruction unit writes the bottom field data to the temporary buffer, and the top field data is discarded. After one slice of the picture has been decoded, the data in the temporary buffer is output by the picture display unit for display. This process continues for the entire picture in order to display all of the second field.

The reconstructed picture is never written to the memory during reconstruction of B-frames. It is also noted that the temporary buffer is about 32 times smaller than the external frame store required in the best implementation of prior art methods. This allows the temporary buffer to be comprised on the same monolithic substrate as the decoder itself.

Therefore, in this embodiment the video decoder system reconstructs the Bpicture twice, once in each field time. This eliminates the storage requirement of the reconstructed B-frame entirely and thus allows this memory space to be used for transport and system controller functions.

In another embodiment, the MPEG decoder system of the preferred embodiment uses a dynamic segment allocation scheme and/or compression techniques which reduce the external memory requirement. These memory saving techniques are discussed further below.

25

5

10

15

20

Therefore, the video decoding system 74 includes transport logic 206 which operates to demultiplex received data into a plurality of individual multimedia streams. The video decoding system also includes a system controller 208 which controls operations in the system and executes programs or applets comprised in the stream. The video decoding system 74 further includes decoding logic 224, preferably MPEG decoder 30 logic, performs motion compensation between temporally compressed frames of a video

sequence during video decoding or video decompression. The video decoding system of the present invention includes a single unified memory which stores code and data for the transport, system controller and MPEG decoder functions. This simplifies the design and reduces the memory requirements in the system.

As discussed above, prior art MPEG decoder systems include different memory systems for the transport and system controller logic 204 and the MPEG decoder logic 224. These separate memories are required because of the separate bandwidth and processing requirements for each memory, as well as the memory size requirements of each block. According to the system and method of the present invention, the present invention includes a single or unified memory which is used for each of the transport and system controller block 204 and the MPEG A/V decoder logic 224.

# Figure 4 - MPEG Decoder Block Diagram

10

15

20

25

30

Referring now to Figure 4, a block diagram illustrating the MPEG A/V decoder logic 224 in the MPEG decoder 74 which performs motion compensation according to the present invention is shown. As shown, the video decoder logic 224 receives an encoded or compressed digital video stream and outputs an uncompressed digital video stream. The compressed digital video stream is a bitstream of compressed video data which is used to present a video sequence, such as a television segment or movie, onto a screen, such as a television or a computer system. In the preferred embodiment, the compressed digital video stream is compressed using the MPEG-2 compression algorithm, and the video decoder 74 is thus preferably an MPEG-2 decoder. Since the operation of MPEG decoders is well known in the art, details of their operation which are not necessary to the operation of the present invention are omitted for simplicity.

As shown in Figure 3, the decoder logic 224 comprises a Variable Length Decoding block 302 coupled to provide an output to an Inverse Scan block 304, which is coupled to provide an output to an Inverse Quantization block 306, which is coupled to provide an output to an Inverse DCT block 308, which is coupled to provide an output to a motion compensation block 310. The motion compensation block 310 provides an output comprising decoded samples. A frame store memory 212 is coupled to the output of the

K:\L\LSI\01600\LSI01600pat.doc

motion compensation block 310 to receive and store decoded frame data. The motion compensation block 310 is coupled to an output of the frame store memory 212 to receive reference block data from the frame store memory 212 during motion compensation.

As shown in Figure 3, the Variable Length Decoding block 302 receives coded data and performs variable length decoding. As is well known, the MPEG standard provides that data is compressed for transmission using variable length codes. Thus the Variable Length Decoding block 302 decodes this data and produces an output, referred to as QFS[n]. The QFS[n]output of the Variable Length Decoding block 302 is provided to the Inverse Scan block 304. The Inverse Scan block 304 reverses the zig zag scan ordering of the received data (is this right) and produces an output referred to as QF[v][u]. The output QF[v][u] is provided to the Inverse Quantization block 306. The Inverse Quantization block 306 performs inverse quantization or de-quantizes the data to produce de-quantized data, referred to as F[v][u]. The output F[v][u] of the Inverse Quantization block 306 is provided to the Inverse DCT block 308, which performs the inverse discrete cosine transform to convert the data from the frequency domain back to the pixel domain. The inverse DCT block 308 produces an output referred to as f[y][x]. The output f[y][x] of the inverse DCT block 308 is provided to the motion compensation block 310.

The output f[y][x] from the inverse DCT block 308 comprises temporally encoded frames of pixel data. The motion compensation block 310 decompresses the temporally compressed frames using motion compensation techniques. As described above, an MPEG encoded stream comprises I, P and B frames. P and B frames are temporally compressed relative to other frames. P frames are temporally compressed relative to prior I or P frames, and B frames are temporally compressed relative to prior or subsequent I or P frames. When a frame is temporally compressed, the frame is partitioned into macroblocks, referred

25 to as target blocks, and then the compression method searches in neighboring frames for blocks which are most similar to the block being encoded. When the best fit block is found, the respective target block is encoded by a motion vector which points to this best fit reference block in the reference frame. The difference between the block being encoded and the best fit block is also computed and transferred in the MPEG stream.

K:\L\LSI\01600\LSI01600pat.doc

10

15

20

Output pixel values from the motion compensation block 310 are provided to a frame store memory 212. The frame store memory 212 is thus coupled to the motion compensation block 310 and stores one or more reference frames of video data. These reference frames of video data are used in performing motion compensation on temporally compressed frames, such as P and B frames. In general, an MPEG stream includes encoded reference frame data which is transmitted before temporally compressed data that depends on the prior transmitted reference frame data. Thus, incoming temporally encoded frame data, such as P and B frame data, comprises motion vectors which point to reference blocks in a prior transmitted reference frame of video data, which has been stored in the frame store memory 212. The motion compensation block 310 analyzes each motion vector from the incoming temporally compressed data and retrieves a reference block from the frame store memory 212 in response to each motion vector. The motion compensation block 310 includes a local memory or on-chip memory 116 which stores the retrieved reference block. The motion compensation block 110 then uses this retrieved reference block to decompress the temporally compressed data.

In the preferred embodiment, the frame store memory 212 is 1M x 16 SDRAM, such as Samsung KM416S1120AT-12, having an operating frequency of 81 MHz or 108 MHz and a burst size of 4 words. As discussed above, the frame store memory 112 is also used according to the present invention to store code and data for the transport logic 206 and the system controller logic 208.

## Figure 5 - Memory Saving Schemes

10

15

20

25

30

Figure 5 illustrates various frame memory saving schemes used in various embodiments of the invention. As shown, in European systems which do not include a field repeat, dynamic memory segment allocation techniques are used to more efficiently use the memory space. In other words, memory segments or areas are dynamically allocated to minimize unused space. These dynamic memory segment allocation

K:\L\LSI\01600\LSI01600pat.doc

techniques range from a 40 segment technique (x/2.556) to a 3.22 (3) segment technique (x/2.801). As the memory segment size decreases, a larger amount of granularity is

provided, and the memory can be used in a more "detailed" or specific fashion. The dynamic allocation scheme operates to dynamically allocate segments of memory of different size to more efficiently use the available memory and correspondingly result in little or no un-used space.

In U.S. systems with field repeat, compression techniques are preferably used to reduce memory requirements. These compression techniques include a "compressed bitstream" technique and a "local compression" technique.

The compressed bitstream technique operates to store frame data in its received MPEG compressed format, instead of storing the frame data in a decoded or decompressed format. When this compressed data is read from memory, the compressed memory is decoded or decompressed "on the fly". As shown, the compressed bitstream technique may involve storing only one of the anchor frames in a compressed format, storing only the B frames in a compressed format, or storing both the anchor and B frames in a compressed format.

The local compression technique comprises re-encoding the decoded or compressed bitstream, preferably using a standard compression standard such as DPCM or MPEG. Thus, once frames have been decoded or reconstructed, the frame data is re-encoded prior to storage in memory. As shown, the local compression may involve compressing one of the anchor frames only, the B frames only, or both the anchor and B frames.

# Figures 6a and 6b - Memory Partitions

5

10

15

20

25

30

Figures 6A and 6B illustrate a table listing the memory partitions under different memory reduction schemes. As shown, the table of FIG. 1 illustrates the memory requirements for both the NTSC and PAL decoding schemes for a standard LSI L64005 part, a method which compresses the displayed anchor frame, a method which compresses both the anchor and the segment storing the B frame, a method which compresses only the B frame, and a method which compresses both the anchor and entire B frame. LSI part no. L64005 is a device produced by LSI Logic that has no memory reduction for NTSC and has dynamic allocation for PAL.

23

K;\L\LSI\01600\LSI01600pat.doc

SONY EX. 1002 Page 60 As shown, in the NTSC format using LSI part No. L64005, the frame store memory requires 12,441,600 bits of memory for storing three full frames. The channel buffer requires 2,864,637 bits of memory for various functions. As shown in the table, these functions include the vbv (video buffer verifier) buffer, the video non-instantaneous decode function, the video display sync function, the audio buffer, the audio-video latency difference function, the audio-display sync function, the video transport buffer, the audio transport buffer, and the jitter buffer (4 ms jitter at 15 Mbps). Each of the above functions collectively requires 2,864,637 bits for the channel buffer. The packet header overhead requires 20,000 bits of memory, the on-screen display (OSD) requires 675,840 bits of memory. This provides a subtotal for the software and data storage of 775,139 bits. The total required storage for the NTSC format is 16,777,216 bits of memory. As shown, the frame store and channel buffer collectively require 15,306,237 bits of memory.

As shown, the PAL decoding scheme using L64005 is similar. As shown the PAL decoding scheme requires 12,718,080 bits of memory to store 2.556 frames of memory. The channel buffer's subtotal for the PAL decoding scheme requires 3,060,847 bits of memory. The packet header overhead for the pal scheme is also 20,000 bits, and the onscreen display requires 808,192 bits. The subtotal for software and data storage in the PAL decoding scheme is 170,097 bits. Thus, the PAL decoding scheme using L64005 requires a total of 16,777,216 bits. As shown, for the PAL format, the frame store and channel buffer collectively require 15,778,927 bits of memory.

As shown, when the displayed anchor is compressed, the NTSC format requires 9,538,560 bits for the frame store, which is required to store the equivalent of 2.3 frames. The total for the frame store and channel buffer requirements is 14,208,205 bits, as well as 1,873,171 bits for the software and data. For the PAL decoding scheme with a compressed display anchor, 11,197,440 bits are required for the frame store. The frame store and channel buffer collectively require 16,063,295 bits, and the software and data requirement is (114,271). Thus, there are 114,271 bits "over budget" over a 16Mbit target.

K:\L\LSI\01600\LSI01600pat.doc

5

10

15

20

25

Where the anchor and the B segment are both compressed, for the NTSC decoding scheme, assuming 3.267 segments, the frame store is reduced to 8,778,240 bits and is required to store only 2.117 frames. Under this method, the frame store and channel buffer collectively require 13,447,885 bits of memory, and the subtotal for the software and data requirement is 2,633,491 bits of memory. In the PAL decoding scheme where the method compresses an anchor and segment B, assuming 40 segments, the frame store requires 8,985,600 bits and requires 1.806 frames to be stored. This method requires 13,851,455 bits to collectively store the frame store and channel buffer data, and the subtotal for software and data storage is 2,097,569 bits.

When the memory compresses only the B frame to optimize memory storage, in the NTSC format, the frame store required is 8,570,880 bits of memory and stores an equivalent of 2.067 frames. Under this method, the frame store and channel buffer require a total of 11,435,517 bits and a subtotal for software and data storage of 4,645,859 bits. In the PAL decoding scheme where the B frame only is compressed, the frame store requires 10,229,760 bits and thus stores 2.056 equivalent number of frames. In this method, the frames store and channel buffer collectively require 13,290,607 bits of memory, and the subtotal for software and data storage requires 2,658,417 bits of memory.

Where the system compresses both the anchor and the B frame to optimize memory, in the NTSC format, the frame store required is 5,667,840 bits of memory and stores an equivalent of 1.367 frames. Under this method, the frame store and channel buffer require a total of 10,337,485 bits and a subtotal for software and data storage of 5,743,891 bits. In the PAL decoding scheme where both the anchor frame and B frame are compressed, the frame store requires 6,497,280 bits and thus stores 1.306 equivalent number of frames. In this method, the frames store and channel buffer collectively require 11,363,135 bits of memory, and the subtotal for software and data storage requires 4,585,889 bits of memory.

Figure 7 - Memory Bandwidth vs. Memory Size in the NTSC Decoding Scheme

K:\L\LSI\01600\LSI01600pat.doc

5

10

15

20

Figure 7 illustrates the relationship of memory bandwidth vs. memory size in the NTSC decoding scheme. The memory size on the x axis of the graph is the memory size required for the frame store memory and the channel buffer. As shown, as the memory size decreases from left to right, the required amount of memory and/or processing bandwidth increases. Thus, a greater amount of memory transfer and/or processing bandwidth is required as the memory size is reduced. Figure 7 illustrates four different plots for each memory size, where these plots comprise 100%, 96%, and 87%, and 72% of useable bandwidth. The various lines illustrated in the graph of FIG. 7 illustrate the change in bandwidth versus the change in memory size, i.e., the  $\Delta$ bandwidth /  $\Delta$ memory, which comprises the units bytes/second/bit. As shown, the optimum memory size in the NTSC format is 13,447,885 bits.

# Figure 8 - Memory Bandwidth vs. Memory Size in the NTSC Decoding Scheme

Figure 8 illustrates the relationship of memory bandwidth vs. memory size in the PAL decoding scheme. As with Figure 7, the memory size on the x axis of the graph is the memory size required for the frame store memory and the channel buffer. As shown, as the memory size decreases from left to right, the required amount of memory and/or processing bandwidth increases. Thus, a greater amount of memory transfer and/or processing bandwidth is required as the memory size is reduced. Figure 8 also illustrates four different plots for each memory size, where these plots comprise 100%, 96%, and 87%, and 72% of useable bandwidth. The various lines illustrated in the graph of FIG. 8 illustrate the change in bandwidth versus the change in memory size, i.e., the  $\Delta$ bandwidth /  $\Delta$ memory, which comprises the units bytes/second/bit. As shown, the  $\Delta$ bandwidth /  $\Delta$ memory peaks at 13,851,455 bits, which is the optimum memory size in the PAL format.

## Figure 9 - Memory Partitions

5

10

15

20

25

30

Figure 9 illustrates the memory partitions of the external memory 212 for each of the NTSC and PAL encoding formats according to one embodiment of the invention. Figure 9 illustrates the number of bytes of memory size allocated for different purposes in

K:\L\LSI\01600\LSI01600pat.doc

the unified memory 212, including number of bits for video frames, the vbv buffer, the video decode buffer, the video-display synch buffer, the audio buffer, the audio-video latency buffer, the audio-display synch buffer, the transport buffer, the jitter buffer, the PES header overhead memory, the OSD, and the system controller code and data storage. It is noted that Figure 9 illustrates the memory partition according to one embodiment of the invention, and it is noted that the memory 212 may be allocated differently, as desired. As shown, the memory size requirement are substantially comparable. In this example, the NTSC format uses 10,583,248 bytes for storing video frames, and the PAL format uses 10,790,608 bytes for storing video frames.

#### Figure 10 - Decoding Memory Bandwidth

Figure 10 illustrates the estimated memory bandwidth distribution in the preferred embodiment of the invention for the NTSC and PAL formats. Figure 10 illustrates the estimated memory bandwidth distribution using the memory partition embodiment of Figure 9. The estimated memory bandwidth distribution shown in Figure 10 presumes a 16 X 1 MB SDRAM running at 100 MHz, wherein bandwidth is available at 200 MB per second. This memory bandwidth distribution also presumes a requirement of 20 Mbytes per second for code and data executed by the system controller 208 in the transport and system controller block 204. As noted above, the system controller 208 is preferably a MIPS RISC CPU. As shown, the NTSC scheme requires 160.19 MB per second bandwidth, whereas the PAL decoding scheme requires 157.18 MB per second of bandwidth. The bandwidth requirements for each of the NTSC and PAL formats are substantially comparable with the exception that the NTSC format requires a greater amount of memory bandwidth for the channel in/out function than does the PAL format.

25

30

5

10

15

20

# Figure 11 - Processing Power vs. Memory Size (NTSC)

Figure 11 illustrates the "worst case" relationship of processing power vs. memory size in the NTSC decoding scheme. In Figure 11, the lines represent available cycles per macroblock for a decoder operating at 27 to 216 MHz. The bars represent the required cycles per macroblock reconstructed for 1 to 4 cycle/coefficient throughput. For

K:\L\LSI\01600\LSI01600pat.doo

example, a 100 MHz decoder can operate with 13,447,885 memory points at 1 and 2cycle/coefficient throughput only (not the slow 4-cycle/coefficient). However, as shown, the processing power tends to increase as the memory decreases in size from 13,447,885 bytes to 11,435,517 bytes. The 11,435,517 and 19,337,485 memory points require a large amount of processing power, and thus even 216 MHz processing speed is not sufficient with 2-cycle/coefficient throughput.

# Figures 12 and 13 - Clock Domains

Figure 12 illustrates the clock domains in the system, i.e., the various possible clock rates for the external memory 212 according to one embodiment of the invention. The video decoder system in the preferred embodiment includes a source decoder which operates at 27 Megahertz. The source decoder clock frequency of 27 Megahertz is required according to modern video encoding schemes. However, current memory operating frequencies are not designed for video applications, i.e., are not designed to operate at multiples of 27 MHz. As shown, the memory 212 operates near multiples of this source decoder frequency such as 50 MHz or 100 MHz.

Figure 13 illustrates clock operating frequencies according to the preferred embodiment of the invention. In this embodiment, the external memory 212 is SDRAM or other suitable memory operating at 108 MHz, or a higher multiple. As shown, the transport and system controller block 204 preferably operates at either 54 MHz or 108 MHz. The source decoder 224 preferably also operates at 54 MHz or 108 MHz. Thus, as shown in FIG. 13, in the preferred embodiment the memory and hardware elements operate at multiples of the 27 MHz required clock frequency, i.e., either 54 Megahertz or 108 Megahertz.

25

30

10

15

20

#### Figure 14 - Packet Data Interface

Figure 14 illustrates an example of the packet data interface between the transport and system controller block 204 and the source decoder 224. As shown, the transport and system controller block 204 and the source decoder 224 communicate 16 bit transmission data, referred to as TD[15:0], in a bi-directional manner. The transmission data signals

TD[15:0] comprise a data bus for transmitting data between the transport and system control logic 204 and the source decoder 224. The transport and system controller block 204 provides a transmission data output enable (TDOE) signal which is provided as an input to the source decoder 224. The transport and system controller block 204 also provides a new packet word (NPW) signal as an input to the source decoder 224. The source decoder 224. The transport and system controller block 204 also provides a new packet word (NPW) signal as an input to the source decoder 224. The source decoder 224 provides two outputs to the transport and system controller block 204, these being a data chain hold (DCH) signal, which is a wait cycle request, and a TRDY (transmission ready) signal which indicates that the logic is ready for a new packet.

# 10 Figure 15 - Packet Header Formats

Figure 15 illustrates packet header formats used in the preferred embodiment. As shown, different packet header values are used to indicate a reset, a general data read, a general data write, a video stream write, and an audio stream write. The general data read and general data write packets each include fields for word count and address.

#### Conclusion

5

15

20

25

Therefore, the present invention comprises a video decoder system and method which includes a single unified memory for MPEG transport, decode, and system controller functions. This reduces the required amount of memory, thus simplifying system design and reducing system cost.

Although the system and method of the present invention has been described in connection with the described embodiments, it is not intended to be limited to the specific form set forth herein, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents, as can be reasonably included within the spirit and scope of the invention as defined by the appended claims.

K:\L\LSI\01600\LSI01600pat.doc

Claims

7

8

9

10

11

13

14

15

17

18

19

20 21

22

23

24 25

26 27

An MPEG decoder system which includes a single memory for use by acode and system controller functions, comprising: transport,

a channel receiver for receiving an MPEG encoded stream;

transport logic coupled to the channel receiver which demultiplexes one or more multimedia data streams from the encoded stream;

a system controller coupled to the transport logic which controls operations within the MPEG decoder system;

an MPEG decoder coupled to receive one or more multimedia data streams output from the transport logic, wherein the MPEG decoder logic operates to perform MPEG decoding on the multimedia data streams; and

a memory coupled to the MPEG decoder, wherein the memory is used by the 12 MPEG decoder during MPEG decoding operations, wherein the memory stores code and data useable by the system controller which enables the system controller to perform control functions within the MPEG decoder system, wherein the external memory is used by the transport logic for demultiplexing operations;

wherein the MPEG decoder is operable to access the memory during MPEG 16 decoding operations;

wherein the transport logic is operable to access the memory to store and retrieve data during demultiplexing operations; and

wherein the system controller is operable to access the memory to retrieve code and data during system control functions.

2. The MPEG decoder system of claim 1, wherein the MPEG decoder includes a memory controller coupled to the memory;

wherein the transport logic is coupled to the memory controller and is operable to access the memory through the memory controller; and

wherein the system controller is coupled to the memory controller and is operable to access the memory through the memory controller:

The MPEG decoder system of claim 2, wherein the memory controller is 3. operable to store compressed data in the memory to reduce memory storage requirements.

The MPEG decoder system of claim 2, wherein the memory controller is 4. operable to dynamically allocate segments of memory space in the memory to optimize memory use.

5. The MPEG decoder system of claim 1, wherein the memory stores anchor frame data during reconstruction of temporally compressed frames.

6. The MPEG decoder system of claim 1, wherein said memory has a memory size which does not exceed 16 Mbit.

7. The MPEG decoder system of claim 1, wherein said memory includes a plurality of memory portions, wherein said memory includes a video frame portion for storing video frames, a system controller portion for storing code and data executable by the system controller, and a transport buffer portion for storing data used by the transport logic.

8. The MPEG decoder system of claim 7, wherein said memory further includes a video decode buffer portion for storing decoded video data, a video display sync buffer, and an on-screen display buffer.

The MPEG decoder system of claim 8, wherein said memory further 9. includes one or more audio buffers for storing audio data. 19

A method for performing video decoding in an MPEG decoder system 21 which includes a single memory for use by transport, decode and system controller

functions, the comprising: 23

2

3

6

7

8

9

10

11

12 13

14

15

16 17

18

20

24

1:2,

receiving an MPEG encoded stream;

demultiplexing one or more multimedia data streams from the encoded stream, wherein said demultiplexing one or more multimedia data streams from the encoded stream operates using a first unified memory;

performing MPEG decoding on the multimedia data streams, wherein said performing MPEG decoding operates using said first unified memory; and

a system controller controlling operations within the MPEG decoder system, wherein said controlling operations accesses code and data from said first unified memory;

wherein said demultiplexing one or more multimedia data streams, said 9 10 performing MPEG decoding, and said controlling operations each use said first unified memory. 11

12 13

14

17

18

21

2<u>7</u>

23

27

28

29

2

3

4

5

6

7

8

#### 11. The method of claim 10,

wherein said demultiplexing one or more multimedia data streams from the encoded stream includes accessing multimedia data stream data from said first unified 15 memory; 16

wherein said performing MPEG decoding on the multimedia data streams includes accessing video frame data from said first unified memory; and

19 wherein said controlling operations includes accessing code and data from said first unified memory. 20

The method of claim 10, wherein the MPEG decoder system includes a memory controller coupled to the first unified memory;

wherein said accessing multimedia data stream data from said first unified 24 25 memory comprises accessing said multimedia data stream data through the memory 26 controller;

wherein said accessing video frame data from said first unified memory comprises accessing said video frame data through the memory controller; and

wherein said accessing code and data from said first unified memory comprises 30 accessing said code and data through the memory controller.

K:\L\LSI\01600\LSI01600pat.dog

The method of claim 10, wherein the MPEG decoder system includes a 13. memory controller coupled to the first unified memory, the method further comprising: the memory controller storing compressed data in the first unified memory to reduce memory storage requirements.

14. The method of claim 10, wherein the MPEG decoder system includes a memory controller coupled to the first unified memory, the method further comprising: the memory controller dynamically allocating segments of memory space in the first unified memory to optimize memory use.

15. The method of claim 10, wherein said first unified memory has a memory size which does not exceed 16 Mbit.

A video decoder system which includes a single memory for use by transport, decode and system controller functions, comprising:

a channel receiver for receiving an encoded video stream;

transport logic coupled to the channel receiver which demultiplexes one or more 15 16 multimedia data streams from the encoded stream;

a system controller coupled to the transport logic which controls operations within the video decoder system;

a video decoder coupled to receive dre or more multimedia data streams output 19 from the transport logic, wherein the video decoder logic operates to perform video 20 decoding on the multimedia data streams; and 21

a memory coupled to the video decoder, wherein the memory is used by the video 23 decoder during video decoding operations, wherein the memory stores code and data useable by the system controller which enables the system controller to perform control 24 functions within the video decoder system, wherein the external memory is used by the transport logic for demultiplexing operations;

33

K:\L\L\$1\01600\L\$101600pat.doo

1

2 3

4

5

6

7

8 9

10

11

12

13

14

17

18

22

25

wherein the video decoder is operable to access the memory during video decoding operations;

wherein the transport logic is operable to access the memory to store and retrieve data during demultiplexing operations; and

wherein the system controller is operable to access the memory to retrieve code 5 and data during system control functions.

17. The video decoder system of claim 16, wherein the video decoder includes 7 a memory controller coupled to the memory; 8

wherein the transport logic is coupled to the memory controller and is operable to 9 10 access the memory through the memory controller; and

wherein the system controller is coupled to the memory controller and is operable 11 to access the memory through the memory controller. 12

13 18. The video decoder system of claim 17, wherein the memory controller is operable to store compressed data in the memory to reduce memory storage requirements. 14

15 19. The video decoder system of claim 17, wherein the memory controller is operable to dynamically allocate segments of memory space in the memory to optimize 16 memory use. 17

20. The video decoder system of claim 16, wherein said memory has a memory size which does not exceed 16 Mbit.

K:\L\LSI\01600\LSI01600pat doc

1 2

3

4

6

## Abstract of the Disclosure

08/748269


An MPEG decoder system and method for performing video decoding or decompression which includes a unified memory for multiple functions according to the present invention. The video decoding system includes transport logic, a system controller, and MPEG decoder logic. The video decoding system of the present invention includes a single unified memory which stores code and data for the transport, system controller and MPEG decoder functions. The single unified memory is preferably a 16 Mbit memory. The MPEG decoder logic includes a memory controller which couples to the single unified memory, and each of the transport logic, system controller and MPEG decoder logic access the single unified memory through the memory controller. The video decoding system implements various frame memory saving schemes, such as compression or dynamic allocation, to more efficiently use the memory. In one embodiment, the memory is not required to store reconstructed frame data during Bframe reconstruction, thus considerably reducing the required amount of memory for this function. Alternatively, the memory is only required to store a portion of the reconstructed frame data. In addition, these savings in memory allow portions of the memory to also be used for transport and system controller functions. The present invention thus provides a video decoding system with reduced memory requirements.


20


5

10

15









PRINT OF DRAWINGS

08/748269





PRINT OF DRAWINGS

Compress Displayed Anchor NTSC PAL 9,538,560 11,197,440 (2.300) (2.250) (114,271) 4,865,855 16,063,295 3,610,016 14.208.205 4,609,645 1,073,171 3,610,016 PAL. 12, 718,080 (2.556) 1,805,008 520,575 600,000 28,672 23,040 4,096 60,000 3,060,847 170,097 15,380 15,778,927 : 20,000 808,192 18,777,216 L64005 1,805,008 430,765 500,000 28,672 19,200 12,800 775, 139 16,777,218 NTSC 12,441,600 (3.000) 4,096 4,096 60,000 2,864,637 20,000 675,040 15,308,237 and the star Zuling sub-total for soliterer & data ideo non-Instantaneous decode acted header overhead \* 3 irame store + channel builler ms jäter at 15Mbps ub-lotet for channel buller 1. 18 E. 1. deo transport builler dio transport builler udio-video, latency ( ideo-display sync. dio-display sync number of Ira udio builler **Grand Total** *t*by buffer rame store


MPEG Decoder: Memory Partition

Take

FIG. 64

08/748269

18/748269





MPEG Decoder: Memory Partition

Table 1

FIG. (1)

PRINT OF DRAWINGS AS ORIGINALLY FILED





08/748269

	bit	lt .
	NTSC	PAL
Video Frames (incl. compressed)	10,583,248	10,790,608
	1,805,008	1,805,008
Video Decode Buffer	430,765	520,575
Video-Display Sync Buffer	500,000	600,000
Andio Buffer	28,672	28,672
Andio-Video Latency Buffer	19,200	23,040
And A Buffer	12,800	15,360
Transnort Buffer	8,192	8,192
litter Ruiffer (4ms)	60,000	60,000
DFS Header Overhead	20,000	20,000
	675,840	808,192
MiDS Code and Data.	2,633,491	2,097,569

PRINT OF DRAWINGS

F10.9

18/748269


# Expecting 20Mbyte/sec for MIPS Code and Data


With 16x1M SDRAM running at 100MHz, Bandwidth Available is 200Mbyte/sec


Bandwidth (Mbyte/sec)	NTSC PAL	18,82 15,	ation 72.70 72.	38.29 38.	× 10.38 30.38	160.19 157.
		Channel In/Out	Motion Compensa	Store	<b>Display &amp; OSD</b>	TOTAL

FIG. 10

PRINT OF DRAWINGS









Type Bidirectional Output Output Input Input Source Decoder Transmission Data Output Enable (active tow) New Packet Word (reset If TD[15:13]=000) TDOE WDW TRDY Data Chain Hold (i.e. wait cycle request) DCH P Transmission Ready (for new packet) PIG. 14 Transmission Data ¢ Transport + 5ysten Centralie TD[15:0] TDOE Signal TRDY WdN DCH


PRINT OF DRAWINGS


8/748269


PRINT OF DRAWINGS AS ORIGINALLY FILED 748269 08, address address \* 256 words if word count = 0 0 3 General Data Read: 001 word count\* General Data Write: 010 word count\* FIG. 2 **8** 0 **8** Audio Stream Write: 110 Video Stream Write: [10]1 000 Reset (to Idle):











SONY EX. 1002 Page 93

	L64005	<b>J</b> 6	Compress Displayed Andlor	Mayed Andror	
	NISC	PAL	NISC	PAL	
tame store	12,441,600	12,718,080	9,538,560	11, 197, 440	
(number of frames)	(3.000)	(2.556)	(2.300)	(2.250)	
vhv buffer	1,805,008	1,805,008	. 3,610,016	3,610,018	
video non-instantaneous decode	430,765	520,575		•	
video-disniav svnc.	500,000	600,000			
audio builler	28,672	28,672	•••••		
audio-video latency difference	19,200	23,040			
audio-display sync	12,800	15,360			
video transport buffer	4,096	4,096			
audio transport builler	4,096	4,096	•		
Ams fitter at 15Mbps	60,000	000'09	·		
sub-total for channel buller	2,864,637	3,060,847	4,669,645	4,865,855	
packet header overhead	20,000	20,000			•
ß	675,840	808,192			
sub-lotal for software & data	775,139	170,097	1,879,171	(114,271)	
Grand Total	16,777,218	16,777,216			
frame store + channel builter	15,306,237	15,778,927	14,208,205	16,063,295	08,
			•		/7
	•				48
	;				12


BEST COPY


FIG. 64

Take 1 MPEG Decoder: Memory Partition

			·			
				•		· · · · · · · · · · · · · · · · · · ·
			•			,
				BEST	COP	
			·	••• •		08/7482
		8 B-Fraus PAL 6,497,260 (1.306) 3,610,018		4,855 855 855	4,585,889	11,383,135
· . · ·		Compress Auction & B-Fraule NTSC PAL 5,667,840 6,497,2 (1.367) (1.3 3,610,016 3,610,0		4,669,645	5,743,891	10,337,485
ry ranum	: 	Franie PAL 10,229,760 (2.056)			2,658,417	13,290,607
MPEG Decodar: Memory Palituon		Compress B-Frame MTSC 8,570,880 (2.067)			4,645,859	11,435,517
Table 1 M		Segmant B AL: 40 segments 8,985,600 (1.806) 3,610,016		4,865,855	2,097,569	13,851,455
v —	•	Conuress Auchor & Segment B NTSC: 3.267 segments PAL: 40 segments 8,778,240 (2.117) (1.806) 3,610,016 3,610,016	•	4,669,845	2,633,491	13,447,885

FIG. (1)





	bit	lt
-	NTSC	PAL
Video Frames (incl. compressed)	10,583,248	10,790,608
VBV Buffer	1,805,008	1,805,008
Video Decode Buffer	430,765	520,575
Video-Display Sync Buffer	500,000	600,000
Audio Buffer	28,672	28,672
Audio-Video Latency Buffer	19,200	23,040
Audio-Display Sync Buffer	12,800	15,360
Transport Buffer	8,192	8,192
Jitter Buffer (4ms)	60,000	60,000
PES Header Overhead	20,000	20,000
OSD	675,840	808,192
MIPS Code and Data	2,633,491	2,097,569

18/748269

F10.9

B/748269

Expecting 20Mbyte/sec for MIPS Code and Data

With 16x1M SDRAM running at 100MHz, Bandwidth Available is 200Mbyte/sec


157.18 30.38 ≤ 30 38,29 18.82 72.70 160.19 lotion Compensation Isplay & OSD **Channel In/Out** Store <u>0 TAL</u>


Bandwidth (Mbyte/sec)


FIG. 10

PAL

NTSC








	Source	Decoder			•	Type	Bidirectional	Input	Input	Output	Output
<u> </u>	-0 TDOE Sol	NPW Dec	DCH	TRDY				ole (active low)	5:13]=000)	request)	acket)
16						Description	ta	ta Output Enab	d (reset if TD[1:	(i.e. wait cycle	ady (for new p
	Transport	systen contrulke		•			<b>Transmission Data</b>	Transmission Data Output Enable (active low)	New Packet Word (reset if TD[15:13]=000)	Data Chain Hold (i.e. wait cycle request)	Transmission Ready (for new packet)
				•		Signal	TD[15:0]	TDOE	MdN	рсн	TRDY

FIG. 14

08/748269



PATENT 5201-01600 P-2892

### DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or the below named inventors believe they are the original, first and joint inventors (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the Invention entitled "MPEG Decoder System and Method Having a Unified Memory for Transport, Decode and System Controller Functions," the specification of which:

<u> </u>	is attached h	eroto.	
	was filed on	as Application Serial No.	
and was	amended on	(if applicable)	

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN	Priority Claimed		
<u>N/A</u>		· · ·	Yes/No
(Number)	(Country)	(Date Filed)	
N/A			Yes/No
(Number)	(Country)	(Date Filed)	

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose all information known to me to be material to the patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations, §1.56, which become available between the filing date of the prior application and the national or PCT international filing date of this application:

N/A		· · ·
(Application Serial No.)	(Filing Date)	(Status)

I hereby declare that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

### Page 1 of 2

The Assignee hereby r No. 34,496, David G. Pursel, i employed by LSI Logic Corporation; and Kevin L. Daffer, Reg. No. 34,146, B. Noël Kivlin, Reg. No. 31,929, Jeff C. Hood, Reg. No. 35,198, Eric B. Meyertons, Reg. No. 34,876 and David A. Rose, Reg. No. 26,223, each said attorneys being members or associates of the firm of Conley, Rose & Tayon, P.C., as attorney or agent for so long as they remain with such company or firm, with full power of substitution and revocation, to prosecute the application, to make alterations and amendments therein, to transact all business in the Patent and Trademark Office in connection therewith, and to receive the Letters Patent.

Please direct all communications as follows:

٢

			Jeffrey C. Hood Conley, Rose & T P.O. Box 3267 Houston, Texas Ph: (312) 703-12	77253-3267			: .	•	
N	Inventor's Full Name:	Kwok	. Kit		Chau				
	Inventors rull Name	(First)	(Initial)	اهند	(Last)				
	Inventor's Signature:	<u> </u>	Mit	<u>A</u>	Date:	<u> 11/11</u>	/96		
	Country of Residence:	USA	Citizenship:	USA			· · · · · · · · · · · · · · · · · · ·		
	Post Office and Residen		21 Hawkins	Drive L	os Altos e and zip code	·	4024	_CA	ł

## Page 2 of 2

		·
	· · · ·	e de la companya de l
	· · · ·	
	· · ·	
	•	
		$  f_{i}   =   f_{i}  ^{2} +   f_{i}  ^{2} + $
	FORM DTO-1595 . WED	01-22-1997 U.S. DEPARTMENT OF COMMER Patent and Trademark Offi
· · . · ·	11-13 16	MANNA AD-GRAM
.'	To the Honorable Commissioner of Patents and Trademarks.	
	1. Name of conveying party(les):	2. Name and address of receiving party(ics): 08/748269
	Kwok Kit Cheu	Name: LSI Logic Corporation
	Additional name(s) of ponyeying party(ice) ached? Yes	Internel Address:
		Street Address: 1551 McCarthy Boulevard
	1996	City <u>Milpitas</u> State <u>CA</u> <u>AP</u> <u>95035</u>
	MARK D	Additional name(s) & address(es) attached? Yes
	3. Nature of Conveyance:	
		15%
	Assignment Merger Security Agreement Change of Name	
	Other	
	Execution Date: November 11, 1996	
	Execution Date: <u>November 11, 1996</u> 4. Application number(s) or patent number(s):	
	Execution Date: <u>November 11, 1996</u> 4. Application number(s) or patent number(s): If this document is being filed together with a new application, the	execution date of this application is: November 13, 1996
	Execution Date: <u>November 11, 1996</u> 4. Application number(s) or patent number(s):	
	Execution Date: <u>November 11, 1996</u> 4. Application number(s) or patent number(s): If this document is being filed together with a new application, the	execution date of this application is: November 13, 1996 B. Patent No.(s) 70205 U.S. PTO
	Execution Date: <u>November 11, 1996</u> 4. Application number(s) or patent number(s): If this document is being filed together with a new application, the A. Patent Application No.(s) Additional num	execution date of this application is: November 13, 1996 B. Patent No.(s) bers attached? Yes No 01/21/97
	Execution Date: <u>November 11, 1996</u> 4. Application number(s) or patent number(s): If this document is being filed together with a new application, the A. Patent Application No.(s) Additional num 5. Name and address of party to whom correspondence concerning document should be mailed:	execution date of this application is: November 13, 1996 B. Patent No.(s) 70205 U.S. PTO
	Execution Date: <u>November 11, 1996</u> 4. Application number(s) or patent number(s): If this document is being filed together with a new application, the A. Patent Application No.(s) Additional num 5. Name and address of party to whom correspondence	execution date of this application is: November 13, 1996 B. Patent No.(s) bers attached? Yes No 01/21/97
•	Execution Date: <u>November 11, 1996</u> 4. Application number(s) or patent number(s): If this document is being filed together with a new application, the A. Patent Application No.(s) Additional num 5. Name and address of party to whom correspondence concerning document should be mailed:	execution date of this application is: November 13, 1996 B. Patent No.(s) bers attached? Yes No 01/21/97
	Execution Date:       November 11, 1996         4. Application number(s) or patent number(s):       If this document is being filed together with a new application, the         A. Patent Application No.(s)       Additional num         5. Name and address of party to whom correspondence concerning document should be malled:       Name:         Name:       Jeffrey C. Hood         Internal Address:       Conley, Rose & Tayon, P.C.         Street Address:       P.O. Box 3267	execution date of this application is: November 13, 1996 B. Patent No.(s) bers attached? Yes No 01/21/97
	Execution Date: <u>November 11, 1996</u> 4. Application number(s) or patent number(s): If this document is being filed together with a new application, the A. Patent Application No.(s) Additional num 5. Name and address of party to whom correspondence concerning document should be malled: Name: Jeffrey C. Hood Internal Address: <u>Conley, Rose &amp; Tayon, P.C.</u>	execution date of this application is: November 13, 1996 B. Patent No.(s) 70205 U.S. PTO bers attached? Yes No 01/21/97 6. Total number of applications and patents involved: 1
· · · · · · · · · · · · · · · · · · ·	Execution Date:       November 11, 1996         4. Application number(s) or patent number(s):       If this document is being filed together with a new application, the         A. Patent Application No.(s)       Additional num         5. Name and address of party to whom correspondence concerning document should be malled:       Name:         Name:       Jeffrey C. Hood         Internal Address:       Conley, Rose & Tayon, P.C.         Street Address:       P.O. Box 3267	execution date of this application is:       November 13, 1996         B. Patent No.(s)       70205 U.S. PTO         bers attached?       Yes         Yes       No         01/21/97         6. Total number of applications and patents involved:         1         7. Total fee (37 CFR 3.41);
	Execution Date:       November 11, 1996         4. Application number(s) or patent number(s):       If this document is being filed together with a new application, the         A. Patent Application No.(s)       Additional num         5. Name and address of party to whom correspondence concerning document should be malled:       Name:         Name:       Jeffrey C. Hood         Internal Address:       Conley, Rose & Tayon, P.C.         Street Address:       P.O. Box 3267	execution date of this application is: November 13, 1996 B. Patent No.(s) 70205 U.S. PTO bers attached? Yes No 01/21/97 6. Total number of applications and patents involved: 1
· · · · · · · · · · · · · · · · · · ·	Execution Date:       November 11, 1996         4. Application number(s) or patent number(s):       If this document is being filed together with a new application, the         A. Patent Application No.(s)       Additional num         5. Name and address of party to whom correspondence concerning document should be malled:       Name:         Name:       Jeffrey C. Hood         Internal Address:       Conley, Rose & Tayon, P.C.         Street Address:       P.O. Box 3267	Execution date of this application is: November 13, 1996 B. Patent No.(s)  Ders attached? Yes No 01/21/97 6. Total number of applications and patents involved: 1  7. Total fee (37 CFR 3.41);
· · · · · · · · · · · · · · · · · · ·	Execution Date:       November 11, 1996         4. Application number(s) or patent number(s):       If this document is being filed together with a new application, the         A. Patent Application No.(s)       Additional num         5. Name and address of party to whom correspondence concerning document should be malled:       Name:         Name:       Jeffrey C. Hood         Internal Address:       Conley, Rose & Tayon, P.C.         Street Address:       P.O. Box 3267	Execution date of this application is: November 13, 1996 B. Patent No.(s)  Ders attached? Yes No 01/21/97 6. Total number of applications and patents involved: 1  7. Total fee (37 CFR 3.41):
· · · · · · · · · · · · · · · · · · ·	Execution Date:       November 11, 1996         4. Application number(s) or patent number(s):       If this document is being filed together with a new application, the         A. Patent Application No.(s)       Additional num         5. Name and address of party to whom correspondence concerning document should be mailed:         Name:       Jeffrey C. Hood         Internal Address:       Conley, Ross & Tayon, P.C.         Street Address:       P.O. Box 3267         City       Houston       State         TX       ZIP <u>17253-3267</u>	Execution date of this application is: November 13, 1996 B. Patent No.(s)  Ders attached? Yes No 01/21/97 6. Total number of applications and patents involved: 1  7. Total fee (37 CFR 3.41);
· · · · · · · · · · · · · · · · · · ·	Execution Date:	Execution date of this application is: November 13, 1996 B. Patent No.(s)  Ders attached7 Yes No 01/21/97 6. Total number of applications and patents involved: 1  7. Total fee (37 CFR 3.41):
	Execution Date:	execution date of this application is: November 13, 1996 B. Patent No.(s)  bers attached? Yes No 01/21/97 6. Total number of applications and patents involved: 1  7. Total fee (37 CFR 3.41):  7. Total fee (37 CFR 3.41)
	Execution Date:	Execution date of this application is: November 13, 1996 B. Patent No.(s)  Ders attached7 Yes No 01/21/97 6. Total number of applications and patents involved: 1  7. Total fee (37 CFR 3.41):
	Execution Date:	sxecution date of this application is: November 13, 1996 B. Patent No.(s) bers attached? Yes No 01/21/97 6. Total number of applications and patents involved: 1 7. Total fee (37 CFR 3.41):
	Execution Date:	execution date of this application is: November 13, 1996         B. Patent No.(a)       70205 U.S. PTO         bers stitached?       Yes         Q1/21/97         6. Total number of applications and patents involved: 1         7. Total fee (37 CFR 3.41):         B. Deposit account         8. Deposit account number:         (Attach a duplicate copy of this page if paying by deposit account)         NOT USE THIS SPACE         s true and correct and any attached copy is a true copy of the original document.         March 2000         L1/13/96         L1/13/96
	Execution Date:	sxecution date of this application is: November 13, 1996 B. Patent No.(s) bers attached? Yes No 01/21/97 6. Total number of applications and patents involved: 1 7. Total fee (37 CFR 3.41):
	Execution Date:	execution date of this application is: November 13, 1996         B. Patent No.(a)       70205 U.S. PTO         bers stitached?       Yes         Q1/21/97         6. Total number of applications and patents involved: 1         7. Total fee (37 CFR 3.41):         B. Deposit account         8. Deposit account number:         (Attach a duplicate copy of this page if paying by deposit account)         NOT USE THIS SPACE         s true and correct and any attached copy is a true copy of the original document.         March 2000         L1/13/96         L1/13/96
	Execution Date:	execution date of this application is: November 13, 1996         B. Patent No.(a)       70205 U.S. PTO         bers stitached?       Yes         Q1/21/97         6. Total number of applications and patents involved: 1         7. Total fee (37 CFR 3.41):         B. Deposit account         8. Deposit account number:         (Attach a duplicate copy of this page if paying by deposit account)         NOT USE THIS SPACE         s true and correct and any attached copy is a true copy of the original document.         March 2000         L1/13/96         L1/13/96
	Execution Date:	execution date of this application is: November 13, 1996         B. Patent No.(a)       70205 U.S. PTO         bers stitached?       Yes         Q1/21/97         6. Total number of applications and patents involved: 1         7. Total fee (37 CFR 3.41):         B. Deposit account         8. Deposit account number:         (Attach a duplicate copy of this page if paying by deposit account)         NOT USE THIS SPACE         s true and correct and any attached copy is a true copy of the original document.         March 2000         L1/13/96         L1/13/96
	Execution Date:	execution date of this application is: November 13, 1996         B. Patent No.(a)       70205 U.S. PTO         bers stitached?       Yes         Q1/21/97         6. Total number of applications and patents involved: 1         7. Total fee (37 CFR 3.41):         B. Deposit account         8. Deposit account number:         (Attach a duplicate copy of this page if paying by deposit account)         NOT USE THIS SPACE         s true and correct and any attached copy is a true copy of the original document.         March 2000         L1/13/96         L1/13/96

08, 2748269 PATENT 5201-01600

# ASSIGNMENT

For Good And Valuable Consideration, the receipt and sufficiency of which is hereby acknowledged, we the undersigned, Kwok Kit Chau do hereby sell, assign and transfer to LSI LOGIC CORPORATION, a corporation of Delaware, having a place of business at 1551 McCarthy Boulevard, Milpitas, California 95035, ("Assignee"), its successors, assigns, and legal representatives, the entire right, title and interest for the United States and all foreign countries, in and to any and all inventions and improvements which are disclosed in the application for United States Letters Patent,

(X) which has been executed by the undersigned concurrently herewith,

P-2892

) which was filed on \_\_\_\_\_, 19 \_\_ and assigned Serial No. \_\_\_\_\_

and is entitled "MPEG Decoder System and Method Having a Unified Memory for Transport, Decode and System Controller Functions," and in and to said application and all divisional, continuing, substitute, renewal, reissue and all other applications for Letters Patent which have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents which have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application; and

Agree that said Assignee may apply for and receive Letters Patent for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney and other papers; communicate to said Assignee, its successors, assigns, and representatives, all facts known to the undersigned relating to said improvements and the history thereof; and generally do everything possible which said Assignee, its successors, assigns or representatives shall consider desirable for aiding in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements and all applications to patents and all patents on said improvements, in said Assignee, its successors, assigns and legal representatives; and

Covenant with said Assignee, its successors, assigns and legal representatives that no assignment, grant mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

· · · · · · · · · · · · · · · · · · ·	

Page 1 of 1

BADEMAS

IN THE UNITED STATES PATENT AND TRADEMA Atty. Dkt. No.: 5201-01600 In re Application of: 9

Kwok K. Chau Serial No. 08/748,269

Filed: November 13, 1996

For: MPEG Decoder System and Method Having a Unified Memory § For Transport Decode and System **Controller Functions** 

2609

#### **INFORMATION DISCLOSURE STA** TEMENT

§ §

§ §

§ §

6

§

6

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Applicant requests consideration of [] the references listed on the attached Form PTO-1449 and/or 🔀 the additional information identified below in paragraph 3. A copy of each reference listed on the Form PTO-1449 is enclosed.

1. This Information Disclosure Statement is submitted:

> within 3 months of the filing date of the above identified application, or within 3 months of entry into National stage prosecution of an International application, or before the mailing date of the first Office Action on the merits, and thus no certification and/or fee is required.

b.

A.

凶

after the events of above paragraph 1a and prior to the mailing date of a final Office Action or Notice of Allowance, and thus:

the certification of paragraph 2 below is provided, or

₹ ¥:

- a fee of \$230.00 is enclosed.

 $\Box$ 

after the mailing date of a final Office Action or a Notice of Allowance and prior to payment of the issue fee, and thus:

- the certification of paragraph 2 below is provided, and a Petition and fee of \$130.00 are enclosed.
- 2. It is hereby certified:

П that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the Statement, or

that no item of information contained in the Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the person signing the certification after making reasonable inquiry, was known to any individual designated in § 1.56 (c) more than three months prior to the filing of the Statement.

3.

4

Ø Consideration of the following additional information (including any co-pending or abandoned U.S. applications, prior uses and/or sales, etc.) is requested:

U.S. Patent Application Serial No. 08/772,442 (5201-01700) U.S. Patent Application Serial No. 08/667,100 (5201-02700)

For each non-English language reference listed on the attached Form PTO-1449:

reference is made to an English language translation submitted herewith, and/or

- reference is made to a foreign patent office search report (in the English language) submitted herewith, and/or
- reference is made to an English language translation of a foreign patent office search report submitted herewith, and/or
- reference is made to the concise explanation contained in the specification of the present application at page(s) , and/or

Applicant also offers the following comments for the Examiner's consideration:

reference is made to the concise explanation set forth below:

5.

6

Also enclosed is a copy of a foreign search report citing these references.

-2-

The listed documents were brought to the attention of the Applicant(s) after payment of the issue fee in the captioned case. The documents were cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. Applicant(s) request this Information Disclosure Statement and attached Form PTO-1449 be placed in the file of the captioned application.

8. 🗆

7.

Applicant(s) requests that the Information Disclosure Statement and attached Form PTO-1449 and references, which are being filed before the grant of the patent and pursuant to 37 C.F.R. § 1.98(i), be placed in the file of the captioned application.

If any required fees are missing, the Commissioner is authorized to charge said fees to Conley, Rose & Tayon, P.C. Deposit Account No. 03-2769/5201-01600/JCH. A duplicate copy of this sheet is enclosed.

-3-

Respectfully submitted,

(Br

Jeffrey C. Hood Reg. No. 35,198 Attorney for Applicant(s)

CONLEY, ROSE & TAYON, P.C. P. O. Box 3267 Houston, Texas 77253-3267 (512) 476-1400

Date: <u>9/15/97</u>

K:\\\lai\01600\\si016.ids.pto.joh

## File History Content Report

The following content is missing from the original file history record obtained from the United States Patent and Trademark Office. No additional information is available.

List of References cited by applicant and considered by examiner

Document Title: Document Date:

Page(s):

1997-09-18 All

						· .	
	,						
		. •					
:	·				BEST	COPY	
		• •			- ·		
						MENT OF COMM	AERCE
				Patent and 1	frademark Ol	fice	
				Address: COMM Washi	18910NER OF PA1 Ington, D.C. 2023	TENTS AND TRADEMA	RKS
на страница При с	SERIAL NUMBERFILI		FIRST NAMED			ATTORNEY DOCK	ET NO.
		1713736 0	ARAN .		K.	5201-0160	(A
	10377418.2567 i	1. <b>(</b> * 2 2 4 19 2 * 1			·	· .	
			1.0417.0511		·	EXAMINER	
	WE SPEA OF DOOD	,	E thick a state of a		ARTUN	T PAPER NUI	ABER
,	心的过去式 化0.5亿元					<u> </u>	
	· · · · · · · · · · · · · · · · · · ·	253-3267			2772	3	
•	· · · · · · · · · · · · · · · · · · ·	· .				05711798	3
	,				DATE MAILED		
	This is a communication from to COMMISSIONER OF PATENT	he examiner in charge IS AND TRADEMARK	of your application.				
						· .	
	1						•
	This application has been	evenineri 🗍 Br	asponsive to communic	ation filed on			made fin
• • • •	3. 🔲 Notice of Art Cited t	e Cited by Examiner, i by Applicant, PTO-144	PTO-892.	2. 🗹 No		Patent Drawing Review ent Application, PTÖ-18	
	1. Notice of Reference 3. Notice of Art Cited t	a Cited by Examiner, i	PTO-892.	2. 🗹 No			
	1. Notice of Reference 3. Notice of Art Cited t	e Cited by Examiner, i by Applicant, PTO-144 to Effect Drawing Cha	PTO-892.	2. 🗹 No			
	1. Notice of Reference 3. Notice of Art Cited t 5. Information on How	e Cited by Examiner, i by Applicant, PTO-144 to Effect Drawing Cha	PTO-892.	2. 🗹 No	tice of informal Pat		j2. 
	1. Notice of Reference 3. Notice of Art Cited I 5. Information on How Part II SUMMARY OF ACTI	ea Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON	PTO-892.	2. 🗹 No	tice of Informal Pat	eni Application, PTÓ-18	applicatio
	1. Notice of Reference 3. Notice of Art Cited it 5. Information on How Part II SUMMARY OF ACTI 1. Claime Of the above, cla	ea Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON	PTO-892.		tice of Informal Pat	ent Application, PTÖ-18	application
· · · · ·	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claime         Of the above, cla         2.       Claims	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Chs ON	РТО-892. 19. апдев, РТО-1474. 1 — Д. Мол		tice of Informal Pat	ent Application, PTO-18	application
· · · · · · · · · · · · · · · · · · ·	1.       Notice of Reference         3.       Notice of Art Cited I         5.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Of the above, dis         2.       Claims         3.       Claims	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Che ON	PTO-892. 19. anges, PTO-1474. 1 - Dr Mor - DD		tice of Informal Pat	ent Application, PTO-18	application
	1.       Notice of Reference         3.       Notice of Art Cited I         5.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Of the above, dis         2.       Claims         3.       Claims	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Chs ON	PTO-892. 19. anges, PTO-1474. 1 - Dr Mor - DD		tice of Informal Pat	ent Application, PTO-18	application
	1.       Notice of Reference         3.       Notice of Art Cited I         5.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Of the above, dis         2.       Claims         3.       Claims	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Che ON	PTO-892. 19. anges, PTO-1474. <u>I - Dr</u> Mor - Dr <u>I D-</u>	2. INO 4. NO 6	tice of Informal Pat	ant Application, PTO-18	application
	1.       Notice of Reference         3.       Notice of Art Cited I         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Of the above, cla         2.       Claims         3.       Claims         4.       Claims         5.       Claims	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Che ON	РТО-892. 19. апдев, РТО-1474. <u>I — Д</u> МС — Д Д [ Д—		tice of Informal Pat	are pending in the are withdrawn from con have been cancelle are allowed. are rejected. are objected to.	application aideration ad.
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II         9.       Claime         Of the above, cla         2.       Claims         3.       Claims         4.       Y         Claims	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON	РТО-892. 19. апдев, РТО-1474. <u>  — Д</u> Мол — Д <u>—</u>		tice of Informal Pat	are pending in the are withdrawn from con have been cancello have been cancello are allowed. are allowed. are objected to. Iction or election require	application aideration ad.
	1.       Notice of Reference         3.       Notice of Art Cited I         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Of the above, cla         2.       Claims         3.       Claims         4.       Claims         5.       Claims	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON	РТО-892. 19. апдев, РТО-1474. <u>  — Д</u> Мол — Д <u>—</u>		tice of Informal Pat	are pending in the are withdrawn from con have been cancello have been cancello are allowed. are allowed. are objected to. Iction or election require	application aideration ad.
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II         9.       Claime         Of the above, cla         2.       Claims         3.       Claims         4.       Y         Claims	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON	РТО-892. 19. апдев, РТО-1474. <u>  — Д.</u> М. — Д. [ <u>Д.</u> drawings under 37 C.F		tice of Informal Pat	are pending in the are withdrawn from con have been cancello have been cancello are allowed. are allowed. are objected to. Iction or election require	application aideration ad.
	1.       Notice of Reference         3.       Notice of Art Cited it         5.       Information on How         Part II         9.       Claims         0.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Formal drawings are m         9.       The corrected or subside	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON aims	PTO-892. 19. anges, PTO-1474.	2. No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex Under 3	are pending in the are withdrawn from con have been cancello have been cancello are allowed. are rejected. are objected to, lotton or election require amination purposes. 17 C.F.R. 1.84 these dra	application sideration ad.
	1.       Notice of Reference         3.       Notice of Art Cited it         5.       Information on How         Part II         9.       Claims         0.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Formal drawings are m         9.       The corrected or subside	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON aims	PTO-892. 19. anges, PTO-1474.	2. No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex Under 3	are pending in the are withdrawn from con have been cancello have been cancello are allowed. are rejected. are objected to, lotton or election require amination purposes. 17 C.F.R. 1.84 these dra	application sideration ad.
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claime	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms	PTO-892. 19. anges, PTO-1474.	2. I No 4. No 6. I 	tice of Informal Pat are subject to restr e acceptable for ex ont Drawing Review	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are objected to. Iction or election require amination purposes. I7 C.F.R. 1.84 these dra 7, PTO-948).	application sideration ad.
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II         9.       Claims         0f the above, dir         2.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         9.       Formal drawings are more that acceptable;         10.       The proposed addition examiner;	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON aims	PTO-892. 19. anges, PTO-1474.	2. No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex ont Drawing Review has (have) bec	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected to. lotton or election require amination purposes. I7 C.F.R. 1.84 these dra r, PTO-948).	application sideration ad.
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Of the above, dia         2.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Formal drawings are more acceptable;         9.       The corrected or subal are acceptable;         10.       The proposed addition examiner;         11.       The proposed drawing	ea Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms	PTO-892. 19. anges, PTO-1474.	2. No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex Under 3 ont Drawing Review has (have) bee oved; 🔲 disapprov	are pending in the are withdrawn from con have been cancell are allowed. are allowed. are objected to. Iction or election require amination purposes. I7 C.F.R. 1.84 these dra 7, PTO-948). In Clapproved by the ved (see explanation).	applicatio sideration ed. ; ; ; ;
	1.       Notice of Reference         3.       Notice of Art Cited I         6.       Information on How         Part II         SUMMARY OF ACTI         1.       Claime	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms	PTO-892. 19. anges, PTO-1474.	2. I No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex 	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected. are objected to. Iction or election require armination purposes. IT C.F.R. 1.84 these dra armination purposes. IT C.F.R. 1.84 these dra by C.	applicatio sideration ed. ; ; ; ;
	1.       Notice of Reference         3.       Notice of Art Cited It         6.       Information on How         Part II         SUMMARY OF ACTI         1.       Claims         Of the above, cla         2.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Formal drawings are r         9.       The corrected or subsistare lacceptable;         10.       The proposed addition         11.       The proposed addition         12.       Acknowledgement is m         13.       been filed in parent	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms	PTO-892. 19. anges, PTO-1474.	2. S No 4. No 6. S .	tice of Informal Pat are subject to restr e acceptable for ex 	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected. are objected to. liction or election requires amination purposes. IT C.F.R. 1.84 these dra a, PTO-948). In [] approved by the ved (see explanation).	application alderation ad. ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
	1.       Notice of Reference         3.       Notice of Art Cited I         6.       Information on How         Part II         SUMMARY OF ACTI         1.       Claime	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms 	PTO-892. 19. anges, PTO-1474.	2. I No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex 	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected. are objected to. liction or election requires amination purposes. IT C.F.R. 1.84 these dra a, PTO-948). In [] approved by the ved (see explanation).	application alderation ad. iment. wings
	1.       Notice of Reference         3.       Notice of Art Cited It         6.       Information on How         Part II         SUMMARY OF ACTI         1.       Claims         Of the above, cla         2.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Claims         7.       This application has be         9.       Formal drawings are r         9.       The corrected or subsistance         are       acceptable;         10.       The proposed addition examiner;         11.       The proposed drawing         12.       Acknowledgement is n         13.       Since this application at	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms 	PTO-892. 19. anges, PTO-1474.	2. I No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex 	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected. are objected to. liction or election requires amination purposes. IT C.F.R. 1.84 these dra a, PTO-948). In [] approved by the ved (see explanation).	application alderation ad. iment. wings
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Cf the above, dia         2.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Formal drawings are more acceptable;         10.       The proposed addition examiner;         11.       The proposed addition examiner;         12.       Acknowledgement is more been filed in parent         13.       Since this application a accordance with the proposed	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms 	PTO-892. 19. anges, PTO-1474.	2. I No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex 	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected. are objected to. liction or election requires amination purposes. IT C.F.R. 1.84 these dra a, PTO-948). In [] approved by the ved (see explanation).	applicatio alderation ad. ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Cf the above, dia         2.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Formal drawings are more acceptable;         10.       The proposed addition examiner;         11.       The proposed addition examiner;         12.       Acknowledgement is more been filed in parent         13.       Since this application a accordance with the proposed	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms 	PTO-892. 19. anges, PTO-1474.	2. I No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex 	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected. are objected to. liction or election requires amination purposes. IT C.F.R. 1.84 these dra a, PTO-948). In [] approved by the ved (see explanation).	application alderation ad. ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Cf the above, dia         2.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Formal drawings are more acceptable;         10.       The proposed addition examiner;         11.       The proposed addition examiner;         12.       Acknowledgement is more been filed in parent         13.       Since this application a accordance with the proposed	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms 	PTO-892. 19. anges, PTO-1474.	2. I No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex 	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected. are objected to. liction or election requires amination purposes. IT C.F.R. 1.84 these dra a, PTO-948). In [] approved by the ved (see explanation).	applicatio alderation ad. ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Cf the above, dia         2.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Formal drawings are more acceptable;         10.       The proposed addition examiner;         11.       The proposed addition examiner;         12.       Acknowledgement is more been filed in parent         13.       Since this application a accordance with the proposed	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms 	PTO-892. 19. anges, PTO-1474.	2. I No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex 	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected. are objected to. liction or election requires amination purposes. IT C.F.R. 1.84 these dra a, PTO-948). In [] approved by the ved (see explanation).	applicatio alderation ad. ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Cf the above, dia         2.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Formal drawings are more acceptable;         10.       The proposed addition examiner;         11.       The proposed addition examiner;         12.       Acknowledgement is more been filed in parent         13.       Since this application a accordance with the proposed	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms 	PTO-892. 19. anges, PTO-1474.	2. I No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex 	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected. are objected to. liction or election requires amination purposes. IT C.F.R. 1.84 these dra a, PTO-948). In [] approved by the ved (see explanation).	application alderation ad. iment. wings
	1.       Notice of Reference         3.       Notice of Art Cited it         8.       Information on How         Part II       SUMMARY OF ACTI         1.       Claims         Cf the above, dia         2.       Claims         3.       Claims         4.       Claims         5.       Claims         6.       Claims         7.       This application has be         8.       Formal drawings are more acceptable;         10.       The proposed addition examiner;         11.       The proposed addition examiner;         12.       Acknowledgement is more been filed in parent         13.       Since this application accordance with the proposed ac	es Cited by Examiner, I by Applicant, PTO-144 to Effect Drawing Cha ON alms 	PTO-892. 19. anges, PTO-1474.	2. I No 4. No 6	tice of Informal Pat are subject to restr e acceptable for ex 	are pending in the are withdrawn from con have been cancelle are allowed. are allowed. are rejected. are objected to. liction or election requires amination purposes. IT C.F.R. 1.84 these dra a, PTO-948). In [] approved by the ved (see explanation).	applicati alderatio ad. ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;

PTOL-326 (Rev. 2/93)

EXAMINER'S ACTION

Serial Number: 08/748,269

Art Unit: 2772

Part III DETAILED ACTION

#### Drawings

1. This application has been filed with informal drawings which are acceptable for examination purposes only. Formal drawings will be required when the application is allowed.

#### Specification

2. The disclosure is objected to because of the following informalities:

The Applicant is respectfully requested to provide the U.S. Patent Application Serial Numbers and their updated status as listed at page 1 of the present application.

Appropriate correction is required.

### Claim Rejections - 35 USC § 112

3. Claims 12 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As per claim 12, the terms "said accessing multimedia data stream data" (lines 3-4), "said accessing video frame data" (lines 6-7) lack clear antecedent basis.

#### Serial Number: 08/748,269

Art Unit: 2772

#### Conclusion

4. Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 308-9051, (for formal communications intended for entry)

Or:

(703) 305-9724 (for informal or draft communications, please label "PROPOSED"

or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington.

VA., Sixth Floor (Receptionist).

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cliff N. Vo whose telephone number is (703) 305-9594. He can normally be reached Monday-Friday and alternate Monday from 8:00am-5:30pm.

If attempts to reach the examiner are unsuccessful, the examiner's supervisor, Heather Herndon, can be reached at (703) 305-9701. The fax phone number for this Group is (703) 305-9724.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-3800.

CLIFF N. VO Cliff N. Vo May 4, 1998

SONY EX. 1002 Page 115

-3-

# BEST COPY

The drawings submitted with this application were declared informal by the applicant. Accordingly they have not been reviewed by a draftsperson at this time. When formal drawings are submitted, the draftsperson will perform a review.

Attachment

Direct any inquires concerning drawing review to the Drawing Review Branch (703) 305-8404.

Substitute PTO-948

G.J2.2772 #7|A 6-16-98 1992 08 AE UNITED STATES PATENT AND TRADEMARK OFFICE IN MIC Application. No: Filed: Novem 08/748,269 § November 13, 1996 § Atty. Dkt. No: 5201-01600 § Inventor(s): § Kwok Kit Chau § ne Fire § DC 20231 § § Title: MPEG Decoder System § and Method Having a § Unified Memory for Transport, Decode and § System Controller § Functions § Examiner: Cliff N. Vo § Group/Art Unit: 2772

#### AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

#### Dear Sir:

In response to the Office Action mailed May 11, 1998, please amend the application as follows:

## IN THE SPECIFICATION:

At page 1 line 13, please delete "27" and insert --28-- therefor.

At page 1 line 17, please detete "27" and insert --28-- therefor.

At page 1 line 19, please delete the blank line and insert -- 08/689,300-- therefor.

At page 1 line 19, please delete "System and Method" and insert --Method and

Apparatus-- therefor.

K:\L\LSI\01600\isi-016-m

At page 1 line 20, please delete "7" and insert --8-- therefor.

98 JUN 11 AM 7: 23

RECEIVED

GROUP 2700

6)

## IN THE CLAIMS:

A

እ

Please amend the claims as follows:

1. (Amended) An MPEG decoder system which includes a single memory for use by transport, decode and system controller functions, comprising:

a channel receiver for receiving an MPEG encoded stream;

transport logic coupled to the channel receiver which demultiplexes one or more multimedia data streams from the encoded stream;

a system controller coupled to the transport logic which controls operations within the MPEG decoder system;

an MPEG decoder coupled to receive one or more multimedia data streams output from the transport logic, wherein the MPEG decoder [logic] operates to perform MPEG decoding on the multimedia data streams; and

a memory coupled to the MPEG decoder, wherein the memory is used by the MPEG decoder during MPEG decoding operations, wherein the memory stores code and data useable by the system controller which enables the system controller to perform control functions within the MPEG decoder system, wherein the [external] memory is used by the transport logic for demultiplexing operations;

wherein the MPEG decoder is operable to access the memory during MPEG decoding operations;

wherein the transport logic is operable to access the memory to store and retrieve data during demultiplexing operations; and

wherein the system controller is operable to access the memory to retrieve code and data during system control functions.

10. (Amended) A method for performing video decoding in an MPEG decoder system which includes a single memory for use by transport, decode and system controller functions, the <u>method</u> comprising:

\_ 2

receiving an MPEG encoded stream;

K:\L\LSI\01600\lsi-016-amd1.doc

demultiplexing one or more multimedia data streams from the encoded stream, wherein said demultiplexing one or more multimedia data streams from the encoded stream operates using a first unified memory;

performing MPEG decoding on the multimedia data streams, wherein said performing MPEG decoding operates using said first unified memory; and

a system controller controlling operations within the MPEG decoder system, wherein said controlling operations accesses code and data from said first unified memory;

wherein said demultiplexing one or more multimedia data streams, said performing MPEG decoding, and said controlling operations each use said first unified memory.

12. (Amended) The method of claim [10] <u>11</u>, wherein the MPEG decoder system includes a memory controller coupled to the first unified memory;

wherein said accessing multimedia data stream data from said first unified memory comprises accessing said multimedia data stream data through the memory controller;

wherein said accessing video frame data from said first unified memory comprises accessing said video frame data through the memory controller; and

wherein said accessing code and data from said first unified memory comprises accessing said code and data through the memory controller.

16. (Amended) A video decoder system which includes a single memory for use by transport, decode and system controller functions, comprising:

a channel receiver for receiving an encoded video stream;

transport logic coupled to the channel receiver which demultiplexes one or more multimedia data streams from the encoded stream;

a system controller coupled to the transport logic which controls operations within the video decoder system;

3

K:\L\LSI\01600\lsi-016-amd1.dog

A

a video decoder coupled to receive one or more multimedia data streams output from the transport logic, wherein the video decoder [logic] operates to perform video decoding on the multimedia data streams; and

a memory coupled to the video decoder, wherein the memory is used by the video decoder during video decoding operations, wherein the memory stores code and data useable by the system controller which enables the system controller to perform control functions within the video decoder system, wherein the [external] memory is used by the transport logic for demultiplexing operations;

A

K:\L\LSI\01600\lsi-016-amd1.doc

wherein the video decoder is operable to access the memory during video decoding operations;

wherein the transport logic is operable to access the memory to store and retrieve data during demultiplexing operations; and

wherein the system controller is operable to access the memory to retrieve code and data during system control functions.

#### REMARKS

Applicant is in receipt of the Office Action mailed 5/11/98. Claims 1 - 11 and 13 - 20 were allowed. Claim 12 was rejected for an antecedent basis problem.

Applicant has amended the specification to update the status of the patent applications incorporated by reference. Also, Applicant has amended claim 12 to correct the antecedent basis problem. Applicant has also amended certain of the claims to correct typographical errors.

In view of the above amendments, Applicant submits that all claims are allowable.

If any fees are inadvertently omitted or overpaid, the Commissioner is authorized to charge or refund said fees to Conley, Rose, & Tayon, P.C. Deposit Account No. 03-2769/5201-01600/JCH.

Respectfully submitted,

5

Jeffrey C. Hood

Reg. No. 35,198 ATTORNEY FOR APPLICANT(S)

Conley, Rose & Tayon, P.C. P.O. Box 398 Austin, TX 78767-0398 Phone: (512) 476-1400

6/2/99 Date

K:\L\LSI\01600\lsi-016-amd1.doc

BEST COPY BEST COPY	
Date Information JSPTO Patern Application and an eval (PAIR) system	
Date information JSPTO Paten Application and aneval (PAIR) system	
Date information JSPTO Paten Application and aneval (PAIR) system	
Date information JSPTO Paten Application and aneval (PAIR) system	· · · · ·
Application and a reval (PAIR) system	
Sector of Content	
UNITED STATES DEPARTMENT OF COMMERCE	• •
Address: COMMISSIONER OF PATENTS AND TRADEMA	RKS
Washington, D.C. 20231	
	<del></del>
SERIAL NUMBER, FILING DATE FIRST NAMED APPLICANT ATTORNEY DOCKET	TNO.
	ı
LENTLZ 2020 EXAMINER VOLT	I .
1 - (1, 2) POP - 7 TAVON	
ART UNIT PAPER-NUM	BER
2 / C M 3 / R 4 / C 12 / D 22 / S +	
1	
DATE MAILED:	
NOTICE OF ALLOWABILITY	
PART 1/ 6/8/98	
1. Up / his communication is responsive to	<u> </u>
2. 2 All the claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not inclu herewith (or previously mailed), a Notice Of Allowance And issue Fee Due or other appropriate communication will be sent in	ded due
3. 57 The allowed claims are	·
<ul> <li>4.          The drawings filed on are acceptable.     </li> <li>5.          Acknowledgment is made of the claim for priority under 35 U.S.C. 119. The certified copy has [_] been received. (_] not b     </li> </ul>	
received. [_] been tiled in parent application Sarial No, filed on	_
6. O Note the attached Examiner's Amendment.	
<ul> <li>7. D Note the attached Examiner Interview Summary Record, PTOL-413.</li> <li>8. D Note the attached Examiner's Statement of Reasons for Allowance.</li> </ul>	
9. W Note the attached NOTICE OF REFERENCES CITED, PTO-892.	
10. 🔲 Note the attached INFORMATION DISCLOSURE CITATION, PTO-1449.	· · ·
PART II.	
A SHORTENED STATUTORY PERIOD FOR RESPONSE to comply with the requirements noted below is set to EXPIRE THREE MON	THS
FROM THE "DATE MAILED" indicated on this form. Failure to timely comply will result in the ABANDONMENT of this applicat Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).	lon.
Extensions of time may be obtained under the provisions of 37 GPA 1. (30(8).	
<ol> <li>Dote the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL APPLICATION, PTO-152, which discloses that the operation declaration is deficient. A SUBSTITUTE OATH OR DECLARATION IS REQUIRED.</li> </ol>	oalh ·
2. APPLICANT MUST MAKE THE DRAWING CHANGES INDICATED BELOW IN THE MANNER SET FORTH ON THE REVERSE S	IDE
OF THIS PAPER.	
a. 10 Drawing Informalities are indicated on the NOTICE RE PATENT DRAWINGS, PTO-948, attached hereter or to Paper	No.
	NIS .
b. 🗋 The proposed drawing correction filed on has been approved by the examiner. CORRECTION	
REQUIRED.	N 15
REQUIRED. c. [] Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION	
REQUIRED. c.  Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED	
REQUIRED. c.  Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED	
REQUIRED. c. Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED d. Formal drawings are now REQUIRED. Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWA	NCE ·
REQUIRED. c. Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED d. Formal drawings are now REQUIRED. Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAY AND ISSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.	
REQUIRED. c. Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED d. Formal drawings are now REQUIRED. Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAY AND ISSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER. Attachmental	
REQUIRED.  c. Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED  d. Formal drawings are now REQUIRED.  Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAI AND ISSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.  Attachmenta:  Examiner is Amendment  Examiner is Amendment  Examiner in therview Summary Record. PTOL- 413  REQUIRED  C. ADD SERIAL NUMBER, DATE OF THE NOTICE OF Informal Application, PTO-182  Notice of Informal Application, PTO-948	 NCE
REQUIRED.  C. Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED  d. Formal drawings are now REQUIRED.  Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAI AND ISSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.  Attachments  Examiner interview Summary Record. PTOL- 413  Respons for Allowance  Listing of Bonded Drailismen	 NCE
REQUIRED.  C. Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED  d. Formal drawings are now REQUIRED.  Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAI AND ISSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.  Attachmenta:  Examiner's Amendment Examiner interview Summary Record. PTOL- 413 Resears for Allowance  Keesons for Allowance  Recourd and an are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION  Attached EXAMINER'S AMENDMENT. CORRECTION  AND ISSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.  Attached Examiner is Amendment Examiner interview Summary Record. PTOL- 413 Examiner	 NCE
REQUIRED.  C. Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED  d. Formal drawings are now REQUIRED.  Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAI AND ISSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.  Attachmenta:  Examiner's Amendment Examiner's Amendment State of Informal Application, PTO-182 Rescons for Allowance Notice of References Cited, PTO-892 Information Disclosure Citation, PTO-1449	
REQUIRED.  C. Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED  d. Formal drawings are now REQUIRED.  Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAI AND ISSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.  Attachmenta:  Examiner's Amendment Examiner's Amendment State of Informal Application, PTO-182 Rescons for Allowance Notice of References Cited, PTO-892 Information Disclosure Citation, PTO-1449	 NCE
REQUIRED.         c.       Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED         d.       Formal drawings are now REQUIRED.	 NCE
REQUIRED. C. Approved drawing corrections are described by the exeminer in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED. C. Formal drawings are now REQUIRED. C. Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAI AND ISSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER. Attachmenta: Examiner is Amendment Seasons for Allowance Notice of References Clied. PTOL-413 Ressons for Allowance Notice of References Clied. PTO-182 Notice of References Clied. PTO-182 Notice of References Clied. PTO-1449 NELLING Clied of References Clied. PTO-1449 NELLING Clied Status PHILE K. NGUYEN	 NCE
REQUIRED.         c.       Approved drawing corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED         d.       Formal drawings are now REQUIRED.	NCE
REQUIRED.  C. Approved drawings corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED  d. Formal drawings are now REQUIRED.  Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAL AND (SSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.  Altachmenta:  Examiner interview Summary Record. PTOL-413  Response for Allowance Notice of References Cited, PTO-892 Information Disclosure Citation. PTO-1449  PHU K, NGUYEN PRIMARY EXAMINER	
REQUIRED.  C. Approved drawings corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED  d. Formal drawings are now REQUIRED.  Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAL AND (SSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.  Altachmenta:  Examiner interview Summary Record. PTOL-413  Response for Allowance Notice of References Cited, PTO-892 Information Disclosure Citation. PTO-1449  PHU K, NGUYEN PRIMARY EXAMINER	 NCE
REQUIRED.  C. Approved drawings corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED  d. Formal drawings are now REQUIRED.  Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAL AND (SSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.  Altachmenta:  Examiner interview Summary Record. PTOL-413  Response for Allowance Notice of References Cited, PTO-892 Information Disclosure Citation. PTO-1449  PHU K, NGUYEN PRIMARY EXAMINER	 NCE
REQUIRED.  C. Approved drawings corrections are described by the examiner in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED  d. Formal drawings are now REQUIRED.  Any response to this letter should include in the upper right hand corner, the following information from the NOTICE OF ALLOWAL AND (SSUE FEE DUE: ISSUE BATCH NUMBER, DATE OF THE NOTICE OF ALLOWANCE, AND SERIAL NUMBER.  Altachmenta:  Examiner interview Summary Record. PTOL-413  Response for Allowance Notice of References Cited, PTO-892 Information Disclosure Citation. PTO-1449  PHU K, NGUYEN PRIMARY EXAMINER	
REQUIRED.         c. □ Approved drawing corrections are described by the exeminer in the attached EXAMINER'S AMENDMENT. CORRECTION REQUIRED.         d. □ Formal drawings are now REQUIRED.	
REQUIRED.         c. □ Approved drawing corrections are described by the exeminer in the attached EXAMINER'S AMENDMENT. CORRECTION (REQUIRED).         d. □ Formal drawings are now REQUIRED.	

1

		······	<b>`</b> `					
		Notice of Refer	rences Cited	Application	No. Applicant 48,269 CHA	(s) 4-U		
		nouce of neter	ences cheu	Examiner CL-1		Group Art Unit	Page	of
		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	U.S. PATENT DOCUM	MENTS		I	
*		DOCUMENT NO.	DATE	······································	NAME		CLASS	SUBCLASS
¥	A	5,692,213	10/16/95	GOLPBER	G et al.		345	302
X	8	5,675,511	12/21/95		et al.		345	302
×	С	5,767,846	10/10/15	NAKAMUR			345	302
	D							•
L	Ε	· ·						
	F	**						
	G							
	н						· .	
	1							
	J				<u> </u>	· .		
	ĸ				• -			
$\vdash$	L						·····	· · · · · · · · · · · ·
<u> </u>	м							
*				FOREIGN PATENT DOC				
-	N	DOCUMENT NO.	DATE	COUNTRY	NAM	1E	CLASS	SUBCLASS
Η	0							· · · · · · · · · · · · · · · · · · ·
	P		· · · · · · · · · · · · · · · · · · ·					
_	à							
	R	,	· · · · · · · · · · · · · · · · · · ·	······································	-			
	S	······································			_			
	т			······	· · ·			
				NON-PATENT DOCUM		·····		I
*			OCUMENT (Indudi	ng Author, Title, Source, a		÷ .	· ·	DATE
					ing to this out to all the second	· · ·		
	υ	•				•		
Щ					·····		•	
	v	· · ·						
			· .					
•	w							
					· · · ·	•		
	x	······································			<b>I</b> ,			
	]	······································	* A copy of this r	eference is not being funis	shed with this Office acti	on.		
		and Trademark Office	(See Manual o	f Patent Examining Proce	dure, Section 707.05(a)	1	Paper No	5

0. 1997-417-381/62700



UNITED STATES : CPARTMENT OF COMMERCE Patent and Trademark Office

## NOTICE OF ALLOWANCE AND ISSUE FEE DUE

1.141/0902

JEFEREY C HOOD CONLEY ROSE & TAYON P D BOX 3267 HOUSTON TX 77253-3267

APPLIC	ATION NO.	FILING DATE	TOTAL CLAIMS	EXAM	NER AND GROUP ART		DATE MAILED
	08/748,26	9  1/13/	96 1020	V0, C	•	2	772 0970279
First Named Applicant	CHAD		ĸ	WORLK.		······································	
TLE OF VENTION	MPES LECUD DECODE AND	ER SYSTEM System og	AND METHON INTROLLER F	HAVING A UNCTIONS	UNIFIED MEN	ΜΟΡΥ ΓΩΝ	TRANSPORT
ATTYBI	DOCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN. TYPE	BMALL ENTITY	FEE DUE	DATE DUE

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED.

THE ISSUE FEE MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED.</u>

#### HOW TO RESPOND TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above. If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
<ul> <li>A. If the status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or</li> <li>B. If the status is the same, pay the FEE DUE shown</li> </ul>	A. Pay FEE DUE shown above, or
above.	B. File verified statement of Small Entity Status before, or with, payment of 1/2 the FEE DUE shown above.
ISSUE FEE. Even if the ISSUE FEE has already been p	eturned to the Patent and Trademark Office (PTO) with your bald by charge to deposit account, Part B Issue Fee Transmittal he ISSUE FEE to your deposit account, section "4b" of Part tra copy of the form should be submitted.
II. All communications regarding this application must give Please direct all communications prior to issuance to Bo	
······································	lications filed on or after Dec. 12, 1980 may require payment of tee's responsibility to ensure timely payment of maintenance

PATENT AND TRADEMARK OFFICE COPY PTOL-85 (REV. 10-96) Approved for use through 06/30/89. (0651-0033)

"U 8 GPO. 1998-437-639/60023

						• •	
				•		• •	
						· ·	
• .		•			•	e e e e	
	· ·						1.0 1
						. •	
					•		. * · ·
				· . · ·			
							· · ·
						AABV	
			ч. •		BESI	COPY	•
		·			· .	· .	
. •						•	
	· .	. '		2	. '.		
			AT 8—188VE	FEE TRANS	MITTAL	berg and the second second	•
	Complete and mail this for	m, together with applicable	) fees, t, x 181			Gi 1 A 1000	111
				nt Commissio Igton, D.C. 202	oner for Patente 131	UL LU1330	17.
	1/2						
	through 4 should be completed	his form should be used for in where appropriate. All further o rdens and notification of mainte	orrespondence includin	ng the lesue Fee	Note: The certificate of mallings of the lasue i	of mailing below can only be use Fee Transmittel. This certificate (	ed for domestic cannot be used
	Receipt, the Patent, advance o correspondence address as in specifying a new corresponde	woled between assinu betwo	or directed otherwise in	Block 1, by (a)		nying papers. Each additional pa drawing, must have its own certifi	per, such as an oata of mailing:
	maintenance fee notifications.	DREBS (Note: Legibly mark-up with an	· · · · · · · · · · · · · · · · · · ·		1	Certificate of Mailing is issue Fee Transmittal is being	deposited with
			-	EIVED	the United States Por	ital Service with sufficient poste dressed to the Box Issue Fee ad	e for first class
		N C EDGE DEGES & TANON			TUB Dana ukindilagi na	uw.	
	1	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		2 6 1998	MARI	A KOVACS	(Depositor's name)
	en statistica i da la companya da comp	a in vzaskistu	-	11	Ma	ia Knact	(Signature)
	·····		* **** 		Oct	0 21-1998	(Date)
	APPLICATION NO.	FILING DATE	G BUD 1		EXAMINER AND GR	2.27.2	DATE MAILED
	Containent						
	Applicant	•		41 - ¥14		· · · · · · · · · · · · · · · · · · ·	<u> </u>
	NVENTION	TOTOLER SYSTEM A AND SYSTEM CON	ND METHOD H TRAACER FUN	KANANG (K KANANG K	AMERICA CITY FIE	IMPRY FOR TRANS	APPO (MR
			·				
	ATTYS DOCKET NO.	CLASS-BUBCLASS	BATCH NO.	APPLN. TYPE	BMALL ENTITY	FEE DUE	DATE DUE
		216200 485		53 UT	ILITY D	4.1.3210,344	17:18:07:00
				0 Foundation		+30,00	
	P-2892 1. Change of correspondence a	ddress or indication of " Fee Add			on the patent front page,	"")	a Tavon
	P-2892 1. Change of correspondence a Use of PTO form(e) and Cus	tomer Number äre recommended	, but not required.	. (1) the names ( stiomeys or a)	of up to 3 registered pai pents OR, alternatively,	ent <u>1 Conley; Rose</u> (2)	
	P-2892 1. Change of correspondence a Use of PTO form(e) and Cus Change of correspondence PTO/8b/122) attached.	tomer Number are recommended e address (or Change of Corresp	l, but not required. Iondence Address form	(1) the names storneys or a the name of member a reg and the names	of up to 3 registered pai gents OR; alternatively, a single firm (having a ilatered attorney or agi of up to 2 registered pai	ent <u>Conley, Rose</u> (2) • a ent 2 Jeffrey C. H	
	P-2892 1. Change of correspondence a Use of PTO form(e) and Cus Change of correspondence PTO/8b/122) attached.	tomer Number äre recommended	l, but not required. Iondence Address form	(1) the names storneys or a the name of member a reg and the names	of up to 3 registered pai gents OR, alternatively, a single firm (having a latered attorney or agi of up to 2 registered pai ents, if no name is flated	ent <u>Conley, Rose</u> (2) • a ent 2 Jeffrey C. H	
	P-2892 1. Change of correspondence a Use of PTO form(a) and Cus C Change of correspondence PTO/SB/128) attached. T*Fee Addrese* indication ( 3. A88/GNEE NAME AND RE	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BIDENCE DATA TO BE PRINTE!	, but not required. ondence Address form PTO/8B/47) atteched. D ON THE PATENT (prin	(1) the names stiomeys or sp the name of member a reg and the names stiomeye or sp name will be pi	of up to 3 registered pai pents OR, eliternatively, a single firm (having a listered attorney or ag of up to 3 registered pai ente, if no name is listed inited.	ent <u>1 Conley, Rose</u> (2) <sup>8</sup> ant) <u>2</u> Jeffrey C. H ient 3 	ood
	P-2892 1. Change of correspondence a Use of PTO form(e) and Cus C) Change of correspondence PTO/SB/122) attached. C) "Fee Address" Indication ( S. ASSIGNEE NAME AND REI PLEASE NOTE: Unless an Indication of assignee data if	tomer Number are recommended te address (or Change of Corresp or "Fee Address" Indication form	, but not required. condence Address form PTO/8B/47) attached. D ON THE PATENT (prin seignes data will appear o mant has bean previous)	(1) the names of storneys or ag the name of member a reg and the names attomeye or ag name will be pi it or type) on the patent. y submitted to	of up to 3 registered pai pents OR; ellematively, a singte finn, flaving a listered attorney or ag of up to 3 registered pai ents. If no name is listed finied. Its. The following fees a of Patents and Trade Es lissue Fee	ent <u>Conley, Rose</u> (2) e a ant) <u>2</u> Jeffrey C. H ent 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	ood
	P-2892 1. Change of correspondence a Use of PTO form(e) and Cus C) Change of correspondence PTO/SB/122) attached. C) "Fee Address" Indication ( S. ASSIGNEE NAME AND REI PLEASE NOTE: Unless an Indication of assignee data if	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BIDENCE DATA TO BE PRINTE! Besignee is identified below, no a s only appropriate when an assign ad under separate cover. Comple	, but not required. condence Address form PTO/8B/47) attached. D ON THE PATENT (prin asignes data will appear mant has bean previous) stion of this form is NOT a	(1) the names of storneys or ag the name of member a reg and the names attomeye or ag name will be pi it or type) on the patent. y submitted to	of up to 3 registered pai pents OR; ellematively, a singte finn, flaving a listered attorney or ag of up to 3 registered pai ents. If no name is listed finied. Its. The following fees a of Patents and Trade Es lissue Fee	ent <u>1 Conley, Rose</u> (2) <sup>8</sup> ant) <u>2</u> Jeffrey C. H ient 3 	ood
	P-2892 1. Change of correspondence a Use of PTO form(e) and Cus E) Change of correspondence PTO/SB/128) attached. T/O/SB/128) attached. S. ASSIGNEE NAME AND REI PLEASE NOTE: Unless and Inclusion of assignee data if the PTO or is being submitt filling an easignment. (A) NAME OF ASSIGNEE	tomer Number are recommended to address (or Change of Corresp or "Fee Address" Indication form BIOENCE DATA TO BE PRINTE! sedignes is identified below, no as s only appropriate when an assign	, but not required. condence Address form PTO/88/47) attached. D ON THE PATENT (prin seignes data will appear- mant has been previously tion of the form is NOT e ration	(1) the names storneys or sy the name of member a reg and the names attorneys or so name will be pu it or type) on the patent. y submitted to a subelilities for	of up to 3 registered pai pents OR; ellematively, a single finm (having a listered attorney or ag of up to 2 registered pai ents. If no name is listed finited. te. The following fees a of Patents and Trade El Issue Fee (C) Advance Order - th. The following fees o	ent <u>1 Conley, Rose</u> (2) a <u>1</u> anti <u>2 Jeffrey C. H</u> anti <u>3</u> e enclosed (make check payable marka): e of Copies <u>1 n (ten)</u> r deficiency in these face should	ood
	P-2892 1. Change of correspondence as Use of PTO form(s) and Cus E) Change of correspondence PTO/BB/128) attached. Tro/BB/128) attached. S. A88/GNEE NAME AND REI PLEASE NOTE: Unless on Inclusion of assignee data it the PTO or is being submitt filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY & S Please check the appropriate	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BIDENCE DATA TO BE PRINTE/ assignee to Identified below, no a sonly appropriate when an assign ad under separate cover. Comple LSI Logic Corpor TATE OR COUNTRY) Milp: a assignee category Indicated bel	, but not required. condence Address form PTO/8B/47) attached. DON THE PATENT (prin asignee data will appear mant has been previous) attor of the form is NOT a ration itas, CA low (will not be printed on	(1) the names stioneys or as the name of member a reg and the names stioneys or ag name will be pu to r type) on the patent. y submitted to a subeliture for	of up to 3 registerring pai parts OR; eliternatively, a single fining (having a listered attorney or ag of up to 8 registered pai ente. If no name is listed finited. I. The following fees a of Patents and Trade [5] Issue Fee [6] Advance Order - ( 4b. The following fees o DEPOSIT ACCOUN	ent <u>1 Conley, Rose</u> (2) a <u>1</u> anti <u>2 Jeffrey C. H</u> anti <u>3</u> e enclosed (make check payable marka): e of Copies <u>1 n (ten)</u> r deficiency in these face should	ood
	P-2892      Change of correspondence a     Use of PTO form(s) and Cus     Dhange of correspondence     PTO/SB/122) attached.     "Fee Address" indication (     S. ASSIGNEE NAME AND RE     PLEASE NOTE: Unless an     Industion of assignment.     (A) NAME OF ASSIGNEE     (B) RESIDENCE: (CITY & S     Please check the appropriat     Individual G corpor	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BIOENCE DATA TO BE PRINTE! as only appropriate when an assign ad under separate cover. Comple LSI Logic Corpor TATE OR COUNTRY) Milp: a assignee category indicated bei nation or other private group entity	, but not required. condence Address form PTO/88/47) attached. D ON THE PATENT (prin signes data will appear mant has been previously attached been previously tion of this form is NOT a cation itas, CA low (will not be printed on y government	(1) the names of a storneys or a storneys or a reg and the names of member a reg and the names attorneys or ag name will be provided in the patent.	of up to 3 registered pai pents OR; etternetively, a single fining (having a listered attorney or ag of up to 3 registered pai ente, if no name is listed finied.	ent <u>1 Conley, Rose</u> (2) a ant) <u>2 Jeffrey C. H</u> ent s s s e enciceed (make check payable marks): of Copies <u>1 n (ten)</u> r deficiency in these fees should T NUMBER <u>12-2252</u>	ood
	P-2892      Change of correspondence a     Use of PTO form(s) and Cus     Dhange of correspondence     PTO/SB/122) attached.     "Fee Address" indication (     S. ASSIGNEE NAME AND RE     PLEASE NOTE: Unless an     Industion of assignment.     (A) NAME OF ASSIGNEE     (B) RESIDENCE: (CITY & S     Please check the appropriat     Individual G corpor	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BIOENCE DATA TO BE PRINTE! assignee to Identified below, no as sonly appropriate when an assign ad under separate cover. Complet LSI Logic Corpor TATE OR COUNTRY) Milp: a assignee category indicated bel nation or other private group entity ENTS AND TRADEMARKS is re	, but not required. condence Address form PTO/8B/47) attached. D ON THE PATENT (prin seignes data will appear of mant has been previous) attaches been previous) att	(1) the names stioneys or as the name of member a reg and the names stioneys or ag name will be pr it or type) on the patent. y submitted to a subeliture for h the patent) perfect to the appl	of up to 3 registered pai pents OR; etternetively, a single fining (having a listered attorney or ag of up to 3 registered pai ente, if no name is listed finied.	ent <u>1 Conley, Rose</u> (2) a <u>2</u> Jeffrey C. H ant <u>2 Jeffrey C. H</u> ant <u>3</u> a enciceed (make check payable marks): a f Coplee <u>1 n (ten)</u> r deficiency in these fees should T NUMBER <u>12-2252</u> RA COPY OF THIS FORM)	ood
	P-2892  1. Change of correspondence at Use of PTO form(s) and Cus ED Change of correspondence PTO/BB/122) attached.  3. A88iGNEE NAME AND REI PLEASE NOTE: Unless an Inclusion of assignee data it the PTO or is being submitt filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY & S Please check the appropriat individual incorport The COMMISSIONER OF PAT (Authorized Signature) Sandeep Jagg1	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BIOENCE DATA TO BE PRINTE! assignes to Identified below, no as assignes to Identified below, no as as only appropriate when an assign ad under separate cover. Comple LSI Logic Corpor TATE OR COUNTRY) Milp: a assignes category indicated bel nation or other private group entity	, but not required. bondence Address form PTO/8B/47) attached. DON THE PATENT (prin asignee data will appear mant has been previously attorn of this form is NOT a cation itas, CA low (will not be printed on y government quested to apply the isau (Date) .331 CC.	(1) the names storneys or sy the name of member a reg and the name storneys or sy name will be pi or the patent. y submitted to a substitue for in the patent.	of up to 3 registered pai parts OR; eliternatively, a single fining (having a latered attorney or ag of up to 3 registered pai ente, if no name is listed finited. I.e. The following fees a of Patents and Trade [5] Issue Fee (2] Advance Order - ( Advance Order - ( Advance Order - ( Calton Identified above.	ent <u>1 Conley, Rose</u> (2) e a ant) <u>2 Jeffrey C. H</u> ent of Copies <u>1 n (ten)</u> r deficiency in these fees should T NUMBER <u>12-2252</u> RA COPY OF THIS FORM) # of Copies <u>10 (ten)</u>	ood
	P-2892  1. Change of correspondence at Use of PTO form(s) and Cus  C) Change of correspondence of PTO/Bb/122) attached.  TO/Bb/122) attached.  "Fee Address" indication (  3. ASSIGNEE NAME AND REI PLEASE NOTE: Unless an - Instusion of assignee data it the PTO or is being submitt filing an assignment.  (A) NAME OF ASSIGNEE  (B) RESIDENCE: (CITY & S Please check the appropriat individual individual individual individual Sandeep Jagg1 NOTE; The Issue Fee will for	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BIDENCE DATA TO BE PRINTE/ assignee is identified below, no as sonly appropriate when an assign ad under separate cover. Comple LSI Logic Corpor TATE OR COUNTRY) Milp: a assignee category indicated bel nation or other private group entity ENTE AND TRADEMARKS 18 re 1974 Reg. 43	, but not required. condence Address form PTO/8B/47) attached. D ON THE PATENT (prin asignee data will appetr mant has been previously attan of this form is NOT a cation itas, CA low (will not be printed on y government quested to apply the issu (Date) Dct. 2 an the applicant; a regist	(1) the names storneys or sy the name of member a reg and the name storneys or sy name will be pi or the patent. y submitted to a substitute for in the patent. y submitted to a substitute for in the patent. 21, 198 Bred attorney []	of up to 3 registered pai pents OR; etternetively, a single fining (having a listered attorney or ag of up to 3 registered pai ente, if no name is listed finied.	ent <u>1 Conley, Rose</u> (2) e a ant) <u>2 Jeffrey C. H</u> ent of Copies <u>1 n (ten)</u> r deficiency in these fees should T NUMBER <u>12-2252</u> RA COPY OF THIS FORM) # of Copies <u>10 (ten)</u>	ood
	P-2892      Change of correspondence at Use of PTO form(e) and Cus     Dhange of correspondence at Use of PTO form(e) and Cus     TO/SB/128) attached.     PTO/SB/128) attached.     "Fee Address" Indication (     S. ASSIGNEE NAME AND REI PLEASE NOTE: Unless an I Individual I Individual I Inditi Individual I Ind	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BiDENCE DATA TO BE PRINTE! BiDENCE DATA TO BE PRINTE! DATA TO BE PRINTE! BIDENCE DATA TO BE PRINTE! LO SI COT DATA TO BE PRINTE! LO SI COT DATA TO BE PRINTE! BIDENCE DATA TO BE PRINTE! BIDENCE DATA TO BE PRINTE! LO SI COT DATA TO BE PRINTE! BIDENCE DATA TO BE PRINTE! LO SI COT DATA TO BE PRINTE! BIDENCE DATA TO BE PRINTE! LO SI COT DATA TO BE PRINTE! LO SI COT DATA TO BE PRINTE! BIDENCE DATA TO BE PRINTE! LO SI COT DATA TO BE PRINTE! LO SI COT DATA TO BE PRINTE! BIDENCE DATA TO BE PRINTE! BIDENCE DATA TO BE PRINTE! LO SI COT DATA TO BE PRINTE! BIDENCE DATA TO BE PRINTE! BIDENCE DATA TO BE PRINTE! LO SI COT DATA TO BE PRINTE! BIDENCE DATA TO BE PR	, but not required. condence Address form PTO/88/47) atteched. DON THE PATENT (prin asigned data will appear, mant has been previously tition of this form is NOT e cation (cation (cation)	(1) the names storneys or si the name of member a reg and the names storneys or so name will be pi tor type) on the patent. y submitted to a substitute for he he patent) be Fee to the appl 21, 9 98 stord attomay and imme will vary	of up to 3 registered par sents OR, eliternatively, a elingte firm (having a jaterrad attorney or ag of up to 8 registered par ents, if no name is listed inted. I. The following fees al of Patents and Trade [2] Issue Fee [2] Advance Order - (ENCLOSE AN EXT (ENCLOSE AN EXT (EX) Issue Fee [2] Advance Order - (EX) Issue Fee [2] Advance Order - (EX) Issue Fee [2] Advance Order - [3] Issue Fee [2] Advance Order - [3] Issue Fee [2] Advance Order - [3] Issue Fee [3] Issue Fee [3] Advance Order - [4] Issue Fee [3] Issue Fee [4] Advance Order - [6] Issue Fee [4] Advance Order - [6] Issue Fee	snti       1 Conley, Rose         (2)       2 Jeffrey C. H         snti       10 (Len)         state       10 (Len)         state       10 (Len)         state       10 (Len)	o o d = to Commissioner be charged to: 1748263
	P-2892  1. Change of correspondence at Use of PTO form(s) and Cus PTO/8B/128) attached. TrO/8B/128) attached. TrO/8B/128) attached. TrO/8B/128) attached. S. ASSIGNEE NAME AND REI PLEASE NOTE: Unless an - Instusion of assignee data it the PTO or is being submitt filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY & S Please check the appropriat individual Comport The COMMISSIONER OF PAT (Authorized Signature) SAndeep Jagg1 NOTE: The Issue Fee will rDTC or agent; or the assignee or oth Trademark Office. Burden Hour Statement: Ti depending on the needs of th to complete this form should	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BIDENCE DATA TO BE PRINTE! assignes is identified below, no a sonly appropriate when an assign ad under separate cover. Complet LSI Logic Corpor TATE OR COUNTRY) Milp: a assignes category indicated bel nation or other private group entity ENTE AND TRADEMARKS IS re Reg. 43 be accepted from anyone other the party in interest as shown by the	, but not required. condence Address form PTO/8B/47) attached. D ON THE PATENT (prin asignee data will appetr mant has been previously attan of this form is NOT a cration itas, CA (Date) government quested to apply the issu- (Date) .331 Dct. 2 an the applicant; a regist he records of the Patent of the omy site complete. The ints on the amount of the ion Officer, Patent and	(1) the names storneys or sy the name of member a reg and the name storneys or sy name will be pu or the patent. y submitted to a substitute for a substitute for the patent. y submitted to a substitute for the patent. y submitted to the patent. y submitted to a substitute for the patent. y submitted to a substitute for the patent. y submitted to a substitute for the patent. y submitted to the patent. y submitted t	of up to 3 registered par sents OR, eliternatively, a elingte firm (having a jaterrad attorney or ag of up to 8 registered par ents, if no name is listed inted. I. The following fees al of Patents and Trade [2] Issue Fee [2] Advance Order - (ENCLOSE AN EXT (ENCLOSE AN EXT (EX) Issue Fee [2] Advance Order - (EX) Issue Fee [2] Advance Order - (EX) Issue Fee [2] Advance Order - [3] Issue Fee [2] Advance Order - [3] Issue Fee [2] Advance Order - [3] Issue Fee [3] Issue Fee [3] Advance Order - [4] Issue Fee [3] Issue Fee [4] Advance Order - [6] Issue Fee [4] Advance Order - [6] Issue Fee	snti       1 Conley, Rose         (2)       2 Jeffrey C. H         snti       10 (Len)         state       10 (Len)         state       10 (Len)         state       10 (Len)	o o d = to Commissioner be charged to: 1748269
	P-2892  1. Change of correspondence at Use of PTO form(s) and Cus PTO/SB/128) attached. Tr/SB/128) attached. Tr/SB/128) attached. S. ASSIGNEE NAME AND REI PLEASE NOTE: Unless en Inclusion of assignee data it the PTO or is being submitt filling an easignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY & S Please check the appropriat Individual Corport The COMMISSIONER OF PAT (Authorized Signature) Sandeep Jagg1 NOTE; The Issue Fee will MOTE or agent; or the assignee or of Trademark Office. Burden Hour Statement: Ti depending on the needs of U to complete this form should Office, Washington, D.C. 20	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BIOENCE DATA TO BE PRINTE! assignee to Identified below, no as sonly appropriate when an assign ad under separate cover. Complet LSI Logic Corpor TATE OR COUNTRY) Milp: a assignee category indicated bel ration or other private group entity ENTS AND TRADEMARKS IS re Reg. 43 to accepted from anyone other th way party in interest as shown by the his form is estimated to take 0.2 to individual case. Any comment b be sent to the Chief Informati b as ent to the Chief Informati	, but not required. condence Address form PTO/8B/47) atteched. D ON THE PATENT (prin seignee data will appeer ment has been previous) atten of this form is NOT e c at 1 on it as , CA is government quested to apply the less (Date) 331 Dc c . 2 an the applicant; a regist the records of the Patent of the amount of the ison Officer, Patent and R COMPLETED FORM	(1) the names storneys or sig the name of member a reg and the names storneys or sig name will be pit to ritype) on the patent. y submitted to a substitute for a substitute for	of up to 3 registered par sents OR, eliternatively, a elingte firm (having a jaterrad attorney or ag of up to 8 registered par ents, if no name is listed inted. I. The following fees al of Patents and Trade [2] Issue Fee [2] Advance Order - (ENCLOSE AN EXT (ENCLOSE AN EXT (EX) Issue Fee [2] Advance Order - (EX) Issue Fee [2] Advance Order - (EX) Issue Fee [2] Advance Order - [3] Issue Fee [2] Advance Order - [3] Issue Fee [2] Advance Order - [3] Issue Fee [3] Issue Fee [3] Advance Order - [4] Issue Fee [3] Issue Fee [4] Advance Order - [6] Issue Fee [4] Advance Order - [6] Issue Fee	ent <u>1 Conley, Rose</u> (2) e a ant) <u>2 Jeffrey C. H</u> ent of Copies <u>1 n (ten)</u> r deficiency in these fees should T NUMBER <u>12-2252</u> RA COPY OF THIS FORM) # of Copies <u>10 (ten)</u>	o o d = to Commissioner be charged to: 1748263
	P-2892  1. Change of correspondence as Use of PTO form(s) and Cus ED Change of correspondence PTO/BB/128) attached.  5. A88/GNEE NAME AND REI PLEASE NOTE: Unless an Inclusion of assignee data is the PTO or is being submitt filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY & S Please check the appropriat Individual Corros The COMMIBSIONER OF PAT (Authorized Signatura) Sandeep Jage1 NOTE: The Issue Fee will not rademark Office. Burden Hour Statement: TI depending on the needs of U to complete this form should Office, Washington D.C. 20 ADORESS. SEND FEES A	tomer Number are recommended to address (or Change of Corresp for "Fee Address" Indication form BIOENCE DATA TO BE PRINTE! assignee to Identified below, no as sonly appropriate when an assign ad under separate cover. Complet LSI Logic Corpor TATE OR COUNTRY) Milp: a assignee category indicated bel ration or other private group entity ENTS AND TRADEMARKS IS re Reg. 43 to accepted from anyone other th way party in interest as shown by the his form is estimated to take 0.2 to individual case. Any comment b be sent to the Chief Informati b as ent to the Chief Informati	, but not required. bondence Address form PTO/8B/47) attached. D ON THE PATENT (prin asignee data will appear mant has been previous) attacs, CA it as, CA i	(1) the names storneys or sig the name of member a reg and the names attorneys or sig name will be pit to ritype) on the patent. y submitted to a substitute for a substitute fo	of up to 3 registered par sents OR, eliternatively, a elingte firm (having a jaterrad attorney or ag of up to 8 registered par ents, if no name is listed inted. I. The following fees al of Patents and Trade [2] Issue Fee [2] Advance Order - (ENCLOSE AN EXT (ENCLOSE AN EXT (EX) Issue Fee [2] Advance Order - (EX) Issue Fee [2] Advance Order - (EX) Issue Fee [2] Advance Order - [3] Issue Fee [2] Advance Order - [3] Issue Fee [2] Advance Order - [3] Issue Fee [3] Issue Fee [3] Advance Order - [4] Issue Fee [3] Issue Fee [4] Advance Order - [6] Issue Fee [4] Advance Order - [6] Issue Fee	snti       1 Conley, Rose         (2)       2 Jeffrey C. H         snti       10 (Len)         state       10 (Len)         state       10 (Len)         state       10 (Len)	o o d = to Commissioner be charged to: 1748263

1

							•		
	· · ·				•				
	•						, .		
							100 A. 		
. •				-				· · ·	<u> </u>
·				T	ransactio	e		98-10-	26
					<ul> <li>Date in Roblicatio</li> </ul>			PTO Paten	
·						өСсй.	15010.00		
								· · · ·	
•	·								
			•.						
						•		•• •••	#
· •	Plazse type a plus sig	n (+) inside this box	$\longrightarrow$	Appr Patent and Trademan	roved for use the	PT ough 6/30/99	O/89/81 (11/98) OMB 0651-0038		8
			/ 1995, no persona a	Patent and Trademar re required to respond to a	nt Office: U.8, D collection of ini	EPARTMENT	OF COMMERCE		"L
· ·	valid OMB contro	a number.		· ·					
· · · ·				Application Num		08/74 November		<u> </u>	
	POWER O			Filling Date		Kwok K			
		COMPAN	-	Group Art Unit		.27	· · · · · · · · · · · · · · · · · · ·		
		PLICATIO		Examiner Name		P. 1			
(				Attorney Docket		6201-0160	0 / P-2692	ノ	
_		_				_	Contraction of the local division of the loc	-	
	OR	s at Customer	L.	Number	•	PlaceCu Number Label He	Bar Code		
	Practitioner OR Practitioner		L.		Regi	Number	Bar Code Fre		
	Practitioner	s at Customer (s) named bek AVID PURSEL ALPH VESELI	ow:		Regi	Number Label He stration Nur 28,659- 33,807	Bar Code Fre		
	Practitioner	s at Customer (s) named bele AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE	ow: Name		Regi	Number Label He stration Nur 28,659 33,807 34,289 36,202	Bar Code Fre		
	Practitioner	s at Customer (s) named bele AVID PURSEL ALPH VESELI AVNE BAILEY	DW: Name		Regia	Number Label He tration Nur 28,659 33,807 34,289	Bar Code Fre		
	Practitioner	s at Customer (s) named belo AVID PURSEL AVID PURSEL AVID PURSEL AVID EBAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen	Dw: Name ELD I I	te the application is	dentified at	Number Label He stration Nur 28,659 33,807 34,289 36,202 39,714 43,331	Bar Code pro		,
	Practitioner OR Practitioner DA RA RA BF SA as my/our attor all business in t	s at Customer (s) named bek AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HÖPENF ANDEEP JAGG ney(s) or agen he Patent and	ELD I (s) to prosecul Trademark Of	te the application k	dentified at rewith.	Number Label He stration Nur 28,659- 33,807 34,289 36,202 39,714 43,331 pove, and 1	Bar Code pro		, , ,
	Practitioner OR Practitioner DA R BF BF BF BF BF BF BF BF BF BF BF BF BF	s at Customer (s) named belo AVID PURSEL ALPH VESELI AYNE BAILEY VID LUCENTE RUCE HOPENF INDEEP JAGG ney(s) or agen he Patent and the correspond	ELD I (s) to prosecul Trademark Of	te the application k fice connected the for the above-iden	dentified at rewith.	Number Label He stration Nur 28,659- 33,807 34,289 36,202 39,714 43,331 pove, and 1	Bar Code pro		<b>,</b>
	Practitioner OR Practitioner	s at Customer (s) named bek AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu	ELD I (s) to prosecul Trademark Of dence address stomer Numbe	te the application is fice connected the for the above-iden	dentified at rewith.	Number Label He stration Nur 28,659- 33,807 34,289 36,202 39,714 43,331 pove, and 1	Bar Code pro		• • • •
	Practitioner OR Practitioner	s at Customer (s) named belo AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu	ELD t(s) to prosecul Trademark Of dence address stomer Numbe	te the application is fice connected the for the above-iden	dentified at rewith.	Number Label He stration Nur 28,659- 33,807 34,289 36,202 39,714 43,331 pove, and 1	Bar Code pro		<b>,</b>
	Practitioner OR Practitioner DA Red WA BF SA as my/our attori all business in t Please change The above OR Firm Individual Address	s at Customer (s) named belo AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu	DW: Name ELD I t(s) to prosecul Trademark Of dence address stomer Numbe LSI LOGIC C 1551 McCart	te the application is fice connected the for the above-iden ORPORATION hy Bivd., M8: D-100	dentified at rewith.	Number Label He stration Nur 28,659- 33,807 34,289 36,202 39,714 43,331 pove, and 1	Bar Code pro		· · · · · · · · · · · · · · · · · · ·
	Practitioner OR Practitioner DA Practitioner DA R A R A BF BF BA as my/our attor all business in t Please change The above OR N Firm Individual Address Address	s at Customer (s) named belo AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu	DW: Name ELD I I I(s) to prosecul Trademark Of dence address stomer Numbe LSI LOGIC C 1551 McCart Patent Law D	te the application is for the above-iden for the above-iden CORPORATION hy Bivd., M8: D-100 Department	dentified at rewith. htified appli	Number Label He stration Nur 28,659 33,807 34,289 36,202 39,714 43,331 bove, and s cation to:	Bar Code TB Inber In		<b>,</b>
	Practitioner OR Practitioner OR A Practitioner DA RA	s at Customer (s) named belo AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu	Name Name ELD It(s) to prosecul Trademark Of dence address stomer Numbe LSI LOGIC C 1551 McCart Patent Law D MILPITAS	te the application is fice connected the for the above-iden ORPORATION hy Bivd., M8: D-100	dentified at rewith.	Number Label He stration Nur 28,659- 33,807 34,289 36,202 39,714 43,331 pove, and 1	Bar Code pro		<b>,</b>
	Practitioner OR Practitioner OR A Practitioner DA R A R A R A R A R A R A R A R A R A	s at Customer (s) named belo AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu	DW: Name ELD I I I(s) to prosecul Trademark Of dence address stomer Numbe LSI LOGIC C 1551 McCart Patent Law D	te the application is fice connected the for the above-iden ORPORATION hy Bivd., M8: D-100 Department State	dentified at rewith. htified appli	Number           Label He           tration Nur           28,659           33,807           34,289           36,202           39,714           43,331           bove, and for the second s	Bar Code TB Inber In		• • • • • • • • • • • • • • • • • • •
	Practitioner OR Practitioner OR A Practitioner DA RA	s at Customer (s) named belo AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu	DW: Name ELD I t(s) to prosecul Trademark Of dence address stomer Numbe LSI LOGIC C 1551 McCart Patent Law C MILPITAS USA	te the application is fice connected the for the above-iden ORPORATION hy Bivd., M8: D-100 Department State	dentified at rewith. ntified appli 6	Number           Label He           tration Nur           28,659           33,807           34,289           36,202           39,714           43,331           bove, and for the second s	Bar Code TB Inber In		••••••••••••••••••••••••••••••••••••••
	Practitioner OR Practitioner OR A Practitioner DA R A R A R A R A R A R A R A R A R A	s at Customer (s) named bek AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu or	DW: Name ELD I t(s) to prosecul Trademark Of dence address stomer Numbe LSI LOGIC C 1551 McCart Patent Law C MILPITAS USA	te the application is fice connected the for the above-iden ORPORATION hy Bivd., M8: D-100 Department State	dentified at rewith. ntified appli 6	Number           Label He           tration Nur           28,659           33,807           34,289           36,202           39,714           43,331           bove, and for the second s	Bar Code TB Inber In		• • • • • • • • • • • • • • • • • • •
	Practitioner OR Practitioner OR A Practitioner DA RA	s at Customer (s) named bek AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu or Name	DW: Name ELD I t(s) to prosecul Trademark Of dence address stomer Numbe LSI LOGIC C 1551 McCart Patent Law C MILPITAS USA	te the application to fice connected the for the above-iden correction for the above-iden correction for the above-iden sorrection for the above-iden for the above-iden for the above-iden for the above-iden for the above-iden for the above-iden for the above-iden	dentified at rewith. ntified appli 6	Number           Label He           tration Nur           28,659           33,807           34,289           36,202           39,714           43,331           bove, and f           cation to:	Bar Code TB Inber In		
	Practitioner OR Practitioner OR A A A A A A A A A A A A A A A A A A	s at Customer (s) named below AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen the correspond mentioned Cu or Name	Name Name ELD It(s) to prosecul Trademark Of dence address stomer Numbe LSI LOGIC C 1551 McCart Patent Law I MILPITAS USA 408-433-8708	te the application is fice connected the for the above-iden for the above-iden CORPORATION hy Bivd., M8: D-100 Department State S Fax	dentified at rewith. ntified applic	Number           Label He           tration Nur           28,659           33,807           34,289           36,202           39,714           43,331           bove, and f           cation to:	Bar Code TB Inber In		
	Practitioner OR Practitioner OR A A A A A A A A A A A A A A A A A A	s at Customer (s) named bek AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HÖPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu or Name to of Record of file e under 37 CF SIGM	Name         Name         ELD         It(s) to prosecul         Trademark Of         dence address         stomer Numbe         LSI LOGIC C         1551 McCart         Patent Law I         MILPITAS         USA         408-433-8700         the entire interm         R 3.73(b) is entire         IATURE of App	te the application is fice connected the for the above-iden or the above-iden or the above-iden sorrow by Bivd., M8: D-100 Department State S Fax	dentified at rewith. ntified applic	Number           Label He           tration Nur           28,659           33,807           34,289           36,202           39,714           43,331           bove, and f           cation to:	Bar Code TB Inber In		••••••••••••••••••••••••••••••••••••••
	Practitioner OR Practitioner OR A A A A A A A A A A A A A A A A A A	s at Customer (s) named below AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen the correspond mentioned Cu or Name	Name         Name         ELD         It(s) to prosecul         Trademark Of         dence address         stomer Numbe         LSI LOGIC C         1551 McCart         Patent Law I         MILPITAS         USA         408-433-8700         the entire interm         R 3.73(b) is entire         IATURE of App	te the application is fice connected the for the above-iden for the above-iden CORPORATION hy Bivd., M8: D-100 Department State S Fax	dentified at rewith. ntified applic	Number           Label He           tration Nur           28,659           33,807           34,289           36,202           39,714           43,331           bove, and f           cation to:	Bar Code TB Inber In		
	Practitioner OR Practitioner OR A Practitioner DA R R R R R R R R R R R R R R R R R R	s at Customer (s) named bek AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu or Name of Record of the e under 37 CF Sign DAVID G. KJUUM	Name         Name         ELD         t(s) to prosecul         Trademark Of         dence address         stomer Numbe         LSI LOGIC C         1551 McCart         Patent Law D         MILPITAS         USA         408-433-8708         the entire interm         R 3.73(b) is entire         IATURE of App         PURSEL         MUQUU	te the application is fice connected the for the above-iden for the above-iden CORPORATION hy Bivd., M8: D-100 Department State S Fax	dentified at rewith. ntified applic	Number           Label He           tration Nur           28,659           33,807           34,289           36,202           39,714           43,331           bove, and f           cation to:	Bar Code TB Inber In		
	Practitioner OR Practitioner OR Practitioner DA R A R A R A R A R A R A R A R A R A	s at Customer (s) named bek AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu or Name of Record of f e under 37 CF SiGM DAVID G. A JULU JO / M	Name         Name         ELD         t(s) to prosecul         Trademark Of         dence address         stomer Numbe         LSI LOGIC C         1651 McCart         Patent Law D         MILPITAS         USA         408-433-8700         the entire interm         R 3.73(b) is entire         IATURE of App         PURSEL         MILPITAK	te the application to fice connected the for the above-iden or the above-iden correstion to the above-iden for the above-iden f	dentified at rewith. ntified appli at CA 408-433	Number           Label He           tration Nur           28,659           33,807           34,289           36,202           39,714           43,331           bove, and f           cation to:           ZIP           -7770	Bar Code rre inber i		
	Practitioner OR Practitioner OR Practitioner DA R A BF BA as my/our attor all business in t Please change The above OR The above OR Firm Address Address City Country Telephone I am the: Abplicant Assignee Certificat Name Bignalure Date Ideut Stateme	s at Customer (s) named bek AVID PURSEL ALPH VESELI AYNE BAILEY AVID LUCENTE RUCE HOPENF ANDEEP JAGG ney(s) or agen he Patent and the correspond mentioned Cu or Name of Record of f e under 37 CF SiGN DAVID G. LUCH In This form is certify the correspond or cr Name	DW:         Name         ELD         ELD         It(s) to prosecul         Trademark Of         dence address         stomer Numbe         LSI LOGIC C         1551 McCart         Patent Law D         MILPITAS         USA         408-433-8700         the entire interm         R 3.73(b) is entire         IATURE of App         PURSEL         TAURE of App         PURSEL         MILPITAN	te the application is fice connected the for the above-iden for the above-iden CORPORATION hy Bivd., M8: D-100 Department State S Fax	dentified at rewith. httfied appli- b CA 408-433 of Record	Number           Label He           tration Nur           28,659           33,807           34,289           36,202           39,714           43,331           bove, and f           cation to:           ZIP           -7770	Bar Code TB Inber In		

÷.

· ·		Transactin Date inte Applicati	w <sup>a</sup> jua -	USPTO Paten val (PAIR) system
			•	
			e Alexandria	
• .		· ·		
			•	• •
VC		4100	, ,	XI
· •			· •	054
IN THE	UNITED STATES PATEN	r and trade	MARK O	FFICE
	•		· · ·	
re Applicatio	<u>pn 01 :</u> Kwok Kit Chau			с. 21
	· · · · · · · ·		2772	
rial No. :	08/748,269	<u>Group Art Unit :</u>	2772 Vo, P.	
led :	November 13, 1996	Examiner :		
or:	MPEG Decoder System And	Atty Docket :	5201-01600	
• •	Method Having A Unified Memory For Transport Decode And System	I hereby certify that this corre Service as First Class Mail in	an envelope addressed to	b: Assistant Commissioner
	Controller Functions	for Patents, Washington D.C.		aled below:
			Maria Kovaca	there
		0 etober 21, 19	98 Mai	Signature
			·	· · · · · · · · · · · · · · · · · · ·
SI	UBMISSION OF FORMAL DRAWING	S PURSUANT TO 3	7 C.F.R. §1.85	
fficial Drafts	man	· .		
	1		_ ·	
sistant Com	nissioner of Patents			
ssistant Comn ashington, D.	nissioner of Patents C. 20231	PUNIA	6 1998	ţ

Applicant hereby substitutes the enclosed formal drawings for those presently in the above referenced application.

Respectfully submitted,

Sandeep Jaggi


Reg. No. 43,331


408/954-4923 Date: Oct.21, 1998


Milipitas, CA 95035


LSI Logic Corporation 1551 McCarthy Blvd., MS D-106


Page 1 of 1













SONY EX. 1002 Page 132


BY .	CLASS	SUPCLASS
DRAFTSMAN		



6/16

· · ·	· · ·				· , .	· .		
		· · · · ·					· · · ·	
						•		
						:		
AFPROVE BY DRAFTSMA	CLASS SI	JBCLASS	-	• * •.* •				
<u></u>	······	<b>-</b>		7/16	· · · · · · · · · · · · · · · · · · ·			
		Anchor & B-Frame PAL 6,497,280 (1.305)	3,610,016	4,865,855		4 585 889	11,363,135	
		Compress Anch NTSC 5,667,840 (1.367)	3,610,016	4,669,645		5743891	10,337,485	
	l mory Partition	Frame PAL 10,229,760 (2.056)		······		2.658.417	13,290,607	68
	Table 1 MPEG Decoder: Memory Partition	Compress B-Frame NTSC P/ 8,570,880 10 (2.067)	· · · ·			4.645.859	11,435,517	FIG. 6B
		hor & Segment B PAL: 40 segments 8,985,600 (1.806)	3,610,016	4,865,855		2,097,569	13,851,455	:
		Compress Anchor & Segment B NTSC: 3.267 segments PAL: 40 segme 8,778,240 (1.8) (2.117) (1.8)	3,610,016	4,669,645		2,633,491	13,447,885	· · · · · · · · · · · · · · · · · · ·





APPROVED O.G. FIG BY CLASS SUBCLASS DRAFTSMAN

9/16

٦	IG,	0.G. F	APPROVED
s	SUBCLASS	CLASS	BY
			DRAFTSMAN
			PHAFISMAN

	D,	
	NTSC	PAL
Video Frames (incl. compressed)	10,583,248	10,790,608
VBV Buffer	1,805,008	1,805,008
Video Decode Buffer	430,765	520,575
Video-Display Sync Buffer	500,000	600,000
Audio Buffer	28,672	28,672
Audio-Video Latency Buffer	19,200	23,040
Audio-Display Sync Buffer	12,800	15,360
Transport Buffer	8,192	8,192
Jitter Buffer (4ms)	60,000	60,000
PES Header Overhead	20,000	20,000
OSD	675,840	808,192
MIPS Code and Data	2,633,491	2,097,569

10/16

FIG. 9

APPROVED	O.G. FIG.	
BY	CLASS	SUBCLASS
DRAFTSMAN		


	Bandwidth	vidth
	(Mbyte/sec)	/sec)
	NTSC	PAL
Channel In/Out	18.82	15.98
Motion Compensation	72.70	72.59
Store	38.29	38.23
Display & OSD	30.38	30.38
TOTAL	160.19	157.18


. 1


11/16

 Writh 16x1M SDRAM running at 100 MHz, Bandwidth Av is 200Mbyte/sec
 Expecting 20Mbyte/sec for MIPS Code and Data

FIG. 10








APPROVED	O.G. FIG.		
BY	CLASS	SUBCLASS	
DRAFTSMAN			

Source Decoder	Type	Bidirectional Input Input Output Output
Transport + System Controller TDOE Sou DCH DCH	Description	Transmission Data Transmission Data Output Enable (active low) New Packet Word (reset if TD[15:13]=000) Data Chain Hold (i.e. wait cycle request) Transmission Ready (for new packet
	Signal	<u>TD[15:0]</u> <u>TDOE</u> DCH TRDY

9

15/16

FIG. 14



	BEST COPY	UNITED STAT. DEPARTMENT OF COMMERCE Patent andTrademark Office Address: COMMIBBIONER OF PATENTS AND TRADEMARKS Weshington, D.C. 20231
	SERIAL NUMBER FILING DATE FIRST	NAMED APPLICANT ATTORNEY DOCKET ND.
. *	08/748269 11/13/96 CHAU	5201-01600 EXAMINER
· · ·	JEFFREY C HOOD CONLEY ROSE & TAYON P O BOX 3267 HOUSTON TX 77253-3267	DATE MAILED.72 11/25/98
	· ·	· • .
	This is in response to the Power of Attorney filed	10/26/98
	☐ 1. The Power of Attorney to you in this application has been be mailed to the new address of record. 37 CFR 1.33.	h revoked by the applicant. Future correspondence will
	2. The Power of Attorney to you in this application has been as provided by 37 CFR 3.71. Future correspondence w	an revoked by the assignee who has intervened III be mailed to the new address of record. (37 CFR 1.33).
	3. The withdrawal as attorney in this application has been new address of record. 37 CFR 1.33.	accepted. Future correspondence will be mailed to the
·	New address of record. 37 CFN 1.55.	Darless Ofle 10-2
		Patent and Trademark Office
	<ul> <li>4. The Power of Attorney in this application is accepted. Observe the below-noted address as provided by 37 CFR 1.33.</li> </ul>	Correspondence in this application will be mailed to the
	5. The Power of Attorney in this application is not accepted a. The Power of Attorney is from an assignee and the	
	received.	hair emnowerment to sign on behalf of the assignee.
	□ c. The inventor(s) is without authority to appoint atto	
	37 CFR 3.71.	a an investor in this
	by said co-inventor.	, a co-inventor in this ney will be entered upon receipt of confirmation signed
	e. The person(s) appointed in the Power of Attorney Trademark Office.	is not registered to practice before the U.S. Patent &
	f. The revocation is not signed by the applicant, the attorney having the authority to revoke.	assignee of the entire interest, or <b>one</b> particular principal
· ·	LSI LOGIC CORPORATION 1551 MCCARTHY BLVD., MS: D-106	Julen Cherges
	PATENT LAW DEPARTMENT MILPITAS CA 95035	This is a communication from the Patent and Trademark Office
 	FORM PTOL-305 (REV. 7/89) RETAIN THIS CO	PY IN THE APPLICATION FILE COPY A

