

US006643180B2

(12) United States Patent

Ikehashi et al.

(10) Patent No.: US 6,643,180 B2

(45) Date of Patent:

Nov. 4, 2003

(54) SEMICONDUCTOR MEMORY DEVICE WITH TEST MODE

(75) Inventors: Tamio Ikehashi, Yokohama (JP); Ken Takeuchi, Tokyo (JP); Toshihiko

Himeno, Yokohama (JP)

(73) Assignee: Kabushiki Kaisha Toshiba, Minato-Ku

(JP)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/968,706

(22) Filed: Oct. 2, 2001

(65) Prior Publication Data

US 2002/0048191 A1 Apr. 25, 2002

(30) Foreign Application Priority Data

Oct. 3, 2000	(JP)	 2000-303854

711, 718, 42

(56) References Cited

U.S. PATENT DOCUMENTS

5,808,944 A * 9/1998 Yoshitake et al. 365/200

6,065,141	A	*	5/2000	Kitagawa 714/711
6,094,373	A	*	7/2000	Saito 365/185.22
6,118,710	A	*	9/2000	Tsuji 365/200
6,449,182	B 1	*	9/2002	Ooishi 365/63
6,462,985	B2	ŵ	10/2002	Hosono et al 365/185.09

FOREIGN PATENT DOCUMENTS


JP 2000-149588 A 5/2000

Primary Examiner—David Nelms
Assistant Examiner—Gene N. Anduong
(74) Attorney, Agent, or Firm—Banner & Witcoff, Ltd.

(57) ABSTRACT

In a method of testing a nonvolatile semiconductor memory integrated on a semiconductor chip comprising a memory cell array, a first register that stores an address of a defective region in the memory cell array, a plurality of internal voltage generator circuits, and a second register, the second register storing a trimming value for setting an internal voltage value generated by each of the internal voltage generator circuits, the testing method carries out resetting the address of the defective region stored in the first register and the trimming value stored in the second register, and setting the address of the defective region stored in the first register and the trimming value stored in the second register to a value according to a property of each of the semiconductor chips, wherein the testing is carried out without turning a power supply off after the power supply has been turned on.

7 Claims, 23 Drawing Sheets





^{*} cited by examiner

Nov. 4, 2003




FIG.1




FIG.2



Nov. 4, 2003

US 6,643,180 B2




FIG.3



Nov. 4, 2003






FIG.4





DOCKET A L A R M

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

