IEEE Std 802.3, 1998 Edition

### 22.2.4.4.4 OP (operation code)

The operation code for a read transaction is <10>, while the operation code for a write transaction is <01>.

### 22.2.4.4.5 PHYAD (PHY Address)

The PHY Address is five bits, allowing 32 unique PHY addresses. The first PHY address bit transmitted and received is the MSB of the address. A PHY that is connected to the station management entity via the mechanical interface defined in 22.6 shall always respond to transactions addressed to PHY Address zero <00000>. A station management entity that is attached to multiple PHYs must have a priori knowledge of the appropriate PHY Address for each PHY.

### 22.2.4.4.6 REGAD (Register Address)

The Register Address is five bits, allowing 32 individual registers to be addressed within each PHY. The first Register Address bit transmitted and received is the MSB of the address. The register accessed at Register Address zero <00000> shall be the control register defined in 22.2.4.1, and the register accessed at Register Address one <00001> shall be the status register defined in 22.2.4.2.

### 22.2.4.4.7 TA (turnaround)

The turnaround time is a 2 bit time spacing between the Register Address field and the Data field of a management frame to avoid contention during a read transaction. For a read transaction, both the STA and the PHY shall remain in a high-impedance state for the first bit time of the turnaround. The PHY shall drive a zero bit during the second bit time of the turnaround of a read transaction. During a write transaction, the STA shall drive a one bit for the first bit time of the turnaround and a zero bit for the second bit time of the turnaround. Figure 22-13 shows the behavior of the MDIO signal during the turnaround field of a read transaction.



### Figure 22-13—Behavior of MDIO during TA field of a read transaction

### 22.2.4.4.8 DATA (data)

The data field is 16 bits. The first data bit transmitted and received shall be bit 15 of the register being addressed.

### 22.3 Signal timing characteristics

All signal timing characteristics shall be measured using the techniques specified in annex 22C. The signal threshold potentials  $V_{ih(min)}$  and  $V_{il(max)}$  are defined in 22.4.4.1.

This is an Archive IEEE Standard. It has been superseded by a later of this standard.

#### CSMA/CD

The HIGH time of an MII signal is defined as the length of time that the potential of the signal is greater than or equal to  $V_{ih(min)}$ . The LOW time of an MII signal is defined as the length of time that the potential of the signal is less than or equal to  $V_{il(max)}$ .

The setup time of an MII signal relative to an MII clock edge is defined as the length of time between when the signal exits and remains out of the switching region and when the clock enters the switching region. The hold time of an MII signal relative to an MII clock edge is defined as the length of time between when the clock exits the switching region and when the signal enters the switching region.

The propagation delay from an MII clock edge to a valid MII signal is defined as the length of time between when the clock exits the switching region and when the signal exits and remains out of the switching region.

### 22.3.1 Signals that are synchronous to TX\_CLK

Figure 22-14 shows the timing relationship for the signals associated with the transmit data path at the MII connector. The clock to output delay shall be a minimum of 0 ns and a maximum of 25 ns.



Figure 22-14—Transmit signal timing relationships at the MII

### 22.3.1.1 TX\_EN

TX\_EN is transitioned by the Reconciliation sublayer synchronously with respect to the TX\_CLK rising edge with the timing as shown in figure 22-14.

### 22.3.1.2 TXD<3:0>

TXD<3:0> is transitioned by the Reconciliation sublayer synchronously with respect to the TX\_CLK rising edge with the timing as depicted in figure 22-14.

### 22.3.1.3 TX\_ER

TX\_ER is transitioned synchronously with respect to the rising edge of TX\_CLK as shown in figure 22-14.

### 22.3.2 Signals that are synchronous to RX\_CLK

Figure 22-15 shows the timing relationship for the signals associated with the receive data path at the MII connector. The timing is referenced to the rising edge of the RX\_CLK. The input setup time shall be a minimum of 10 ns and the input hold time shall be a minimum of 10 ns.

This is an Archive 1955 E Standardser that been superseded by a later version of this standard.



Figure 22-15—Receive signal timing relationships at the MII

# 22.3.2.1 RX\_DV

RX\_DV is sampled by the Reconciliation sublayer synchronously with respect to the rising edge of RX\_CLK with the timing shown in figure 22-15.

# 22.3.2.2 RXD<3:0>

RXD<3:0> is sampled by the Reconciliation sublayer synchronously with respect to the rising edge of  $RX\_CLK$  as shown in figure 22-15. The RXD<3:0> timing requirements must be met at all rising edges of  $RX\_CLK$ .

## 22.3.2.3 RX\_ER

RX\_ER is sampled by the Reconciliation sublayer synchronously with respect to the rising edge of RX\_CLK as shown in figure 22-15. The RX\_ER timing requirements must be met at all rising edges of RX\_CLK.

### 22.3.3 Signals that have no required clock relationship

# 22.3.3.1 CRS

CRS is driven by the PHY. Transitions on CRS have no required relationship to either of the clock signals provided at the MII.

# 22.3.3.2 COL

COL is driven by the PHY. Transitions on COL have no required relationship to either of the clock signals provided at the MII.

### 22.3.4 MDIO timing relationship to MDC

MDIO (Management Data Input/Output) is a bidirectional signal that can be sourced by the Station Management Entity (STA) or the PHY. When the STA sources the MDIO signal, the STA shall provide a minimum of 10 ns of setup time and a minimum of 10 ns of hold time referenced to the rising edge of MDC, as shown in figure 22-16, measured at the MII connector.

When the MDIO signal is sourced by the PHY, it is sampled by the STA synchronously with respect to the rising edge of MDC. The clock to output delay from the PHY, as measured at the MII connector, shall be a minimum of 0 ns, and a maximum of 300 ns, as shown in figure 22-17.

This is an Archive IEEE Standard. It has been superseded by a later of this standard.



Figure 22-16—MDIO sourced by STA



Figure 22-17—MDIO sourced by PHY

# 22.4 Electrical characteristics

The electrical characteristics of the MII are specified such that the three application environments described in 22.1 are accommodated. The electrical specifications are optimized for the integrated circuit to integrated circuit application environment, but integrated circuit drivers and receivers that are implemented in compliance with the specification will also support the mother board to daughter board and short cable application environments, provided those environments are constrained to the limits specified in this clause.

NOTE—The specifications for the driver and receiver characteristics can be met with TTL compatible input and output buffers implemented in a digital CMOS ASIC process.

# 22.4.1 Signal levels

The MII uses TTL signal levels, which are compatible with devices operating at a nominal supply voltage of either 5.0 or 3.3 V.

NOTE—Care should be taken to ensure that all MII receivers can tolerate dc input potentials from 0.00 V to 5.50 V, referenced to the COMMON signal, and transient input potentials as high as 7.3 V, or as low as -1.8 V, referenced to the COMMON signal, which can occur when MII signals change state. The transient duration will not exceed 15 ns. The dc source impedance will be no less than  $R_{oh(min)}$ . The transient source impedance will be no less than  $(68 \times 0.85 =) 57.8 \Omega$ .

This is an Archive IEEE Standardser te has been superseded by a later version of this standard.

Aerohive - Exhibit 1025 0079

# 22.4.2 Signal paths

MII signals can be divided into two groups: signals that go between the STA and the PHY, and signals that go between the Reconciliation sublayer and the PHY.

Signals between the STA and the PHY may connect to one or more PHYs. When a signal goes between the STA and a single PHY, the signal's path is a point-to-point transmission path. When a signal goes between the STA and multiple PHYs, the signal's transmission path has drivers and receivers attached in any order along the length of the path and is not considered a point-to-point transmission path.

Signals between the Reconciliation sublayer and the PHY may also connect to one or more PHYs. However, the transmission path of each of these signals shall be either a point-to-point transmission path or a sequence of point-to-point transmission paths connected in series.

All connections to a point-to-point transmission path are at the path ends. The simplest point-to-point transmission path has a driver at one end and a receiver at the other. Point-to-point transmission paths can also have more than one driver and more than one receiver if the drivers and receivers are lumped at the ends of the path, and if the maximum propagation delay between the drivers and receivers at a given end of the path is a very small fraction of the 10%–90% rise/fall time for signals driven onto the path.

The MII shall use unbalanced signal transmission paths. The characteristic impedance  $Z_0$  of transmission paths is not specified for electrically short paths where transmission line reflections can be safely ignored.

The characteristic impedance  $Z_0$  of electrically long transmission paths or path segments shall be 68  $\Omega \pm 15\%$ .

The output impedance of the driver shall be used to control transmission line reflections on all electrically long point-to-point signal paths.

NOTE—In the context of this clause, a transmission path whose round-trip propagation delay is less than half of the 10%–90% rise/fall time of signals driven onto the path is considered an electrically short transmission path.

# 22.4.3 Driver characteristics

The driver characteristics defined in this clause apply to all MII signal drivers. The driver characteristics are specified in terms of both their ac and dc characteristics.

NOTE—Rail-to-rail drivers that comply with the driver output V-I diagrams in annex 22B will meet the following ac and dc characteristics.

# 22.4.3.1 DC characteristics

The high (one) logic level output potential  $V_{oh}$  shall be no less than 2.40 V at an output current  $I_{oh}$  of -4.0 mA. The low (zero) logic level output potential  $V_{ol}$  shall not be greater than 0.40 V at an output current  $I_{ol}$  of 4.0 mA.

# 22.4.3.2 AC characteristics

Drivers must also meet certain ac specifications in order to ensure adequate signal quality for electrically long point-to-point transmission paths. The ac specifications shall guarantee the following performance requirements.

The initial incident potential change arriving at the receiving end of a point-to-point MII signal path plus its reflection from the receiving end of the path must switch the receiver input potential monotonically from a valid high (one) level to  $V_{il} \le V_{il(max)} - 200 \text{ mV}$ , or from a valid low (zero) level to  $V_{ih} \ge V_{ih(min)} + 200 \text{ mV}$ .

This is an Archive IEEE Standard. It has been superseded by a later of this standard.

Aerohive - Exhibit 1025 0080 Subsequent incident potential changes arriving at the receiving end of a point-to-point MII signal path plus their reflections from the receiving end of the path must not cause the receiver input potential to reenter the range  $V_{il(max)} - 200 \text{ mV} < V_i < V_{ih(min)} + 200 \text{ mV}$  except when switching from one valid logic level to the other. Such subsequent incident potential changes result from a mismatch between the characteristic impedance of the signal path and the driver output impedance.

# 22.4.4 Receiver characteristics

The receiver characteristics are specified in terms of the threshold levels for the logical high (one) and logical low (zero) states. In addition, receivers must meet the input current and capacitance limits.

# 22.4.4.1 Voltage thresholds

An input potential  $V_i$  of 2.00 V or greater shall be interpreted by the receiver as a logical high (one). Thus,  $V_{ih(min)} = 2.00$  V. An input potential  $V_i$  of 0.80 V or less shall be interpreted by the receiver as a logical low (zero). Thus,  $V_{il(max)} = 0.80$  V. The switching region is defined as signal potentials greater than  $V_{il(max)}$  and less than  $V_{ih(min)}$ . When the input signal potential is in the switching region, the receiver output is undefined.

# 22.4.4.2 Input current

The input current requirements shall be measured at the MII connector and shall be referenced to the +5 V supply and COMMON pins of the connector. The input current requirements shall be met across the full range of supply voltage specified in 22.5.1.

The bidirectional signal MDIO has two sets of input current requirements. The MDIO drivers must be disabled when the input current measurement is made.

The input current characteristics for all MII signals shall fall within the limits specified in table 22-10.

Symbol	Parameter	Condition	Signal(s)	Min (µA)	Max (µA)
I <sub>ih</sub>	Input High Current	V <sub>i</sub> =5.25 V	All except COL, MDC, MDIO <sup>*</sup>		200
			COL <sup>†</sup>		20
			MDC <sup>‡</sup>		20
			MDIO <sup>§</sup>		3000
			MDIO <sup>**</sup>	_	20
I <sub>il</sub>	Input Low Current	V <sub>i</sub> =0.00 V	All except COL, MDC, MDIO <sup>a</sup>	-20	_
			COLb	-200	_
			MDC <sup>c</sup>	-20	_
			MDIO <sup>d</sup>	-180	
			MDIO <sup>e</sup>	-3800	

# Table 10—Input current limits

This is an Archive IEEE Standardser te has been superseded by a later version of this standard.

Symbol	Parameter	Condition	Signal(s)	Min (µA)	Max (µA)
I <sub>iq</sub>	Input Quiescent Current	V <sub>i</sub> =2.4 V	MDIO <sup>d</sup>		1450
			MDIO <sup>e</sup>	-1450	

## Table 10—Input current limits (Continued)

\*Measured at input of Reconciliation sublayer for CRS, RXD<3:0>, RX CLK, RX DV, RX ER, and TX CLK. Measured at inputs of PHY for TXD<3:0>, TX EN, and TX ER.

<sup>†</sup>Measured at input of Reconciliation sublayer.

<sup>‡</sup>Measured at input of PHY.

<sup>§</sup>Measured at input of STA. \*\*Measured at input of PHY, which can be attached via the mechanical interface specified in 22.6.

NOTE—These limits for dc input current allow the use of weak resistive pull-ups or pull-downs on the input of each MII signal. They allow the use of weak resistive pull-downs on the signals other than COL, MDC, and MDIO. They allow the use of a weak resistive pull-up on the signal COL. They allow the use of a resistive pull-down of 2 k $\Omega \pm 5\%$  on the MDIO signal in the STA. They require a resistive pull-up of 1.5 k $\Omega$  ± 5% on the MDIO signal in a PHY that is attached to the MII via the mechanical interface specified in 22.6. The limits on MDC and MDIO allow the signals to be "bused" to several PHYs that are contained on the same printed circuit assembly, with a single PHY attached via the MII connector.

## 22.4.4.3 Input capacitance

For all signals other than MDIO, the receiver input capacitance C<sub>i</sub> shall not exceed 8 pF.

For the MDIO signal, the transceiver input capacitance shall not exceed 10 pF.

### 22.4.5 Cable characteristics

The MII cable consists of a bundle of individual twisted pairs of conductors with an overall shield covering this bundle. Each twisted pair shall be composed of a conductor for an individual signal and a return path dedicated to that signal.

NOTE-It is recommended that the signals RX\_CLK and TX\_CLK be connected to pairs that are located in the center of the cable bundle.

# 22.4.5.1 Conductor size

The specifications for dc resistance in 22.4.5.6 and characteristic impedance in 22.4.5.2 assume a conductor size of 0.32 mm (28 AWG).

# 22.4.5.2 Characteristic impedance

The single-ended characteristic impedance of each twisted pair shall be 68  $\Omega \pm 10\%$ . The characteristic impedance measurement shall be performed with the return conductor connected to the cable's overall shield at both ends of the cable.

# 22.4.5.3 Delay

The propagation delay for each twisted pair, measured from the MII connector to the PHY, shall not exceed 2.5 ns. The measurement shall be made with the return conductor of the pair connected to the cable's overall shield at both ends of the cable. The propagation delay shall be measured at a frequency of 25 MHz.

This is an Archive IEEE Standard. It has been superseded by a later of this standard.

# 22.4.5.4 Delay variation

The variation in the propagation delay of the twisted pairs in a given cable bundle, measured from the MII connector to the PHY, shall not exceed 0.1 ns. The measurement shall be made with the return conductor of the pair connected to the cable's overall shield at both ends of the cable.

# 22.4.5.5 Shielding

The overall shield must provide sufficient shielding to meet the requirements of protection against electromagnetic interference.

The overall shield shall be terminated to the connector shell as defined in 22.6.2. A double shield, consisting of both braid and foil shielding, is strongly recommended.

This is an Archive 1555 Standardser le has been superseded by a later version of this standard.

# 22.4.5.6 DC resistance

The dc resistance of each conductor in the cable, including the contact resistance of the connector, shall not exceed 150 m $\Omega$  measured from the MII connector to the remote PHY.

# 22.4.6 Hot insertion and removal

The insertion or removal of a PHY from the MII with power applied (hot insertion or removal) shall not damage the devices on either side of the MII. In order to prevent contention between multiple output buffers driving the PHY output signals, a PHY that is attached to the MII via the mechanical interface defined in 22.6 shall ensure that its output buffers present a high impedance to the MII during the insertion process, and shall ensure that this condition persists until the output buffers are enabled via the Isolate control bit in the management interface basic register.

NOTE—The act of inserting or removing a PHY from an operational system may cause the loss of one or more packets or management frames that may be in transit across the MII or MDI.

# 22.5 Power supply

When the mechanical interface defined in 22.6 is used to interconnect printed circuit subassemblies, the Reconciliation sublayer shall provide a regulated power supply for use by the PHY.

The power supply shall use the following MII lines:

+5 V: The plus voltage output to the PHY.

COMMON: The return to the power supply.

### 22.5.1 Supply voltage

The regulated supply voltage to the PHY shall be 5 Vdc  $\pm$  5% at the MII connector with respect to the COM-MON circuit at the MII over the range of load current from 0 to 750 mA. The method of over/under voltage protection is not specified; however, under no conditions of operation shall the source apply a voltage to the +5 V circuit of less than 0 V or greater than +5.25 Vdc.

Implementations that provide a conversion from the MII to the Attachment Unit Interface (AUI) to support connection to 10 Mb/s Medium Attachment Units (MAUs) will require a supplemental power source in order to meet the AUI power supply requirements specified in 7.5.2.5.

### 22.5.2 Load current

The sum of the currents carried on the +5 V lines shall not exceed 750 mA, measured at the MII connector. The surge current drawn by the PHY shall not exceed 5 A peak for a period of 10 ms. The PHY shall be capable of powering up from 750 mA current limited sources.

# 22.5.3 Short-circuit protection

Adequate provisions shall be made to ensure protection of the power supply from overload conditions, including a short circuit between the +5 V lines and the COMMON lines.

This is an Archive IEEE Standard. It has been superseded by a later of this standard.

# 22.6 Mechanical characteristics

When the MII is used to interconnect two printed circuit assemblies via a short length of cable, the cable shall be connected to the circuit assembly that implements the Reconciliation sublayer by means of the mechanical interface defined in this clause.

# 22.6.1 Definition of mechanical interface

A 40-pole connector having the mechanical mateability dimensions as specified in IEC 1076-3-101: 1995 shall be used for the MII connector. The circuit assembly that contains the MAC sublayer and Reconciliation sublayer shall have a female connector with screw locks, and the mating cable shall have a male connector with jack screws.

No requirements are imposed on the mechanical interface used to connect the MII cable to the PHY circuit assembly when the MII cable is permanently attached to the PHY circuit assembly, as shown in figure 22-2. If the cable is not permanently attached to the PHY circuit assembly, then a male connector with jack screws shall be used for the MII connector at the PHY circuit assembly.

NOTE—All MII conformance tests are performed at the mating surfaces of the MII connector at the Reconciliation sublayer end of the cable. If a PHY circuit assembly does not have a permanently attached cable, the vendor must ensure that all of the requirements of this clause are also met when a cable that meets the requirements of 22.4.5 is used to attach the PHY circuit assembly to the circuit assembly that contains the Reconciliation sublayer.

# 22.6.2 Shielding effectiveness and transfer impedance

The shells of these connectors shall be plated with conductive material to ensure the integrity of the current path from the cable shield to the chassis. The transfer impedance of this path shall not exceed the values listed in table 22-11, after a minimum of 500 cycles of mating and unmating. The shield transfer impedance values listed in the table are measured in accordance with the procedure defined in annex L of IEEE P1394 [A18].

Frequency	Value
30 MHz	$-26 \text{ dB}\Omega$
159 MHz	-13 dBΩ
500 MHz	$-5 \text{ dB}\Omega$

# Table 11—Transfer impedance performance requirements

All additions to provide for female shell to male shell conductivity shall be on the shell of the connector with male contacts. There should be multiple contact points around the sides of this shell to provide for shield continuity.

This is an Archive IEEE Standardser It has been superseded by a later version of this standard.

IEEE Std 802.3, 1998 Edition

### 22.6.3 Connector pin numbering

Figure 22-18 depicts the MII connector pin numbering, as seen looking into the contacts of a female connector from the mating side.

$$\circ^{20} \circ^{19} \circ^{18} \circ^{17} \circ^{16} \circ^{15} \circ^{14} \circ^{13} \circ^{12} \circ^{11} \circ^{10} \circ^{9} \circ^{8} \circ^{7} \circ^{6} \circ^{5} \circ^{4} \circ^{3} \circ^{2} \circ^{1} \circ^{40} \circ^{39} \circ^{38} \circ^{37} \circ^{36} \circ^{35} \circ^{34} \circ^{33} \circ^{32} \circ^{31} \circ^{30} \circ^{29} \circ^{28} \circ^{27} \circ^{26} \circ^{25} \circ^{24} \circ^{23} \circ^{22} \circ^{21} \circ^$$

### Figure 22-18—MII connector pin numbering

# 22.6.4 Clearance dimensions

The circuit assembly that contains the MAC sublayer and Reconciliation sublayer shall provide sufficient clearance around the MII connector to allow the attachment of cables that use die cast metal backshells and overmold assemblies. This requirement may be met by providing the clearance dimensions shown in figure 22-19.



Figure 22-19—MII connector clearance dimensions

This is an Archive IEEE Standard. It has been superseded by a later of this standard.

# 22.6.5 Contact assignments

Table 22-12 shows the assignment of circuits to connector contacts.

Contact	Signal name	Contact	Signal name
1	+5 V	21	+5 V
2	MDIO	22	COMMON
3	MDC	23	COMMON
4	RXD<3>	24	COMMON
5	RXD<2>	25	COMMON
6	RXD<1>	26	COMMON
7	RXD<0>	27	COMMON
8	RX_DV	28	COMMON
9	RX_CLK	29	COMMON
10	RX_ER	30	COMMON
11	TX_ER	31	COMMON
12	TX_CLK	32	COMMON
13	TX_EN	33	COMMON
14	TXD<0>	34	COMMON
15	TXD<1>	35	COMMON
16	TXD<2>	36	COMMON
17	TXD<3>	37	COMMON
18	COL	38	COMMON
19	CRS	39	COMMON
20	+5 V	40	+5 V

## Table 12—MII connector contact assignments

This is an Archive 1555 Standardser the has been superseded by a later version of this standard.

# 22.7 Protocol Implementation Conformance Statement (PICS) proforma for clause 22, Reconciliation Sublayer (RS) and Media Independent Interface (MII)<sup>29</sup>

# 22.7.1 Introduction

The supplier of a protocol implementation that is claimed to conform to IEEE Std 802.3u-1995, Reconciliation Sublayer (RS) and Media Independent Interface (MII), shall complete the following Protocol Implementation Conformance Statement (PICS) proforma.

A detailed description of the symbols used in the PICS proforma, along with instructions for completing the PICS proforma, can be found in clause 21.

# 22.7.2 Identification

# 22.7.2.1 Implementation identification

Supplier				
Contact point for enquiries about the PICS				
Implementation Name(s) and Version(s)				
Other information necessary for full identification—e.g., name(s) and version(s) for machines and/or operating systems; System Names(s)				
NOTES				
1—Only the first three items are required for all implementations; other information may be completed as appropri ate in meeting the requirements for the identification.				
2—The terms Name and Version should be interpreted appropriately to correspond with a supplier's terminology (e.g., Type, Series, Model).				

# 22.7.2.2 Protocol summary

Identification of protocol standard	IEEE Std 802.3u-1995, Reconciliation Sublayer (RS) and Media Independent Interface (MII)
Identification of amendments and corrigenda to this PICS proforma that have been completed as part of this PICS	
Have any Exception items been required? (See clause 21; the answer Yes means that the implementa	No [] Yes [] tion does not conform to the standard.)
Date of Statement	

This is an Archive IEEE Standard. It has been superseded by a later of this standard.

<sup>&</sup>lt;sup>29</sup>Copyright release for PICS proformas Users of this standard may freely reproduce the PICS proforma in this annex so that it can be used for its intended purpose and may further publish the completed PICS.

# 22.7.3 PICS proforma tables for reconciliation sublayer and media independent interface

# 22.7.3.1 Mapping of PLS service primitives

Item	Feature	Subclause	Status	Support	Value/Comment
PL1	Response to RX_ER	22.2.1.5	М		Must produce FrameCheckEr- ror at MAC

# 22.7.3.2 Mll signal functional specifications

Item	Feature	Subclause	Status	Support	Value/Comment
SF1	TX_CLK frequency	22.2.2.1	М		25% of transmitted data rate (25 MHz or 2.5 MHz)
SF2	TX_CLK duty cycle	22.2.2.1	М		35% to 65%
SF3	RX_CLK min high/low time	22.2.2.2	М		35% of nominal period
SF4	RX_CLK synchronous to re- covered data	22.2.2.2	М		
SF5	RX_CLK frequency	22.2.2.2	М		25% of received data rate (25 MHz or 2.5 MHz)
SF6	RX_CLK duty cycle	22.2.2.2	М		35% to 65%
SF7	RX_CLK source due to loss of signal	22.2.2.2	М		Nominal clock reference (e.g., TX_CLK reference)
SF8	RX_CLK transitions only while RX_DV de-asserted	22.2.2.2	М		
SF9	RX_CLK max high/low time following de-assertion of RX_DV	22.2.2.2	М		max 2 times the nominal period
SF10	TX_EN assertion	22.2.2.3	М		On first nibble of preamble
SF11	TX_EN remains asserted	22.2.2.3	М		Stay asserted while all nibbles are transmitted over MII
SF12	TX_EN transitions	22.2.2.3	М		Synchronous with TX_CLK
SF13	TX_EN negation	22.2.2.3	М		Before first TX_CLK after final nibble of frame
SF14	TXD<3:0> transitions	22.2.2.4	М		Synchronous with TX_CLK
SF15	TXD<3:0> effect on PHY while TX_EN is de-asserted	22.2.2.4	М		No effect
SF16	TX_ER transitions	22.2.2.5	М		Synchronous with TX_CLK
SF17	TX_ER effect on PHY while TX_EN is asserted	22.2.2.5	М		Cause PHY to emit invalid symbol
SF18	TX_ER effect on PHY while operating at 10 Mb/s, or when TX_EN is de-asserted	22.2.2.5	М		No effect on PHY

This is an Archive IEEE Standardser to has been superseded by a later version of this standard.

Item	Feature	Subclause	Status	Support	Value/Comment
SF19	TX_ER implementation	22.2.2.5	М		At MII of a PHY
SF20	TX_ER pulled down if not ac- tively driven	22.2.2.5	М		At MII of a repeater or MAC/ RS only
SF21	RX_DV transitions	22.2.2.6	М		Synchronous with RX_CLK
SF22	RX_DV assertion	22.2.2.6	М		From first recovered nibble to final nibble of a frame per figure 22-6
SF23	RX_DV negation	22.2.2.6	М		Before the first RX_CLK fol- lows the final nibble per figure 22-6
SF24	RXD<3:0> effect on Reconcil- iation sublayer while RX_DV is de-asserted	22.2.2.7	М		No effect
SF25	RX_ER assertion	22.2.2.8	М		By PHY to indicate error
SF26	RX_ER transitions	22.2.2.8	М		Synchronous with RX_CLK
SF27	RX_ER effect on Reconcilia- tion sublayer while RX_DV is de-asserted	22.2.2.8	М		No effect
SF28	CRS assertion	22.2.2.9	М		By PHY when either transmit or receive is NON-IDLE
SF29	CRS de-assertion	22.2.2.9	М		By PHY when both transmit and receive are IDLE
SF30	CRS assertion during collision	22.2.2.9	М		Remain asserted throughout
SF31	COL assertion	22.2.2.10	М		By PHY upon detection of col- lision on medium
SF32	COL remains asserted while collision persists	22.2.2.10	М		
SF33	COL response to SQE	22.2.2.10	М		Assertion by PHY
SF34	MDC min high/low time	22.2.2.11	М		160 ns
SF35	MDC min period	22.2.2.11	M		400 ns
SF36	MDIO uses three-state drivers	22.2.2.12	М		
SF37	PHY pullup on MDIO	22.2.2.12	М		1.5 k $\Omega \pm 5\%$ (to +5 V)
SF38	STA pulldown on MDIO	22.2.2.12	М		$2 \text{ k}\Omega \pm 5\% \text{ (to 0 V)}$

This is an Archive IEEE Standard. It has been superseded by Caplater version of this standard.

# 22.7.3.3 Frame structure

Item	Feature	Subclause	Status	Support	Value/Comment
FS1	Format of transmitted frames	22.2.3	М		Per figure 22-10
FS2	Nibble transmission order	22.2.3	М		Per figure 22-11
FS3	Preamble 7 octets long	22.2.3.2.1	М		10101010 10101010 10101010 10101010 10101010
FS4	Preamble and SFD transmis- sion	22.2.3.2.1	М		Per table 22-3
FS5	Preamble and SFD reception	22.2.3.2.2	М		Per table 22-4, table 22-5
FS6	N octets transmitted as 2N nibbles	22.2.3.3	М		Per figure 22-11
FS7	Indication of excess nibbles	22.2.3.5	М		Frame contains non-integer number of octets is received

# 22.7.3.4 Management functions

Item	Feature	Subclause	Status	Support	Value/Comment
MF1	Incorporate of basic register set	22.2.4	М		Two 16-bit registers as Control register (register 0) and Status register (register 1)
MF2	Action on reset	22.2.4.1.1	М		Reset the entire PHY including Control and Status to default value and $0.15 \le 1$
MF3	Return 1 until reset completed	22.2.4.1.1	М		Yes (when reset is done, 0.15 is self clearing)
MF4	Reset completes within 0.5 s	22.2.4.1.1	М		
MF5	Loopback mode	22.2.4.1.2	М		Whenever 0.14 is 1
MF6	Receive circuitry isolated from network in loopback mode	22.2.4.1.2	М		
MF7	Effect of assertion of TX_EN in loopback mode	22.2.4.1.2	М		No transmission
MF8	Propagation of data in loop- back mode	22.2.4.1.2	М		PHY accepts transmit data and return it as receive data
MF9	Delay from TX_EN to RX_DV in loopback mode	22.2.4.1.2	М		Less than 512 BT
MF10	Behavior of COL in loopback mode	22.2.4.1.2	М		De-asserted (for $0.7 = 0$ )
MF11	Behavior of COL in loopback mode	22.2.4.1.2	М		If $0.7 = 1$ , see MF33 and MF34

This is an Archive 1555 Standardser to has been superseded by a later version of this standard.

Item	Feature	Subclause	Status	Support	Value/Comment
MF12	Value of speed selection bit for single speed PHY	22.2.4.1.3	М		Set to match the correct PHY speed
MF13	Single speed PHY ignores writes to speed selection bit	22.2.4.1.3	М		
MF14	Auto-Negotiation enable	22.2.4.1.4	М		By setting $0.12 = 1$
MF15	Duplex mode, speed selection have no effect when Auto-Ne- gotiation is enabled	22.2.4.1.4	М		If 0.12=1, bits 0.13 and 0.8 have no effect on link configu- ration
MF16	PHY without Auto-Negotiation returns value of zero	22.2.4.1.4	М		Yes (if 1.3=0, then 0.12=0)
MF17	PHY without Auto-Negotiation ignores writes to enable bit	22.2.4.1.4	М		Yes (if 1.3=0, 0.12 always = 0 and cannot be changed)
MF18	Response to management transactions in power down	22.2.4.1.5	М		Remains active
MF19	Spurious signals in power down	22.2.4.1.5	М		None (not allowed)
MF20	TX_CLK and RX_CLK stabi- lize within 0.5 s	22.2.4.1.5	М		Yes (after both bits 0.11 and 0.10 are cleared to zero)
MF21	PHY Response to input signals while isolated	22.2.4.1.6	М		NONE
MF22	High impedance on PHY out- put signals while isolated	22.2.4.1.6	М		Yes (TX_CLK, RX_CLK, RX_DV, RX_ER, RXD<3:0>, COL, and CRS)
MF23	Response to management transactions while isolated	22.2.4.1.6	М		Remains active
MF24	Default value of isolate	22.2.4.1.6	М		0.10 =1
MF25	PHY without Auto-Negotiation returns value of zero	22.2.4.1.7	М		0.9 = 0 if $1.3 = 0$ or $0.12 = 0$
MF26	PHY without Auto-Negotiation ignores writes to restart bit	22.2.4.1.7	М		0.9 = 0, cannot be changed if 1.3 = 0 or $0.12 = 0$
MF27	Restart Auto-Negotiation	22.2.4.1.7	М		When $0.9 = 1$ if $0.12 = 1$ and $1.3 = 1$
MF28	Return 1 until Auto-Negotia- tion initiated	22.2.4.1.7	М		0.9 is self clearing to 0
MF29	Auto-Negotiation not effected by clearing bit	22.2.4.1.7	М		
MF30	Value of duplex mode bit for PHYs with one duplex mode	22.2.4.1.8	М		Set 0.8 to match the correct PHY duplex mode
MF31	PHY with one duplex mode ig- nores writes to duplex bit	22.2.4.1.8	M		Yes (0.8 remains unchanged)
MF32	Loopback not affected by du- plex mode	22.2.4.1.8	M		Yes (0.8 has no effect on PHY when $0.14 = 1$ )
MF33	Assertion of COL in collision test mode	22.2.4.1.9	М		Within 512 BT after TX_EN is asserted

This is an Archive IEEE Standard. It has been superseded by Caplater versiene of this standard.

Item	Feature	Subclause	Status	Support	Value/Comment
MF34	De-assertion of COL in colli- sion test mode	22.2.4.1.9	М		Within 4 BT after TX_EN is de-asserted
MF35	Reserved bits written as zero	22.2.4.1.10	М		
MF36	Reserved bits ignored when read	22.2.4.1.10	М		
MF37	PHY returns 0 in reserved bits	22.2.4.1.10	М		
MF38	Effect of write on status register	22.2.4.2	М		No effect
MF39	Reserved bits ignored when read	22.2.4.2.6	М		
MF40	PHY returns 0 in reserved bits	22.2.4.2.6	М		
MF41	PHY returns 0 if Auto-Negotia- tion disabled	22.2.4.2.8	М		Yes $(1.5 = 0 \text{ when } 0.12 = 0)$
MF42	PHY returns 0 if it lacks ability to perform Auto-Negotiation	22.2.4.2.8	М		Yes $(1.5 = 0 \text{ when } 1.3 = 0)$
MF43	Remote fault has latching function	22.2.4.2.9	М		Yes (once set will remain set until cleared)
MF44	Remote fault cleared on read	22.2.4.2.9	М		Yes
MF45	Remote fault cleared on reset	22.2.4.2.9	М		Yes (when $0.15 = 1$ )
MF46	PHY without remote fault re- turns value of zero	22.2.4.2.9	М		Yes (1.4 always 0)
MF47	Link status has latching function	22.2.4.2.11	М		Yes (once cleared by link fail- ure will remain cleared until read by MII)
MF48	Jabber detect has latching func- tion	22.2.4.2.12	М		Yes (once set will remain set until cleared)
MF49	Jabber detect cleared on read	22.2.4.2.12	М		
MF50	Jabber detect cleared on reset	22.2.4.2.12	М		
MF51	100BASE-T4 and 100BASE-X PHYs return 0 for jabber detect	22.2.4.2.12	М		Yes (1.1 always = 0 for 100BASE-T4 and 100BASE- TX)
MF52	MDIO not driven if register read is unimplemented	22.2.4.3	М		Yes (MDIO remain high im- pedance)
MF53	Write has no effect if register written is unimplemented	22.2.4.3	М		
MF54	Registers 2 and 3 constitute unique identifier for PHY type	22.2.4.3.1	М		
MF55	MSB of PHY identifier is 2.15	22.2.4.3.1	М		
MF56	LSB of PHY identifier is 3.0	22.2.4.3.1	М		
MF57	Composition of PHY identifier	22.2.4.3.1	M		22-bit OUI, 6-bit model, 4-bit version per figure 22-12
MF58	Format of management frames	22.2.4.4	М		Per table 22-9

This is an Archive 1555 Standardser the has been superseded by a later version of this standard.

Item	Feature	Subclause	Status	Support	Value/Comment
MF59	Idle condition on MDIO	22.2.4.4.1	М		High impedance state
MF60	MDIO preamble sent by STA	22.2.4.4.2	М		32 contiguous logic one bits
MF61	MDIO preamble observed by PHY	22.2.4.4.2	М		32 contiguous logic one bits
MF62	Assignment of PHYAD 0	22.2.4.4.5	М		Address of PHY attached via Mechanical Interface
MF63	Assignment of REGAD 0	22.2.4.4.6	М		MII control register address
MF64	Assignment of REGAD 1	22.2.4.4.6	М		MII status register address
MF65	High impedance during first bit time of turnaround in read transaction	22.2.4.4.7	М		
MF66	PHY drives zero during second bit time of turnaround in read transaction	22.2.4.4.7	М		
MF67	STA drives MDIO during turn- around in write transaction	22.2.4.4.7	М		
MF68	First data bit transmitted	22.2.4.4.8	М		Bit 15 of the register being ad- dressed

This is an Archive IEEE Standard. It has been superseded by Caplater versiene of this standard.

# 22.7.3.5 Signal timing characteristics

Item	Feature	Subclause	Status	Support	Value/Comment
ST1	Timing characteristics mea- sured in accordance with annex 22C	22.3	М		
ST2	Transmit signal clock to output delay	22.3.1	М		Min = 0 ns; Max = 25 ns per figure 22-14
ST3	Receive signal setup time	22.3.2	М		Min = 10 ns per figure 22-15
ST4	Receive signal hold time	22.3.2	М		Min = 10 ns per figure 22-15
ST5	MDIO setup and hold time	22.3.4	М		Setup min = 10 ns; Hold min = 10 ns per figure 22-16
ST6	MDIO clock to output delay	22.3.4	М		Min = 0 ns; Max = 300 ns per figure 22-17

# 22.7.3.6 Electrical characteristics

Item	Feature	Subclause	Status	Support	Value/Comment
EC1	Signal paths are either point to point, or a sequence of point- to-point transmission paths	22.4.2	М		
EC2	MII uses unbalanced signal transmission paths	22.4.2	М		
EC3	Characteristic impedance of electrically long paths	22.4.2	М		$68~\Omega \pm 15\%$
EC4	Output impedance of driver used to control reflections	22.4.2	М		On all electrically long point to point signal paths
EC5	V <sub>oh</sub>	22.4.3.1	М		$\ge 2.4 \text{ V} (\text{I}_{\text{oh}} = -4 \text{ mA})$
EC6	V <sub>ol</sub>	22.4.3.1	М		$\leq 0.4 \text{ V} (I_{ol} = 4 \text{ mA})$
EC7	Performance requirements to be guaranteed by ac specifica- tions	22.4.3.2	М		Min switching potential change (including its reflection) ≥ 1.8 V
EC8	V <sub>ih(min)</sub>	22.4.4.1	М		2 V
EC9	V <sub>il(max)</sub>	22.4.4.1	М		0.8 V
EC10	Input current measurement point	22.4.4.2	М		At MII connector
EC11	Input current reference poten- tials	22.4.4.2	М		Reference to MII connector +5 V and COMMON pins
EC12	Input current reference poten- tial range	22.4.4.2	М		0 V to 5.25 V
EC13	Input current limits	22.4.4.2	М		Per table 22-10

This is an Archive IEEE Standardser to has been superseded by a later version of this standard.

Item	Feature	Subclause	Status	Support	Value/Comment
EC14	Input capacitance for signals other than MDIO	22.4.4.3	М		≤ 8 pF
EC15	Input capacitance for MDIO	22.4.4.3	М		≤ 10 pF
EC16	Twisted-pair composition	22.4.5	М		Conductor for each signal with dedicated return path
EC17	Single-ended characteristic im- pedance	22.4.5.2	М		$68~\Omega\pm10\%$
EC18	Characteristic impedance mea- surement method	22.4.5.2	М		With return conductor connect- ed to cable shield
EC19	Twisted-pair propagation delay	22.4.5.3	М		≤ 2.5 ns
EC20	Twisted-pair propagation delay measurement method	22.4.5.3	М		With return conductor connect- ed to cable shield
EC21	Twisted-pair propagation delay measurement frequency	22.4.5.3	М		25 MHz
EC22	Twisted-pair propagation delay variation	22.4.5.4	М		≤ 0.1 ns
EC23	Twisted-pair propagation delay variation measurement method	22.4.5.4	М		With return conductor connect- ed to cable shield
EC24	Cable shield termination	22.4.5.5	М		To the connector shell
EC25	Cable conductor DC resistance	22.4.5.6	М		$\leq 150 \text{ m}\Omega$
EC26	Effect of hot insertion/removal	22.4.6	М		Causes no damage
EC27	State of PHY output buffers during hot insertion	22.4.6	М		High impedance
EC28	State of PHY output buffers af- ter hot insertion	22.4.6	М		High impedance until enabled via Isolate bit

This is angArchive IEEE Standard. It has been superseded by Caplater versiene of this standard.

# 22.7.3.7 Power supply

Item	Feature	Subclause	Status	Support	Value/Comment
PS1	Regulated power supply provided	22.5	М		To PHY by Reconciliation sublayer
PS2	Power supply lines	22.5	М		+5 V and COMMON (return of +5 V)
PS3	Regulated supply voltage limits	22.5.1	М		5 Vdc ± 5%
PS4	Over/under voltage limits	22.5.1	М		Over limit = 5.25 Vdc Under limit = 0 V
PS5	Load current limit	22.5.2	М		750 mA
PS6	Surge current limit	22.5.2	М		$\leq$ 5 A peak for 10 ms
PS7	PHY can power up from cur- rent limited source	22.5.2	М		From 750 mA current limited source
PS8	Short-circuit protection	22.5.3	М		When +5 V and COMMON are shorted

# 22.7.3.8 Mechanical characteristics

Item	Feature	Subclause	Status	Support	Value/Comment
*MC1	Use of Mechanical Interface	22.6	0		Optional
MC2	Connector reference standard	22.6.1	MC1:M		IEC 1076-3-101: 1995
MC3	Use of female connector	22.6.1	MC1:M		At MAC/RS side
MC4	Use of male connector	22.6.1	MC1:M		At PHY mating cable side
MC5	Connector shell plating	22.6.2	MC1:M		Use conductive material
MC6	Shield transfer impedance	22.6.2	MC1:M		After 500 cycles of mating/ unmating, per table 22-11
MC7	Additions to provide for female shell to male shell conductivity	22.6.2	MC1:M		On shell of conductor with male contacts
MC8	Clearance dimensions	22.6.4	MC1:M		15 mm × 50 mm, per figure 22-19

This is an Archive 1555 Standardser to has been superseded by a later version of this standard.

# 23. Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA) sublayer and baseband medium, type 100BASE-T4

# 23.1 Overview

The 100BASE-T4 PCS, PMA, and baseband medium specifications are aimed at users who want 100 Mb/s performance, but would like to retain the benefits of using voice-grade twisted-pair cable. 100BASE-T4 signaling requires four pairs of Category 3 or better cable, installed according to ISO/IEC 11801: 1995, as specified in 23.6. This type of cable, and the connectors used with it, are simple to install and reconfigure. 100BASE-T4 does not transmit a continuous signal between packets, which makes it useful in battery powered applications. The 100BASE-T4 PHY is one of the 100BASE-T family of high-speed CSMA/CD network specifications.

# 23.1.1 Scope

This clause defines the type 100BASE-T4 Physical Coding Sublayer (PCS), type 100BASE-T4 Physical Medium Attachment (PMA) sublayer, and type 100BASE-T4 Medium Dependent Interface (MDI). Together, the PCS and PMA layers comprise a 100BASE-T4 Physical Layer (PHY). Provided in this document are full functional, electrical, and mechanical specifications for the type 100BASE-T4 PCS, PMA, and MDI. This clause also specifies the baseband medium used with 100BASE-T4.

## 23.1.2 Objectives

The following are the objectives of 100BASE-T4:

- a) To support the CSMA/CD MAC.
- b) To support the 100BASE-T MII, Repeater, and optional Auto-Negotiation.
- c) To provide 100 Mb/s data rate at the MII.
- d) To provide for operating over unshielded twisted pairs of Category 3, 4, or 5 cable, installed as horizontal runs in accordance with ISO/IEC 11801: 1995, as specified in 23.6, at distances up to 100 m (328 ft).
- e) To allow for a nominal network extent of 200 m, including:
  - 1) Unshielded twisted-pair links of 100 m.
  - 2) Two-repeater networks of approximately a 200 m span.
- f) To provide a communication channel with a mean ternary symbol error rate, at the PMA service interface, of less than one part in  $10^8$ .

# 23.1.3 Relation of 100BASE-T4 to other standards

Relations between the 100BASE-T4 PHY and the ISO Open Systems Interconnection (OSI) reference model and the IEEE 802.3 CSMA/CD LAN model are shown in figure 23-1. The PHY Layers shown in figure 23-1 connect one clause 4 Media Access Control (MAC) layer to a clause 27 repeater. This clause also discusses other variations of the basic configuration shown in figure 23-1. This whole clause builds on clauses 1 through 4 of this standard.

# 23.1.4 Summary

The following paragraphs summarize the PCS and PMA clauses of this document.

# 23.1.4.1 Summary of Physical Coding Sublayer (PCS) specification

The 100BASE-T4 PCS couples a Media Independent Interface (MII), as described in clause 22, to a Physical Medium Attachment sublayer (PMA).

This is an Archive IEEE Standard. It has been superseded by a later version of this standard.





\*\* AUTONEG communicates with the PMA sublayer through the PMA service interface message PMA\_LINK.request and PMA\_LINK.indicate.
\*\*\* AUTONEG is optional.

### Figure 23-1—Type 100BASE-T4 PHY relationship to the ISO Open Systems Interconnection (OSI) reference model and the IEEE 802.3 CSMA/CD LAN model

The PCS Transmit function accepts data nibbles from the MII. The PCS Transmit function encodes these nibbles using an 8B6T coding scheme (to be described) and passes the resulting ternary symbols to the PMA. In the reverse direction, the PMA conveys received ternary symbols to the PCS Receive function. The PCS Receive function decodes them into octets, and then passes the octets one nibble at a time up to the MII. The PCS also contains a PCS Carrier Sense function, a PCS Error Sense function, a PCS Collision Presence function, and a management interface.

Figure 23-2 shows the division of responsibilities between the PCS, PMA, and MDI layers.

Physical level communication between PHY entities takes place over four twisted pairs. This specification permits the use of Category 3, 4, or 5 unshielded twisted pairs, installed according to ISO/IEC 11801: 1995, as specified in 23.6. Figure 23-3 shows how the PHY manages the four twisted pairs at its disposal.

The 100BASE-T4 transmission algorithm always leaves one pair open for detecting carrier from the far end (see figure 23-3). Leaving one pair open for carrier detection in each direction greatly simplifies media access control. All collision detection functions are accomplished using only the unidirectional pairs TX\_D1 and RX\_D2, in a manner similar to 10BASE-T. This collision detection strategy leaves three pairs in each direction free for data transmission, which uses an 8B6T block code, schematically represented in figure 23-4.

8B6T coding, as used with 100BASE-T4 signaling, maps data octets into ternary symbols. Each octet is mapped to a pattern of 6 ternary symbols, called a 6T code group. The 6T code groups are fanned out to three independent serial channels. The effective data rate carried on each pair is one third of 100 Mb/s,

This is angArchive IEEE Standard. It has been superseded by a later version of this standard.



Figure 23-2—Division of responsibilities between 100BASE-T4 PCS and PMA



Figure 23-3—Use of wire pairs

This is an Archive IEEE Standard. It has been superseded by a later version of this standard.

IEEE Std 802.3u-1995



Figure 23-4—8B6T coding

which is 33.333... Mb/s. The ternary symbol transmission rate on each pair is 6/8 times 33.33 Mb/s, or precisely 25.000 MHz.

Refer to annex 23A for a complete listing of 8B6T code words.

The PCS functions and state diagrams are specified in 23.2. The PCS electrical interface to the MII conforms to the interface requirements of clause 21. The PCS interface to the PMA is an abstract message-passing interface specified in 23.3.

### 23.1.4.2 Summary of physical medium attachment (PMA) specification

The PMA couples messages from the PMA service interface onto the twisted-pair physical medium. The PMA provides communications, at 100 Mb/s, over four pairs of twisted-pair wiring up to 100 m in length.

The PMA Transmit function, shown in figure 23-2, comprises three independent ternary data transmitters. Upon receipt of a PMA\_UNITDATA request message, the PMA synthesizes one ternary symbol on each of the three output channels (TX\_D1, BI\_D3, and BI\_D4). Each output driver has a *ternary* output, meaning that the output waveform can assume any of three values, corresponding to the transmission of ternary symbols CS0, CS1 or CS-1 (see 23.4.3.1) on each of the twisted pairs.

The PMA Receive function comprises three independent ternary data receivers. The receivers are responsible for acquiring clock, decoding the Start of Stream Delimiter (SSD) on each channel, and providing data to the PCS in the synchronous fashion defined by the PMA\_UNITDATA.indicate message. The PMA also contains functions for PMA Carrier Sense and Link Integrity.

PMA functions and state diagrams appear in 23.4. PMA electrical specifications appear in 23.5.

### 23.1.5 Application of 100BASE-T4

### 23.1.5.1 Compatibility considerations

All implementations of the twisted-pair link shall be compatible at the MDI. The PCS, PMA, and the medium are defined to provide compatibility among devices designed by different manufacturers. Designers are free to implement circuitry within the PCS and PMA (in an application-dependent manner) provided the MDI (and MII, when implemented) specifications are met.

### 23.1.5.2 Incorporating the 100BASE-T4 PHY into a DTE

The PCS is required when used with a DTE. The PCS provides functions necessary to the overall system operation (such as 8B6T coding) and cannot be omitted. Refer to figure 23-1.

This is angArchive IEEE Standard. It has been superseded by a later version of this standard.

### CSMA/CD

When the PHY is incorporated within the physical bounds of a DTE, conformance to the MII interface is optional, provided that the observable behavior of the resulting system is identical to a system with a full MII implementation. For example, an integrated PHY may incorporate an interface between PCS and MAC that is logically equivalent to the MII, but does not have the full output current drive capability called for in the MII specification.

### 23.1.5.3 Use of 100BASE-T4 PHY for point-to-point communication

The 100BASE-T4 PHY, in conjunction with the MAC specified in clauses 1-4 (including parameterized values in 4.4.2.3 to support 100 Mb/s operation), may be used at both ends of a link for point-to-point applications between two DTEs. Such a configuration does not require a repeater. In this case each PHY may connect through an MII to its respective DTE. Optionally, either PHY (or both PHYs) may be incorporated into the DTEs without an exposed MII.

### 23.1.5.4 Support for Auto-Negotiation

The PMA service interface contains primitives used by the Auto-Negotiation algorithm (clause 28) to automatically select operating modes when connected to a like device.

## 23.2 PCS functional specifications

The 100BASE-T4 PCS couples a Media Independent Interface (MII), as described in clause 22, to a 100BASE-T4 Physical Medium Attachment sublayer (PMA).

At its interface with the MII, the PCS communicates via the electrical signals defined in clause 22.

The interface between PCS and the next lower level (PMA) is an abstract message-passing interface described in 23.3. The physical realization of this interface is left to the implementor, provided the requirements of this standard, where applicable, are met.

### 23.2.1 PCS functions

The PCS comprises one PCS Reset function and five simultaneous and asynchronous operating functions. The PCS operating functions are PCS Transmit, PCS Receive, PCS Error Sense, PCS Carrier Sense, and PCS Collision Presence. All operating functions start immediately after the successful completion of the PCS Reset function.

The PCS reference diagram, figure 23-5, shows how the five operating functions relate to the messages of the PCS-PMA interface. Connections from the management interface (signals MDC and MDIO) to other layers are pervasive, and are not shown in figure 23-5. The management functions are specified in clause 30. See also figure 23-6, which defines the structure of frames passed from PCS to PMA. See also figure 23-7, which presents a reference model helpful for understanding the definitions of PCS Transmit function state variables ohr1-4 and tsr.

### 23.2.1.1 PCS Reset function

The PCS Reset function shall be executed any time either of two conditions occur. These two conditions are "power on" and the receipt of a reset request from the management entity. The PCS Reset function initializes all PCS functions. The PCS Reset function sets pcs\_reset  $\leq$  ON for the duration of its reset function. All state diagrams take the open-ended pcs\_reset branch upon execution of the PCS Reset function. The reference diagrams do not explicitly show the PCS Reset function.

This is an Archive IEEE Standard. It has been superseded by a later version of this standard.

IEEE Std 802.3u-1995



Figure 23-5—PCS reference diagram

### 23.2.1.2 PCS Transmit function

The PCS Transmit function shall conform to the PCS Transmit state diagram in figure 23-8.

The PCS Transmit function receives nibbles from the TXD signals of the MII, assembles pairs of nibbles to form octets, converts the octets into 6T code groups according to the 8B6T code table, and passes the resulting ternary data to the PMA using the PMA\_UNITDATA request message. The state diagram of figure 23-8 depicts the PCS Transmit function operation. Definitions of state variables tsr, ohr, sosa, sosb, eop1-5, and tx\_extend used in that diagram, as well as in the following text, appear in 23.2.4.1. The physical structure represented in figure 23-7 is not required; it merely serves to explain the meaning of the state diagram variables ohr and tsr in figure 23-8. Implementors are free to construct any logical devices having functionality identical to that described by this functional description and the PCS Transmit state diagram, figure 23-8.

PCS Transmit makes use of the tsr and ohr shift registers to manage nibble assembly and ternary symbol transmission. Nibbles from the MII go into tsr, which PCS Transmit reads as octets. PCS Transmit then encodes those octets and writes 6T code groups to the ohr registers. The PMA\_UNITDATA.request message passes ternary symbols from the ohr registers to the PMA. In each state diagram block, the ohr loading operations are conducted first, then tx\_code\_vector is loaded and the state diagram waits 40 ns.

The first 5 octets assembled by the PCS Transmit function are encoded into the sosa code word and the next 3 octets assembled are encoded into the sosb code word. This guarantees that every packet begins with a valid preamble pattern. This is accomplished by the definition of tsr. In addition, the PCS Transmit state diagram also specifies that at the start of a packet all three output holding registers ohr1, ohr3 and ohr4 will be loaded with the same value (sosa). This produces the ternary symbols labeled P3 and P4 in figure 23-6.

This is angArchive IEEE Standard. It has been superseded by a later version of this standard.

At the conclusion of the MAC frame, the PCS Transmit function appends eop1-5. This is accomplished by defining a variable tx\_extend to stretch the TX\_EN signal, and defining tsr during this time to be a sequence of constants that decodes to the proper eop code groups.

The encoding operation shall use the 8B6T code table listed in annex 23A, and the dc balance encoding rules listed below. Encoding is performed separately for each transmit pair.

## 23.2.1.2.1 DC balance encoding rules

The encoding operation maintains dc balance on each transmit pair by keeping track of the cumulative weight of all 6T code groups (see *weight of 6T code group*, annex 21A) transmitted on that pair. For each pair, it initiates the cumulative weight to 0 when the PCS Transmit function is in the AWAITING DATA TO TRANSMIT state. All 6T code groups in the code table have weight 0 or 1. The dc balance algorithm conditionally negates transmitted 6T code groups, so that the code weights transmitted on the line include 0, +1, and -1. This dc balance algorithm ensures that the cumulative weight on each pair at the conclusion of each 6T code group is always either 0 or 1, so only one bit per pair is needed to store the cumulative weight. As used below, the phrase "invert the cumulative weight bit" means "if the cumulative weight bit is zero then set it to one, otherwise set it to zero."

After encoding any octet, except the constants sosa, sosb, eop1-5 or bad\_code, update the cumulative weight bit for the affected pair according to rules a) through c):

- a) If the 6T code group weight is 0, do not change the cumulative weight.
- b) If the 6T code group weight is 1, and the cumulative weight bit is 0, set the cumulative weight bit to 1.
- c) If the 6T code group weight is 1, and the cumulative weight bit is also 1, set the cumulative weight bit to 0, and then algebraically negate all the ternary symbol values in the 6T code group.

After encoding any of the constants sosa, sosb, or bad\_code, update the cumulative weight bit for the affected pair according to rule d):

d) Do not change the cumulative weight. Never negate sosa, sosb or bad\_code.

After encoding any of the constants eop1-5, update the cumulative weight bit for the affected pair according to rules e) and f):

- e) If the cumulative weight is 0, do not change the cumulative weight; algebraically negate all the ternary symbol values in eop1-5.
- f) If the cumulative weight is 1, do not change the cumulative weight.

NOTE—The inversion rules for eop1-5 are opposite rule b). That makes eop1-5 look very unlike normal data, increasing the number of errors required to synthesize a false end-of-packet marker.

### 23.2.1.3 PCS Receive function

The PCS Receive function shall conform to the PCS Receive state diagram in figure 23-9.

The PCS Receive function accepts ternary symbols from the PMA, communicated via the PMA\_UNITDATA.indicate message, converts them using 8B6T coding into a nibble-wide format and passes them up to the MII. This function also generates RX\_DV. The state diagram of figure 23-9 depicts the PCS Receive function. Definitions of state variables ih2, ih3, and ih4 used in that diagram, as well as in the following text, appear in 23.2.4.1.

The last 6 values of the rx\_code\_vector are available to the decoder. PCS Receive makes use of these stored rx\_code\_vector values as well as the ih2-4 registers to manage the assembly of ternary symbols into 6T code

This is an Archive IEEE Standard. It has been superseded by a later version of this standard.

groups, and the conversion of decoded data octets into nibbles. The last 6 ternary symbols for pair BI\_D3 (as extracted from the last 6 values of rx\_code\_vector) are referred to in the state diagram as BI\_D3[0:5]. Other pairs are referenced accordingly.

The PCS Receive state diagram starts the first time the PCS receives a PMA\_UNITDATA.indicate message with rx\_code\_vector=DATA (as opposed to IDLE or PREAMBLE). The contents of this first PMA\_UNITDATA.indicate (DATA) message are specified in 23.4.1.6.

After the sixth PMA\_UNITDATA.indicate (DATA) message (state DECODE CHANNEL 3), there is enough information to decode the first data octet. The decoded data is transmitted across the MII in two parts, a least significant nibble followed by a most significant nibble (see clause 22).

During state COLLECT 4TH TERNARY SYMBOL the PCS Receive function raises RX\_DV and begins shifting out the nibbles of the 802.3 MAC SFD, least significant nibble first (SFD:LO). The most significant nibble of the 802.3 MAC SFD, called SFD:HI, is sent across the MII during the next state, COLLECT 5TH TERNARY SYMBOL.

Once eop is signaled by the decode operation, the state diagram de-asserts RX\_DV, preventing the end-of-packet bits from reaching the MII. At any time that RX\_DV is de-asserted, RXD<3:0> shall be all zeroes.

The decode operation shall use the 8B6T code table listed in annex 23A, and the error-detecting rules listed in 23.2.1.3.1. Decoding and maintenance of the cumulative weight bit is performed separately for each receive pair.

# 23.2.1.3.1 Error-detecting rules

The decoding operation checks the dc balance on each receive pair by keeping track of the cumulative weight of all 6T code group received on that pair. For each pair, initialize the cumulative weight to 0 when the PCS Receive function is in the AWAITING INPUT state. As in the encoding operation, only one bit per pair is needed to store the cumulative weight.

Before decoding each octet, check the weight of the incoming code group and then apply rules a) through h) in sequence:

- a) If the received code group is eop1 (or its negation), set eop=ON. Then check the other pairs for conformance to the end-of-packet rules as follows: Check the last four ternary symbols of the next pair, and the last two ternary symbols from the third pair for exact conformance with the end-of-packet pattern specified by PCS Transmit, including the cumulative weight negation rules. If the received data does not conform, set the internal variable eop error=ON. Skip the other rules.
- b) If the received code group weight is greater than 1 or less than -1, set the internal variable dc\_balance\_error=ON. Decode to all zeros. Do not change the cumulative weight.
- c) If the received code group weight is zero, use the code table to decode. Do not change the cumulative weight.
- d) If the received code group weight is +1, and the cumulative weight bit is 0, use the code table to decode. Invert the cumulative weight bit.
- e) If the received code group weight is -1, and the cumulative weight bit is 1, algebraically negate each ternary symbol in the code group and then use the code table to decode. Invert the cumulative weight bit.
- f) If the received code group weight is +1 and the cumulative weight bit is 1, set the internal variable dc\_balance\_error=ON. Decode to all zeros. Do not change the cumulative weight.
- g) If the received code group weight is -1 and the cumulative weight bit is 0, set the internal variable dc\_balance\_error=ON. Decode to all zeros. Do not change the cumulative weight.
- h) If the (possibly negated) code group is not found in the code table, set codeword\_error =ON. Decode to all zeros. Do not change the cumulative weight.

This is an Archive IEEE Standard. It has been superseded by a later version of this standard.

Aerohive - Exhibit 1025 0105

#### CSMA/CD

The variables dc\_balance\_error, eop\_error and codeword\_error shall remain OFF at all times other than those specified in the above error-detecting rules.

The codeword\_error=ON indication for a (possibly negated) code group not found in the code table shall set RX\_ER during the transfer of both affected data nibbles across the MII.

The dc\_balance\_error=ON indication for a code group shall set RX\_ER during the transfer of both affected data nibbles across the MII.

The eop\_error=ON indication shall set RX\_ER during the transfer of the last decoded data nibble of the previous octet across the MII. That is at least one RX\_CLK period earlier than the requirement for codeword\_error and dc\_balance\_error.

These timing requirements imply consideration of implementation delays not specified in the PCS Receive state diagram.

RX\_DV is asserted coincident with the transmission across the MII of valid packet data, including the clause 4 MAC SFD, but not including the 100BASE-T4 end-of-packet delimiters eop1-5. When a packet is truncated due to early de-assertion of carrier\_status, an RX\_ER indication shall be generated and RX\_DV shall be de-asserted, halting receive processing. The PCS Receive Function may use any of the existing signals codeword\_error, dc\_balance\_error, or eop\_error to accomplish this function.

### 23.2.1.4 PCS Error Sense function

The PCS Error Sense function performs the task of sending RX\_ER to the MII whenever rxerror\_status=ERROR is received from the PMA sublayer or when any of the PCS decoding error conditions occur. The PCS Error Sense function shall conform to the PCS Error Sense state diagram in figure 23-10.

Upon detection of any error, the error sense process shall report RX\_ER to the MII before the last nibble of the clause 4 MAC frame has been passed across the MII. Errors attributable to a particular octet are reported to the MII coincident with the octet in which they occurred.

The timing of rxerror\_status shall cause RX\_ER to appear on the MII no later than the last nibble of the first data octet in the frame.

### 23.2.1.5 PCS Carrier Sense function

The PCS Carrier Sense function shall perform the function of controlling the MII signal CRS according to the rules presented in this clause.

While link\_status = OK, CRS is asserted whenever rx\_crs=ON or TX\_EN=1, with timing as specified in 23.11.2, and table 23-6.

### 23.2.1.6 PCS Collision Presence function

A PCS collision is defined as the simultaneous occurrence of tx\_code\_vector $\neq$ IDLE and the assertion of carrier\_status=ON while link\_status=OK. While a PCS collision is detected, the MII signal COL shall be asserted, with timing as specified in 23.11.2 and table 23-6.

At other times COL shall remain de-asserted.

This is an Archive IEEE Standard. It has been superseded by a later version of this standard.

## 23.2.2 PCS interfaces

### 23.2.2.1 PCS-MII interface signals

The following signals are formally defined in 22.2.2. Jabber detection as specified in 22.2.4.2.12 is not required by this standard.

Signal name	Meaning
TX_CLK	Transmit Clock
TXD<3:0>	Transmit Data
TX_ER	Forces transmission of illegal code
TX_EN	Frames Transmit Data
COL	Collision Indication
CRS	Non-Idle Medium Indication
RX_CLK	Receive Clock
RXD<3:0>	Receive Data
RX_DV	Frames Receive SFD and DATA
RX_ER	Receive Error Indication
MDC	Management Data Clock
MDIO	Management Data

### Table 23-1—MII interface signals

### 23.2.2.2 PCS-Management entity signals

The management interface has pervasive connections to all functions. Operation of the management control lines MDC and MDIO, and requirements for managed objects inside the PCS and PMA, are specified in clauses 22 and 30, respectively.

The loopback mode of operation shall be implemented in accordance with 22.2.4.1.2. The loopback mode of operation loops back transmit data to receive data, thus providing a way to check for the presence of a PHY.

No spurious signals shall be emitted onto the MDI when the PHY is held in power-down mode as defined in 22.2.4.1.5 (even if TX\_EN is ON) or when released from power-down mode, or when external power is first applied to the PHY.

# 23.2.3 Frame structure

Frames passed from the PCS sublayer to the PMA sublayer shall have the structure shown in figure 23-6. This figure shows how ternary symbols on the various pairs are synchronized as they are passed by the PMA\_UNITDATA.indicate and PMA\_UNITDATA request messages. Time proceeds from left to right in the figure.

In the frame structure example, the last 6T code group, DATA N, happens to appear on transmit pair BI\_D3. It could have appeared on any of the three transmit pairs, with the five words eop1 through eop5 appended afterward as the next five octets in sequence. The end of packet as recognized by the PCS is defined as the end of the last ternary symbol of eop1. At this point a receiver has gathered enough information to locate the last word in the packet and check the dc balance on each pair.

If the PMA service interface is exposed, data carried between PCS and PMA by the PMA\_UNITDATA.indicate and PMA\_UNITDATA request messages shall have a clock in each direction. Details of the clock

This is an Archive IEEE Standard. It has been superseded by a later version of this standard.