# 21.6 Protocol Implementation Conformance Statement (PICS) proforma

# 21.6.1 Introduction

The supplier of a protocol implementation that is claimed to conform to any part of the IEEE 802.3u 100BASE-T clauses 21 through 30 shall complete a Protocol Implementation Conformance Statement (PICS) proforma.

A completed PICS proforma is the PICS for the implementation in question. The PICS is a statement of which capabilities and options of the protocol have been implemented. A PICS is included at the end of each clause as appropriate. The PICS can be used for a variety of purposes by various parties, including the following:

- a) As a checklist by the protocol implementor, to reduce the risk of failure to conform to the standard through oversight;
- b) As a detailed indication of the capabilities of the implementation, stated relative to the common basis for understanding provided by the standard PICS proforma, by the supplier and acquirer, or potential acquirer, of the implementation;
- c) As a basis for initially checking the possibility of interworking with another implementation by the user, or potential user, of the implementation (note that, while interworking can never be guaranteed, failure to interwork can often be predicted from incompatible PICS);
- d) As the basis for selecting appropriate tests against which to assess the claim for conformance of the implementation, by a protocol tester.

# 21.6.2 Abbreviations and special symbols

The following symbols are used in the PICS proforma:

М	mandatory field/function
0	optional field/function
O. <n></n>	optional field/function, but at least one of the group of options labeled by
	the same numeral <n> is required</n>
O/ <n></n>	optional field/function, but one and only one of the group of options
	labeled by the same numeral <n> is required</n>
Х	prohibited field/function
<item>:</item>	simple-predicate condition, dependent on the support marked for <item></item>
<item1>*<item2>:</item2></item1>	AND-predicate condition, the requirement must be met if both optional
	items are implemented

# 21.6.3 Instructions for completing the PICS proforma

The first part of the PICS proforma, Implementation Identification and Protocol Summary, is to be completed as indicated with the information necessary to identify fully both the supplier and the implementation.

The main part of the PICS proforma is a fixed-format questionnaire divided into subclauses, each containing a group of items. Answers to the questionnaire items are to be provided in the right-most column, either by simply marking an answer to indicate a restricted choice (usually Yes, No, or Not Applicable), or by entering a value or a set or range of values. (Note that there are some items where two or more choices from a set of possible answers can apply; all relevant choices are to be marked.)

Each item is identified by an item reference in the first column; the second column contains the question to be answered; the third column contains the reference or references to the material that specifies the item in the main body of the standard; the sixth column contains values and/or comments pertaining to the question

This is an<sub>3</sub>Archive IEEE Standard. It has been superseded by a later version of this standard.

to be answered. The remaining columns record the status of the items—whether the support is mandatory, optional or conditional—and provide the space for the answers.

The supplier may also provide, or be required to provide, further information, categorized as either Additional Information or Exception Information. When present, each kind of further information is to be provided in a further subclause of items labeled A $\leq$ i> or X $\leq$ i>, respectively, for cross-referencing purposes, where  $\leq$ i> is any unambiguous identification for the item (e.g., simply a numeral); there are no other restrictions on its format or presentation.

A completed PICS proforma, including any Additional Information and Exception Information, is the Protocol Implementation Conformance Statement for the implementation in question.

Note that where an implementation is capable of being configured in more than one way, according to the items listed under Major Capabilities/Options, a single PICS may be able to describe all such configurations. However, the supplier has the choice of providing more than one PICS, each covering some subset of the implementation's configuration capabilities, if that would make presentation of the information easier and clearer.

#### 21.6.4 Additional information

Items of Additional Information allow a supplier to provide further information intended to assist the interpretation of the PICS. It is not intended or expected that a large quantity will be supplied, and the PICS can be considered complete without any such information. Examples might be an outline of the ways in which a (single) implementation can be set up to operate in a variety of environments and configurations; or a brief rationale, based perhaps upon specific application needs, for the exclusion of features that, although optional, are nonetheless commonly present in implementations.

References to items of Additional Information may be entered next to any answer in the questionnaire, and may be included in items of Exception Information.

# 21.6.5 Exceptional information

It may occasionally happen that a supplier will wish to answer an item with mandatory or prohibited status (after any conditions have been applied) in a way that conflicts with the indicated requirement. No preprinted answer will be found in the Support column for this; instead, the supplier is required to write into the Support column an X<i> reference to an item of Exception Information, and to provide the appropriate rationale in the Exception item itself.

An implementation for which an Exception item is required in this way does not conform to this standard.

Note that a possible reason for the situation described above is that a defect in the standard has been reported, a correction for which is expected to change the requirement not met by the implementation.

#### 21.6.6 Conditional items

The PICS proforma contains a number of conditional items. These are items for which both the applicability of the item itself, and its status if it does apply—mandatory, optional, or prohibited—are dependent upon whether or not certain other items are supported.

Individual conditional items are indicated by a conditional symbol of the form "<item>:<s>" in the Status column, where "<item>" is an item reference that appears in the first column of the table for some other item, and "<s>" is a status symbol, M (Mandatory), O (Optional), or X (Not Applicable).

If the item referred to by the conditional symbol is marked as supported, then 1) the conditional item is applicable, 2) its status is given by "<s>", and 3) the support column is to be completed in the usual way. Otherwise, the conditional item is not relevant and the Not Applicable (N/A) answer is to be marked.

Each item whose reference is used in a conditional symbol is indicated by an asterisk in the Item column.

# 21.7 Relation of 100BASE-T to other standards

Suitable entries for table G1 of ISO/IEC 11801: 1995, annex G, would be as follows:

- a) Within the section Balanced Cable Link Class C (specified up to 16 MHz): CSMA/CD 100BASE-T4 ISO/IEC 8802-3/DAD 1995 4
- b) Within the section Optical Link: CSMA/CD 100BASE-FX ISO/IEC 8802-3/DAD 1995 2
- c) Within the section Balanced Cable Link Class D (Defined up to 100 MHz): CSMA/CD 100BASE-TX ISO/IEC 8802-3/DAD 1995 2

NOTE—To support 100BASE-T4 applications, class C links shall have a NEXT value of at least 3 dB in excess of the values specified in 6.2.4.

	Balanced cabling				Performance based cabling per clause 6														
	per clauses 5, 7, and 8					Class A C			Class B		C	Class C			Class D				
	C a t 3 1 0 Ω	C a t 4 1 0 0 Ω	C a t 5 1 0 0 Ω	C a t 3 1 2 0 Ω	C a t 4 1 2 0 Ω	C a t 5 1 2 0 Ω	1 5 0 Ω	1 0 0 Ω	1 2 0 Ω	1 5 0 Ω	1 0 0 Ω	1 2 0 Ω	1 5 0 Ω	1 0 0 Ω	1 2 0 Ω	1 5 0 Ω	1 0 Ω	1 2 0 Ω	1 5 0 Ω
8802-3: 100BASE-T4	Ι*	I*	Ι*		I	Ι								I			I*	Ι	
8802-3: 100BASE-TX			I*				I*										I*		I*

Suitable entries for table G2 of ISO/IEC 11801: 1995, annex G, would be as follows:

\*8802-3 imposes additional requirements on propagation delay.

This is an<sub>3</sub>Archive IEEE Standard. It has been superseded by a later version of this standard.

#### CSMA/CD

	Fibre				Optical link per clause 8											
	per 5, 7, and 8			Н	lorizont	al	Build	ing bac	kbone	Campus backbone						
	62.5/ 125 μm MMF	50/125 μm MMF	10/125 μm MMF	62.5/ 125 μm MMF	50/125 μm MMF	10/125 μm MMF	62.5/ 125 μm MMF	50/125 μm MMF	10/125 μm MMF	62.5/ 125 μm MMF	50/125 μm MMF	10/125 μm MMF				
8802-3: 100BASE-FX	N	Ι		N	Ι		N	Ι		N	Ι					

A suitable entry for table G3 of ISO/IEC 11801: 1995, annex G, would be as follows:

# 21.8 MAC delay constraints (exposed MII)

100BASE-T makes the following assumptions about MAC performance. These assumptions apply to any MAC with an exposed MII used with a 100BASE-T PHY.

Sublayer measurement points	Event	Min (bits)	Max (bits)	Input timing reference	Output timing reference
$MAC \Leftrightarrow MII$	MAC transmit start to TX_EN sampled		4		TX_CLK rising
	CRS assert to MAC detect	0	8		
	CRS de-assert to MAC detect	0	8		
	CRS assert to TX_EN sampled (worst case nondeferred transmit)		16		TX_CLK rising
	COL assert to MAC detect	0	8		
	COL de-assert to MAC detect	0	8		
	COL assert to TXD = Jam sampled (worst-case collision response)		16		TX_CLK rising; first nibble of jam

#### Table 21-2—MAC delay assumptions (exposed MII)

CSMA/CD

# 22. Reconciliation Sublayer (RS) and Media Independent Interface (MII)

#### 22.1 Overview

This clause defines the logical, electrical, and mechanical characteristics for the Reconciliation Sublayer (RS) and Media Independent Interface (MII) between CSMA/CD media access controllers and various PHYs. Figure 22-1 shows the relationship of the Reconciliation sublayer and MII to the ISO (IEEE) OSI reference model.



\*\*\* AUTONEG communicates with the PMA subayer through the PMA service interface messages PMA\_LINK.request and PMA\_LINK.indicate

\*\*\*\* AUTONEG is optional.

Figure 22-1—MII location in the protocol stack

The purpose of this interface is to provide a simple, inexpensive, and easy-to-implement interconnection between Media Access Control (MAC) sublayer and PHYs, and between PHYs and Station Management (STA) entities.

This interface has the following characteristics:

- a) It is capable of supporting both 10 Mb/s and 100 Mb/s data rates.
- b) Data and delimiters are synchronous to clock references.
- c) It provides independent four bit wide transmit and receive data paths.
- d) It uses TTL signal levels, compatible with common digital CMOS ASIC processes.
- e) It provides a simple management interface.
- f) It is capable of driving a limited length of shielded cable.

This is an correction of this standard served as been superseded by a later version of this standard.

#### 22.1.1 Summary of major concepts

- a) Each direction of data transfer is serviced with seven (making a total of 14) signals: Data (a four-bit bundle), Delimiter, Error, and Clock.
- b) Two media status signals are provided. One indicates the presence of carrier, and the other indicates the occurrence of a collision.
- A management interface comprised of two signals provides access to management parameters and services.
- d) The Reconciliation sublayer maps the signal set provided at the MII to the PLS service definition specified in clause 6.

#### 22.1.2 Application

This clause applies to the interface between MAC sublayer and PHYs, and between PHYs and Station Management entities. The implementation of the interface may assume any of the following three forms:

- A chip-to-chip (integrated circuit to integrated circuit) interface implemented with traces on a printed circuit board.
- b) A motherboard to daughterboard interface between two or more printed circuit boards.
- c) An interface between two printed circuit assemblies that are attached with a length of cable and an appropriate connector.

Figure 22-2 provides an example of the third application environment listed above. All MII conformance tests are performed at the mating surfaces of the MII connector, identified by the line A-A.



Figure 22-2—Example application showing location of conformance test

This interface is used to provide media independence for various forms of unshielded twisted-pair wiring, shielded twisted-pair wiring, fiber optic cabling, and potentially other media, so that identical media access controllers may be used with any of these media.

To allow for the possibility that multiple PHYs may be controlled by a single Station Management entity, the MII management interface has provisions to accommodate up to 32 PHYs, with the restriction that a maximum of one PHY may be attached to a management interface via the mechanical interface defined in 22.6.

# 22.1.3 Rates of operation

The MII can support two specific data rates, 10 Mb/s and 100 Mb/s. The functionality is identical at both data rates, as are the signal timing relationships. The only difference between 10 Mb/s and 100 Mb/s operation is the nominal clock frequency.

PHYs that provide an MII are not required to support both data rates, and may support either one or both. PHYs must report the rates they are capable of operating at via the management interface, as described in 22.2.4.

# 22.1.4 Allocation of functions

The allocation of functions at the MII is such that it readily lends itself to implementation in both PHYs and MAC sublayer entities. The division of functions balances the need for media independence with the need for a simple and cost-effective interface.

While the Attachment Unit Interface (AUI) was defined to exist between the Physical Signaling (PLS) and Physical Media Attachment (PMA) sublayers for 10 Mb/s DTEs, the MII maximizes media independence by cleanly separating the Data Link and Physical Layers of the ISO (IEEE) seven-layer reference model. This allocation also recognizes that implementations can benefit from a close coupling of the PLS or PCS sub-layer and the PMA sublayer.

# 22.2 Functional specifications

The MII is designed to make the differences among the various media absolutely transparent to the MAC sublayer. The selection of logical control signals and the functional procedures are all designed to this end. Additionally, the MII is designed to be easily implemented at minimal cost using conventional design techniques and manufacturing processes.

# 22.2.1 Mapping of MII signals to PLS service primitives and Station Management

The Reconciliation sublayer maps the signals provided at the MII to the PLS service primitives defined in clause 6. The PLS service primitives provided by the Reconciliation sublayer behave in exactly the same manner as defined in clause 6. The MII signals are defined in detail in 22.2.2 below.

Figure 22-3 depicts a schematic view of the Reconciliation sublayer inputs and outputs, and demonstrates that the MII management interface is controlled by the Station Management entity (STA).

# 22.2.1.1 Mapping of PLS\_DATA.request

# 22.2.1.1.1 Function

Map the primitive PLS\_DATA request to the MII signals TXD<3:0>, TX\_EN and TX\_CLK.

# 22.2.1.1.2 Semantics of the service primitive

# PLS\_DATA request (OUTPUT\_UNIT)

The OUTPUT\_UNIT parameter can take one of three values: ONE, ZERO, or DATA\_COMPLETE. It represents a single data bit. The values ONE and ZERO are conveyed by the signals TXD<3>, TXD<2>, TXD<1> and TXD<0>, each of which conveys one bit of data while TX\_EN is asserted. The value DATA\_COMPLETE is conveyed by the de-assertion of TX\_EN. Synchronization between the Reconciliation sublayer and the PHY is achieved by way of the TX\_CLK signal.

This is an Archive 1555 Standardser te has been superseded by a later version of this standard.

IEEE Std 802.3, 1998 Edition

#### LOCAL AND METROPOLITAN AREA NETWORKS:





#### 22.2.1.1.3 When generated

The TX\_CLK signal is generated by the PHY. The TXD<3:0> and TX\_EN signals are generated by the Reconciliation sublayer after every group of four PLS\_DATA request transactions from the MAC sublayer to request the transmission of four data bits on the physical medium or to stop transmission.

#### 22.2.1.2 Mapping of PLS\_DATA.indicate

#### 22.2.1.2.1 Function

Map the primitive PLS\_DATA.indicate to the MII signals RXD<3:0>, RX\_DV, RX\_ER, and RX\_CLK.

#### 22.2.1.2.2 Semantics of the service primitive

#### PLS\_DATA.indicate (INPUT\_UNIT)

The INPUT\_UNIT parameter can take one of two values: ONE or ZERO. It represents a single data bit. The values ONE and ZERO are derived from the signals RXD<3>, RXD<2>, RXD<1>, and RXD<0>, each of which represents one bit of data while RX\_DV is asserted.

The value of the data transferred to the MAC is controlled by the RX\_ER signal, see 22.2.1.5, Response to RX\_ER indication from MII.

Synchronization between the PHY and the Reconciliation sublayer is achieved by way of the RX\_CLK signal.

#### 22.2.1.2.3 When generated

This primitive is generated to all MAC sublayer entities in the network after a PLS\_DATA.request is issued. Each nibble of data transferred on RXD<3:0> will result in the generation of four PLS\_DATA.indicate transactions.

# 22.2.1.3 Mapping of PLS\_CARRIER.indicate

# 22.2.1.3.1 Function

Map the primitive PLS CARRIER.indicate to the MII signals CRS and RX DV.

#### 22.2.1.3.2 Semantics of the service primitive

#### PLS CARRIER.indicate (CARRIER STATUS)

The CARRIER\_STATUS parameter can take one of two values: CARRIER\_ON or CARRIER\_OFF. The values CARRIER\_ON and CARRIER\_OFF are derived from the MII signals CRS and RX\_DV.

#### 22.2.1.3.3 When generated

The PLS\_CARRIER.indicate service primitive is generated by the Reconciliation sublayer whenever the CARRIER\_STATUS parameter changes from CARRIER\_ON to CARRIER\_OFF or vice versa.

While the RX\_DV signal is de-asserted, any transition of the CRS signal from de-asserted to asserted must cause a transition of CARRIER\_STATUS from the CARRIER\_OFF to the CARRIER\_ON value, and any transition of the CRS signal from asserted to de-asserted must cause a transition of CARRIER\_STATUS from the CARRIER\_OFF value. At any time after CRS and RX\_DV are both asserted, de-assertion of RX\_DV must cause CARRIER\_STATUS to transition to the CARRIER\_OFF value. This transition of CARRIER\_STATUS from the CARRIER\_ON to the CARRIER\_OFF value. This transition of CARRIER\_STATUS from the CARRIER\_ON to the CARRIER\_OFF value must be recognized by the MAC sublayer, even if the CRS signal is still asserted at the time.

NOTE—The behavior of the CRS signal is specified within this clause so that it can be mapped directly (with the appropriate implementation-specific synchronization) to the carrierSense variable in the MAC process Deference, which is described in 4.2.8. The behavior of the RX\_DV signal is specified within this clause so that it can be mapped directly to the carrierSense variable in the MAC process BitReceiver, which is described in 4.2.9, provided that the MAC process BitReceiver is implemented to receive a nibble of data on each cycle through the inner loop.

#### 22.2.1.4 Mapping of PLS\_SIGNAL indicate

# 22.2.1.4.1 Function

Map the primitive PLS SIGNAL.indicate to the MII signal COL.

#### 22.2.1.4.2 Semantics of the service primitive

PLS\_SIGNAL.indicate (SIGNAL\_STATUS)

The SIGNAL\_STATUS parameter can take one of two values: SIGNAL\_ERROR or NO\_SIGNAL\_ERROR. SIGNAL\_STATUS assumes the value SIGNAL\_ERROR when the MII signal COL is asserted, and assumes the value NO\_SIGNAL\_ERROR when COL is de-asserted.

# 22.2.1.4.3 When generated

The PLS\_SIGNAL.indicate service primitive is generated whenever SIGNAL\_STATUS makes a transition from SIGNAL ERROR to NO SIGNAL ERROR or vice versa.

# 22.2.1.5 Response to RX\_ER indication from MII

If, during frame reception, both RX\_DV and RX\_ER are asserted, the Reconciliation sublayer shall ensure that the MAC will detect a FrameCheckError in that frame.

This is an Archive 1555 Standardser It has been superseded by a later version of this standard.

This requirement may be met by incorporating a function in the Reconciliation sublayer that produces a result that is guaranteed to be not equal to the CRC result, as specified by the algorithm in 3.2.8, of the sequence of nibbles comprising the received frame as delivered to the MAC sublayer. The Reconciliation sublayer must then ensure that the result of this function is delivered to the MAC sublayer at the end of the received frame in place of the last nibble(s) received from the MII.

Other techniques may be employed to respond to RX\_ER, provided that the result is that the MAC sublayer behaves as though a FrameCheckError occurred in the received frame.

# 22.2.1.6 Conditions for generation of TX\_ER

If, during the process of transmitting a frame, it is necessary to request that the PHY deliberately corrupt the contents of the frame in such a manner that a receiver will detect the corruption with the highest degree of probability, then the signal TX\_ER may be generated.

For example, a repeater that detects an RX\_ER during frame reception on an input port may propagate that error indication to its output ports by asserting TX\_ER during the process of transmitting that frame.

Since there is no mechanism in the definition of the MAC sublayer by which the transmit data stream can be deliberately corrupted, the Reconciliation sublayer is not required to generate TX\_ER.

# 22.2.2 MII signal functional specifications

#### 22.2.2.1 TX\_CLK (transmit clock)

TX\_CLK (Transmit Clock) is a continuous clock that provides the timing reference for the transfer of the TX\_EN, TXD, and TX\_ER signals from the Reconciliation sublayer to the PHY. TX\_CLK is sourced by the PHY.

The TX\_CLK frequency shall be 25% of the nominal transmit data rate  $\pm$  100 ppm. For example, a PHY operating at 100 Mb/s must provide a TX\_CLK frequency of 25 MHz, and a PHY operating at 10 Mb/s must provide a TX\_CLK frequency of 2.5 MHz. The duty cycle of the TX\_CLK signal shall be between 35% and 65% inclusive.

NOTE—See additional information in 22.2.4.1.5.

#### 22.2.2.2 RX\_CLK (receive clock)

RX\_CLK is a continuous clock that provides the timing reference for the transfer of the RX\_DV, RXD, and RX\_ER signals from the PHY to the Reconciliation sublayer. RX\_CLK is sourced by the PHY. The PHY may recover the RX\_CLK reference from the received data or it may derive the RX\_CLK reference from a nominal clock (e.g., the TX\_CLK reference).

The minimum high and low times of RX\_CLK shall be 35% of the nominal period under all conditions.

While RX\_DV is asserted, RX\_CLK shall be synchronous with recovered data, shall have a frequency equal to 25% of the data rate of the received signal, and shall have a duty cycle of between 35% and 65% inclusive.

When the signal received from the medium is continuous and the PHY can recover the RX\_CLK reference and supply the RX\_CLK on a continuous basis, there is no need to transition between the recovered clock reference and a nominal clock reference on a frame-by-frame basis. If loss of received signal from the medium causes a PHY to lose the recovered RX\_CLK reference, the PHY shall source the RX\_CLK from a nominal clock reference.

#### CSMA/CD

Transitions from nominal clock to recovered clock or from recovered clock to nominal clock shall be made only while RX\_DV is de-asserted. During the interval between the assertion of CRS and the assertion of RX\_DV at the beginning of a frame, the PHY may extend a cycle of RX\_CLK by holding it in either the high or low condition until the PHY has successfully locked onto the recovered clock. Following the deassertion of RX\_DV at the end of a frame, the PHY may extend a cycle of RX\_CLK by holding it in either the high or low condition for an interval that shall not exceed twice the nominal clock period.

NOTE—This standard neither requires nor assumes a guaranteed phase relationship between the RX\_CLK and TX\_CLK signals. See additional information in 22.2.4.1.5.

#### 22.2.2.3 TX\_EN (transmit enable)

TX\_EN indicates that the Reconciliation sublayer is presenting nibbles on the MII for transmission. It shall be asserted by the Reconciliation sublayer synchronously with the first nibble of the preamble and shall remain asserted while all nibbles to be transmitted are presented to the MII. TX\_EN shall be negated prior to the first TX\_CLK following the final nibble of a frame. TX\_EN is driven by the Reconciliation sublayer and shall transition synchronously with respect to the TX\_CLK.

Figure 22-4 depicts TX\_EN behavior during a frame transmission with no collisions.



Figure 22-4—Transmission with no collision

#### 22.2.2.4 TXD (transmit data)

TXD is a bundle of 4 data signals (TXD<3:0>) that are driven by the Reconciliation sublayer. TXD<3:0> shall transition synchronously with respect to the TX\_CLK. For each TX\_CLK period in which TX\_EN is asserted, TXD<3:0> are accepted for transmission by the PHY. TXD<0 > is the least significant bit. While TX EN is de-asserted, TXD<3:0> shall have no effect upon the PHY.

Figure 22-4 depicts TXD<3:0> behavior during the transmission of a frame.

Table 22-1 summarizes the permissible encodings of TXD<3:0>, TX\_EN, and TX\_ER.

#### 22.2.2.5 TX\_ER (transmit coding error)

TX\_ER shall transition synchronously with respect to the TX\_CLK. When TX\_ER is asserted for one or more TX\_CLK periods while TX\_EN is also asserted, the PHY shall emit one or more symbols that are not

This is an chromine 155 E Standardser that been superseded by a later version of this standard.

TX_EN	TX_ER	TXD<3:0>	Indication
0	0	0000 through 1111	Normal inter-frame
0	1	0000 through 1111	Reserved
1	0	0000 through 1111	Normal data transmission
1	1	0000 through 1111	Transmit error propagation

# Table 22-1—Permissible encodings of TXD<3:0>, TX\_EN, and TX\_ER

part of the valid data or delimiter set somewhere in the frame being transmitted. The relative position of the error within the frame need not be preserved.

Assertion of the TX\_ER signal shall not affect the transmission of data when a PHY is operating at 10 Mb/s, or when TX\_EN is de-asserted.

Figure 22-5 shows the behavior of TX\_ER during the transmission of a frame propagating an error.

Table 22-1 summarizes the permissible encodings of TXD<3:0>, TX\_EN, and TX\_ER.





The TX\_ER signal shall be implemented at the MII of a PHY, may be implemented at the MII of a repeater that provides an MII port, and may be implemented in MAC sublayer devices. If a Reconciliation sublayer or a repeater with an MII port does not actively drive the TX\_ER signal, it shall ensure that the TX\_ER signal is pulled down to an inactive state at all times.

# 22.2.2.6 RX\_DV (Receive Data Valid)

RX\_DV (Receive Data Valid) is driven by the PHY to indicate that the PHY is presenting recovered and decoded nibbles on the RXD<3:0> bundle and that the data on RXD<3:0> is synchronous to RX\_CLK. RX\_DV shall transition synchronously with respect to the RX\_CLK. RX\_DV shall remain asserted continuously from the first recovered nibble of the frame through the final recovered nibble and shall be negated prior to the first RX\_CLK that follows the final nibble. In order for a received frame to be correctly interpreted by the Reconciliation sublayer and the MAC sublayer, RX\_DV must encompass the frame, starting no later than the Start Frame Delimiter (SFD) and excluding any End-of-Frame delimiter.

Figure 22-6 shows the behavior of RX\_DV during frame reception.



Figure 22-6—Reception with no errors

#### 22.2.2.7 RXD (receive data)

RXD is a bundle of four data signals (RXD<3:0>) that transition synchronously with respect to the RX\_CLK. RXD<3:0> are driven by the PHY. For each RX\_CLK period in which RX\_DV is asserted, RXD<3:0> transfer four bits of recovered data from the PHY to the Reconciliation sublayer. RXD<0> is the least significant bit. While RX\_DV is de-asserted, RXD<3:0> shall have no effect on the Reconciliation sublayer.

While RX\_DV is de-asserted, the PHY may provide a False Carrier indication by asserting the RX\_ER signal while driving the value <1110> onto RXD<3:0>. See 24.2.4.4.2 for a description of the conditions under which a PHY will provide a False Carrier indication.

In order for a frame to be correctly interpreted by the MAC sublayer, a completely formed SFD must be passed across the MII. A PHY is not required to loop data transmitted on TXD<3:0> back to RXD<3:0> unless the loopback mode of operation is selected as defined in 22.2.4.1.2.

Figure 22-6 shows the behavior of RXD<3:0> during frame reception.

Table 22-2 summarizes the permissible encoding of RXD<3:0>, RX\_ER, and RX\_DV, along with the specific indication provided by each code.

RX_DV	RX_ER	RXD<3:0>	Indication
0	0	0000 through 1111	Normal inter-frame
0	1	0000	Normal inter-frame
0	1	0001 through 1101	Reserved
0	1	1110	False Carrier indication
0	1	1111	Reserved
1	0	0000 through 1111	Normal data reception
1	1	0000 through 1111	Data reception with errors

Table 2—Permissible encoding of R	RXD<3:0>, RX_	ER, and RX_DV
-----------------------------------	---------------	---------------

IEEE Std 802.3, 1998 Edition

#### 22.2.2.8 RX\_ER (receive error)

RX\_ER (Receive Error) is driven by the PHY. RX\_ER shall be asserted for one or more RX\_CLK periods to indicate to the Reconciliation sublayer that an error (e.g., a coding error, or any error that the PHY is capable of detecting, and that may otherwise be undetectable at the MAC sublayer) was detected somewhere in the frame presently being transferred from the PHY to the Reconciliation sublayer. RX\_ER shall transition synchronously with respect to RX\_CLK. While RX\_DV is de-asserted, RX\_ER shall have no effect on the Reconciliation sublayer.

While RX\_DV is de-asserted, the PHY may provide a False Carrier indication by asserting the RX\_ER signal for at least one cycle of the RX\_CLK while driving the appropriate value onto RXD<3:0>, as defined in 22.2.2.7. See 24.2.4.4.2 for a description of the conditions under which a PHY will provide a False Carrier indication.

The effect of RX\_ER on the Reconciliation sublayer is defined in 22.2.1.5, Response to RX\_ER indication from MII.

Figure 22-7 shows the behavior of RX\_ER during the reception of a frame with errors.



Figure 22-7—Reception with errors

Figure 22-8 shows the behavior of RX\_ER, RX\_DV and RXD<3:0> during a False Carrier indication.





#### CSMA/CD

#### 22.2.2.9 CRS (carrier sense)

CRS shall be asserted by the PHY when either the transmit or receive medium is nonidle. CRS shall be deasserted by the PHY when both the transmit and receive media are idle. The PHY shall ensure that CRS remains asserted throughout the duration of a collision condition.

CRS is not required to transition synchronously with respect to either the TX\_CLK or the RX\_CLK.

The behavior of the CRS signal is unspecified when the duplex mode bit 0.8 in the control register is set to a logic one, as described in 22.2.4.1.8, or when the Auto-Negotiation process selects a full duplex mode of operation.

Figure 22-4 shows the behavior of CRS during a frame transmission without a collision, while Figure 22-9 shows the behavior of CRS during a frame transmission with a collision.

#### 22.2.2.10 COL (collision detected)

COL shall be asserted by the PHY upon detection of a collision on the medium, and shall remain asserted while the collision condition persists.

COL shall be asserted by a PHY that is operating at 10 Mb/s in response to a *signal\_quality\_error* message from the PMA.

COL is not required to transition synchronously with respect to either the TX\_CLK or the RX\_CLK.

The behavior of the COL signal is unspecified when the duplex mode bit 0.8 in the control register is set to a logic one, as described in 22.2.4.1.8, or when the Auto-Negotiation process selects a full-duplex mode of operation.

Figure 22-9 shows the behavior of COL during a frame transmission with a collision.





NOTE—The circuit assembly that contains the Reconciliation sublayer may incorporate a weak pull-up on the COL signal as a means of detecting an open circuit condition on the COL signal at the MII. The limit on the value of this pull-up is defined in 22.4.4.2.

This is an of the standard of the standard of the standard.

# 22.2.2.11 MDC (management data clock)

MDC is sourced by the Station Management entity to the PHY as the timing reference for transfer of information on the MDIO signal. MDC is an aperiodic signal that has no maximum high or low times. The minimum high and low times for MDC shall be 160 ns each, and the minimum period for MDC shall be 400 ns, regardless of the nominal period of TX\_CLK and RX\_CLK.

# 22.2.2.12 MDIO (management data input/output)

MDIO is a bidirectional signal between the PHY and the STA. It is used to transfer control information and status between the PHY and the STA. Control information is driven by the STA synchronously with respect to MDC and is sampled synchronously by the PHY. Status information is driven by the PHY synchronously with respect to MDC and is sampled synchronously by the STA.

MDIO shall be driven through three-state circuits that enable either the STA or the PHY to drive the signal. A PHY that is attached to the MII via the mechanical interface specified in 22.6 shall provide a resistive pullup to maintain the signal in a high state. The STA shall incorporate a resistive pull-down on the MDIO signal and thus may use the quiescent state of MDIO to determine if a PHY is connected to the MII via the mechanical interface defined in 22.6. The limits on the values of these pull-ups and pull-downs are defined in 22.4.4.2.

# 22.2.3 Frame structure

Data frames transmitted through the MII shall have the frame format shown in figure 22-10.

# <inter-frame><preamble><sfd><data><efd>

# Figure 22-10—MII frame format

For the MII, transmission and reception of each octet of data shall be done a nibble at a time with the order of nibble transmission and reception as shown in figure 22-11.





The bits of each octet are transmitted and received as two nibbles, bits 0 through 3 of the octet corresponding to bits 0 through 3 of the first nibble transmitted or received, and bits 4 through 7 of the octet corresponding to bits 0 through 3 of the second nibble transmitted or received.

# 22.2.3.1 Inter-frame

The inter-frame period provides an observation window for an unspecified amount of time during which no data activity occurs on the MII. The absence of data activity is indicated by the de-assertion of the RX\_DV signal on the receive path, and the de-assertion of the TX\_EN signal on the transmit path. The MAC inter-FrameSpacing parameter defined in clause 4 is measured from the de-assertion of the CRS signal to the assertion of the CRS signal.

#### 22.2.3.2 Preamble and start of frame delimiter

#### 22.2.3.2.1 Transmit case

The preamble <preamble> begins a frame transmission. The bit value of the preamble field at the MII is unchanged from that specified in 7.2.3.2 and shall consist of 7 octets with the following bit values:

10101010 10101010 10101010 10101010 10101010 10101010 10101010

In the preceding example, the preamble is displayed using the bit order it would have if transmitted serially. This means that for each octet the leftmost l value represents the LSB of the octet, and the rightmost 0 value the octet MSB.

The SFD (Start Frame Delimiter) <sfd> indicates the start of a frame and follows the preamble. The bit value of the SFD at the MII is unchanged from that specified in 7.2.3.3 and is the bit sequence:

10101011

The preamble and SFD shall be transmitted through the MII as nibbles starting from the assertion of TX\_EN as shown in table 22-3.

Signal		Bit values of nibbles transmitted through MII																	
TXD0	X	1*	1	1	1	1	1	1	1	1	1	1	1	1	1	1†	1	D0 <sup>‡</sup>	D4 <sup>§</sup>
TXD1	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D1	D5
TXD2	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	D2	D6
TXD3	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	D3	D7
TX_EN	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

# Table 3—Transmitted preamble and SFD

<sup>\*</sup>1st preamble nibble transmitted.

<sup>†</sup>1st SFD nibble transmitted.

<sup>‡</sup>1st data nibble transmitted.

<sup>§</sup>D0 through D7 are the first eight bits of the data field from the Protocol Data Unit (PDU).

#### 22.2.3.2.2 Receive case

The conditions for assertion of RX\_DV are defined in 22.2.2.6.

This is an Archive 1555 Standardser te has been superseded by a later version of this standard.

The alignment of the received SFD and data at the MII shall be as shown in table 22-4 and table 22-5. Table 22-4 depicts the case where no preamble nibbles are conveyed across the MII, and table 22-5 depicts the case where the entire preamble is conveyed across the MII.

Signal	Bit values of nibbles received through MII										
RXD0	X	X	Χ	Χ	X	Х	Х	1*	1	$\mathrm{D0}^\dagger$	D4 <sup>‡</sup>
RXD1	X	Х	Х	Х	Х	Х	Х	0	0	D1	D5
RXD2	X	X	X	X	X	Х	Х	1	1	D2	D6
RXD3	X	X	X	X	X	Х	Х	0	1	D3	D7
RX_DV	0	0	0	0	0	0	0	1	1	1	1

#### Table 4—Start of receive with no preamble preceding SFD

\*1st SFD nibble received. †1st data nibble received.

<sup>‡</sup>D0 through D7 are the first eight bits of the data field from the PDU.

Table 5—Start of receive with	entire preamb	le preceding SFD
-------------------------------	---------------	------------------

Signal		Bit values of nibbles received through MII																	
RXD0	X	1*	1	1	1	1	1	1	1	1	1	1	1	1	1	1†	1	D0 <sup>‡</sup>	D4 <sup>§</sup>
RXD1	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D1	D5
RXD2	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	D2	D6
RXD3	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	D3	D7
RX_DV	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

<sup>\*</sup>1st preamble nibble received.

<sup>†</sup>1st SFD nibble received.

<sup>‡</sup>1st data nibble received.

<sup>§</sup>D0 through D7 are the first eight bits of the data field from the PDU.

# 22.2.3.3 Data

The data in a well formed frame shall consist of N octets of data transmitted as 2N nibbles. For each octet of data the transmit order of each nibble is as specified in figure 22-11. Data in a collision fragment may consist of an odd number of nibbles.

# 22.2.3.4 End-of-Frame delimiter (EFD)

De-assertion of the TX\_EN signal constitutes an End-of-Frame delimiter for data conveyed on TXD<3:0>, and de-assertion of RX\_DV constitutes an End-of-Frame delimiter for data conveyed on RXD<3:0>.

# 22.2.3.5 Handling of excess nibbles

An excess nibble condition occurs when an odd number of nibbles is conveyed across the MII beginning with the SFD and including all nibbles conveyed until the End-of-Frame delimiter. Reception of a frame containing a non-integer number of octets shall be indicated by the PHY as an excess nibble condition.

Transmission of an excess nibble may be handled by the PHY in an implementation-specific manner. No assumption should be made with regard to truncation, octet padding, or exact nibble transmission by the PHY.

# 22.2.4 Management functions

The management interface specified here provides a simple, two-wire, serial interface to connect a management entity and a managed PHY for the purposes of controlling the PHY and gathering status from the PHY. This interface is referred to as the MII Management Interface.

The management interface consists of a pair of signals that physically transport the management information across the MII, a frame format and a protocol specification for exchanging management frames, and a register set that can be read and written using these frames. The register definition specifies a basic register set with an extension mechanism.

The basic register set consists of two registers referred to as the Control Register (register 0) and the Status Register (register 1). The status and control functions defined here are considered basic and fundamental to 100 Mb/s PHYs. All PHYs that provide an MII shall incorporate the basic register set. Registers 2 through 7 are part of the extended register set.

The full set of management registers is listed in table 22-6.

Register address	Register name	Basic/Extended
0	Control	В
1	Status	В
2,3	PHY Identifier	Е
4	Auto-Negotiation Advertisement	Е
5	Auto-Negotiation Link Partner Ability	Е
6	Auto-Negotiation Expansion	Е
7	Auto-Negotiation Next Page Transmit	Е
8 through 15	Reserved	Е
16 through 31	Vendor Specific	Е

# Table 6—MII management register set

# 22.2.4.1 Control register (register 0)

The assignment of bits in the Control Register is shown in table 22-7 below. The default value for each bit of the Control Register should be chosen so that the initial state of the PHY upon power up or reset is a normal operational state without management intervention.

Bit(s)	Name	Description		
0.15	Reset	1 = PHY reset 0 = normal operation	R/W SC	
0.14	Loopback	1 = enable loopback mode 0 = disable loopback mode	R/W	
0.13	Speed Selection	1 = 100  Mb/s 0 = 10  Mb/s	R/W	
0.12	Auto-Negotiation Enable	1 = Enable Auto-Negotiation Process 0 = Disable Auto-Negotiation Process	R/W	
0.11	Power Down	1 = power down 0 = normal operation†	R/W	
0.10	Isolate	1 = electrically Isolate PHY from MII 0 = normal operation <sup>b</sup>	R/W	
0.9	Restart Auto-Negotiation	1 = Restart Auto-Negotiation Process 0 = normal operation	R/W SC	
0.8	Duplex Mode	1 = Full Duplex‡0 = Half Duplex	R/W	
0.7	Collision Test	1 = enable COL signal test 0 = disable COL signal test	R/W	
0.6:0	Reserved	Write as 0, ignore on Read	R/W	

# Table 7—Control register bit definitions

R/W = Read/Write, SC = Self-Clearing.

<sup>†</sup>For normal operation, both 0.10 and 0.11 must be cleared to zero, see 22.2.4.1.5.

<sup>‡</sup>Specifications for full-duplex mode operation are planned for future work.

# 22.2.4.1.1 Reset

Resetting a PHY is accomplished by setting bit 0.15 to a logic one. This action shall set the status and control registers to their default states. As a consequence this action may change the internal state of the PHY and the state of the physical link associated with the PHY. This bit is self-clearing, and a PHY shall return a value of one in bit 0.15 until the reset process is completed. A PHY is not required to accept a write transaction to the control register until the reset process is completed, and writes to bits of the control register other than 0.15 may have no effect until the reset process is completed. The reset process shall be completed within 0.5 s from the setting of bit 0.15.

The default value of bit 0.15 is zero.

NOTE—This operation may interrupt data communication.

# 22.2.4.1.2 Loopback

The PHY shall be placed in a loopback mode of operation when bit 0.14 is set to a logic one. When bit 0.14 is set, the PHY receive circuitry shall be isolated from the network medium, and the assertion of TX\_EN at the MII shall not result in the transmission of data on the network medium. When bit 0.14 is set, the PHY shall accept data from the MII transmit data path and return it to the MII receive data path in response to the assertion of TX\_EN. When bit 0.14 is set, the delay from the assertion of TX\_EN to the assertion of RX\_DV shall be less than 512 BT. When bit 0.14 is set, the COL signal shall remain de-asserted at all times, unless bit 0.7 is set, in which case the COL signal shall behave as described in 22.2.4.1.9. Clearing bit 0.14 to zero allows normal operation.

The default value of bit 0.14 is zero.

NOTE—The signal path through the PHY that is exercised in the loopback mode of operation is implementation specific, but it is recommended that the signal path encompass as much of the PHY circuitry as is practical. The intention of providing this loopback mode of operation is to permit a diagnostic or self-test function to perform the transmission and reception of a PDU, thus testing the transmit and receive data paths. Other loopback signal paths through a PHY may be enabled via the extended register set, in an implementation-specific fashion.

# 22.2.4.1.3 Speed selection

Link speed can be selected via either the Auto-Negotiation process, or manual speed selection. Manual speed selection is allowed when Auto-Negotiation is disabled by clearing bit 0.12 to zero. When Auto-Negotiation is disabled, setting bit 0.13 to a logic one configures the PHY for 100 Mb/s operation, and clearing bit 0.13 to a logic zero configures the PHY for 10 Mb/s operation. When Auto-Negotiation is enabled, bit 0.13 can be read or written, but the state of bit 0.13 has no effect on the link configuration, and it is not necessary for bit 0.13 to reflect the operating speed of the link when it is read. If a PHY reports via bits 1.15:11 that it is able to operate at only one speed, the value of bit 0.13 shall correspond to the speed at which the PHY can operate, and any attempt to change the setting of the bit shall be ignored.

The default value of bit 0.13 is one, unless the PHY reports via bits 1.15:11 that it is able to operate only at 10 Mb/s, in which case the default value of bit 0.13 is zero.

# 22.2.4.1.4 Auto-Negotiation enable

The Auto-Negotiation process shall be enabled by setting bit 0.12 to a logic one. If bit 0.12 is set to a logic one, then bits 0.13 and 0.8 shall have no effect on the link configuration, and the Auto-Negotiation process will determine the link configuration. If bit 0.12 is cleared to a logic zero, then bits 0.13 and 0.8 will determine the link configuration, regardless of the prior state of the link configuration and the Auto-Negotiation process.

If a PHY reports via bit 1.3 that it lacks the ability to perform Auto-Negotiation, the PHY shall return a value of zero in bit 0.12. If a PHY reports via bit 1.3 that it lacks the ability to perform Auto-Negotiation, bit 0.12 should always be written as zero, and any attempt to write a one to bit 0.12 shall be ignored.

The default value of bit 0.12 is one, unless the PHY reports via bit 1.3 that it lacks the ability to perform Auto-Negotiation, in which case the default value of bit 0.12 is zero.

# 22.2.4.1.5 Power down

The PHY may be placed in a low-power consumption state by setting bit 0.11 to a logic one. Clearing bit 0.11 to zero allows normal operation. The specific behavior of a PHY in the power-down state is implementation specific. While in the power-down state, the PHY shall respond to management transactions. During the transition to the power-down state and while in the power-down state, the PHY shall not generate spurious signals on the MII.

This is an Archive 1555 Standardser It has been superseded by a later version of this standard.

A PHY is not required to meet the RX\_CLK and TX\_CLK signal functional requirements when either bit 0.11 or bit 0.10 is set to a logic one. A PHY shall meet the RX\_CLK and TX\_CLK signal functional requirements defined in 22.2.2 within 0.5 s after both bit 0.11 and 0.10 are cleared to zero.

The default value of bit 0.11 is zero.

# 22.2.4.1.6 Isolate

The PHY may be forced to electrically isolate its data paths from the MII by setting bit 0.10 to a logic one. Clearing bit 0.10 allows normal operation. When the PHY is isolated from the MII it shall not respond to the TXD<3:0>, TX\_EN, and TX\_ER inputs, and it shall present a high impedance on its TX\_CLK, RX\_CLK, RX\_DV, RX\_ER, RXD<3:0>, COL, and CRS outputs. When the PHY is isolated from the MII it shall respond to management transactions.

A PHY that is connected to the MII via the mechanical interface defined in 22.6 shall have a default value of one for bit 0.10 so as to avoid the possibility of having multiple MII output drivers actively driving the same signal path simultaneously.

NOTE—This clause neither requires nor assumes any specific behavior at the MDI resulting from setting bit 0.10 to a logic one.

# 22.2.4.1.7 Restart Auto-Negotiation

If a PHY reports via bit 1.3 that it lacks the ability to perform Auto-Negotiation, or if Auto-Negotiation is disabled, the PHY shall return a value of zero in bit 0.9. If a PHY reports via bit 1.3 that it lacks the ability to perform Auto-Negotiation, or if Auto-Negotiation is disabled, bit 0.9 should always be written as zero, and any attempt to write a one to bit 0.9 shall be ignored.

Otherwise, the Auto-Negotiation process shall be restarted by setting bit 0.9 to a logic one. This bit is selfclearing, and a PHY shall return a value of one in bit 0.9 until the Auto-Negotiation process has been initiated. The Auto-Negotiation process shall not be affected by writing a zero to bit 0.9.

The default value of bit 0.9 is zero.

#### 22.2.4.1.8 Duplex mode

The duplex mode can be selected via either the Auto-Negotiation process, or manual duplex selection. Manual duplex selection is allowed when Auto-Negotiation is disabled by clearing bit 0.12 to zero. When Auto-Negotiation is disabled, setting bit 0.8 to a logic one configures the PHY for full-duplex operation, and clearing bit 0.8 to a logic zero configures the PHY for half-duplex operation. When Auto-Negotiation is enabled, bit 0.8 can be read or written, but the state of bit 0.8 has no effect on the link configuration. If a PHY reports via bits 1.15:11 that it is able to operate in only one duplex mode, the value of bit 0.8 shall correspond to the mode in which the PHY can operate, and any attempt to change the setting of bit 0.8 shall be ignored.

When a PHY is placed in the loopback mode of operation via bit 0.14, the behavior of the PHY shall not be affected by the state of bit 0.8.

The default value of bit 0.8 is zero, unless a PHY reports via bits 1.15:11 that it is able to operate only in full-duplex mode, in which case the default value of bit 0.8 is one.

# 22.2.4.1.9 Collision test

The COL signal at the MII may be tested by setting bit 0.7 to a logic one. When bit 0.7 is set to one, the PHY shall assert the COL signal within 512 BT in response to the assertion of TX\_EN. While bit 0.7 is set to one,

the PHY shall de-assert the COL signal within 4 BT in response to the de-assertion of TX\_EN. Clearing bit 0.7 to zero allows normal operation.

The default value of bit 0.7 is zero.

NOTE—It is recommended that the Collision Test function be used only in conjunction with the loopback mode of operation defined in 22.2.4.1.2.

# 22.2.4.1.10 Reserved bits

Bits 0.6:0 are reserved for future standardization. They shall be written as zero and shall be ignored when read; however, a PHY shall return the value zero in these bits.

# 22.2.4.2 Status register (register 1)

The assignment of bits in the Status register is shown in table 22-8 below. All of the bits in the Status register are read only, a write to the Status register shall have no effect.

Bit(s)	Name	Description			
1.15	100BASE-T4	1 = PHY able to perform 100BASE-T4 0 = PHY not able to perform 100BASE-T4			
1.14	100BASE-X Full Duplex <sup>†</sup>	1 = PHY able to perform full-duplex 100BASE-X 0 = PHY not able to perform full-duplex 100BASE-X	RO		
1.13	100BASE-X Half Duplex	1 = PHY able to perform half-duplex 100BASE-X 0 = PHY not able to perform half-duplex 100BASE-X	RO		
1.12	10 Mb/s Full Duplex <sup>b</sup>	1 = PHY able to operate at 10 Mb/s in full-duplex mode 0 = PHY not able to operate at 10 Mb/s in full-duplex mode	RO		
1.11	10 Mb/s Half Duplex	1 = PHY able to operate at 10 Mb/s in half-duplex mode 0 = PHY not able to operate at 10 Mb/s in half-duplex mode	RO		
1.10:7	Reserved	ignore when read	RO		
1.6	MF Preamble Suppression	<ul><li>1 = PHY will accept management frames with preamble suppressed.</li><li>0 = PHY will not accept management frames with preamble suppressed.</li></ul>	RO		
1.5	Auto-Negotiation Complete	1 = Auto-Negotiation process completed 0 = Auto-Negotiation process not completed	RO		
1.4	Remote Fault	1 = remote fault condition detected 0 = no remote fault condition detected	RO/ LH		
1.3	Auto-Negotiation Ability	1 = PHY is able to perform Auto-Negotiation 0 = PHY is not able to perform Auto-Negotiation	RO		
1.2	Link Status	1 = link is up 0 = link is down	RO/ LL		
1.1	Jabber Detect	1 = jabber condition detected 0 = no jabber condition detected	RO/ LH		
1.0	Extended Capability	1 = extended register capabilities 0 = basic register set capabilities only	RO		

# Table 8—Status register bit definitions

\*RO = Read Only, LL = Latching Low, LH = Latching High

<sup>†</sup>Specifications for full-duplex mode operation are planned for future work.

This is an Archive 1555 Standardser te has been superseded by a later version of this standard.

# 22.2.4.2.1 100BASE-T4 ability

When read as a logic one, bit 1.15 indicates that the PHY has the ability to perform link transmission and reception using the 100BASE-T4 signaling specification. When read as a logic zero, bit 1.15 indicates that the PHY lacks the ability to perform link transmission and reception using the 100BASE-T4 signaling specification.

# 22.2.4.2.2 100BASE-X full-duplex ability

When read as a logic one, bit 1.14 indicates that the PHY has the ability to perform full-duplex link transmission and reception using the 100BASE-X signaling specification. When read as a logic zero, bit 1.14 indicates that the PHY lacks the ability to perform full-duplex link transmission and reception using the 100BASE-X signaling specification.

NOTE—Specifications for full-duplex mode operation are planned for future work.

# 22.2.4.2.3 100BASE-X half-duplex ability

When read as a logic one, bit 1.13 indicates that the PHY has the ability to perform half-duplex link transmission and reception using the 100BASE-X signaling specification. When read as a logic zero, bit 1.13 indicates that the PHY lacks the ability to perform half-duplex link transmission and reception using the 100BASE-X signaling specification.

# 22.2.4.2.4 10 Mb/s full-duplex ability

When read as a logic one, bit 1.12 indicates that the PHY has the ability to perform full duplex link transmission and reception while operating at 10 Mb/s. When read as a logic zero, bit 1.12 indicates that the PHY lacks the ability to perform full duplex link transmission and reception while operating at 10 Mb/s.

NOTE—Specifications for full-duplex mode operation are planned for future work.

# 22.2.4.2.5 10 Mb/s half-duplex ability

When read as a logic one, bit 1.11 indicates that the PHY has the ability to perform half-duplex link transmission and reception while operating at 10 Mb/s. When read as a logic zero, bit 1.11 indicates that the PHY lacks the ability to perform half-duplex link transmission and reception while operating at 10 Mb/s.

# 22.2.4.2.6 Reserved bits

Bits 1.10:7 are reserved for future standardization and shall be ignored when read; however, a PHY shall return the value zero in these bits. Bits 1.10:8 are specifically reserved for future PHY capabilities that will be reflected in the Auto-Negotiation base link code word Technology Ability field, as defined in 28.2.1.2.

# 22.2.4.2.7 MF preamble suppression ability

When read as a logic one, bit 1.6 indicates that the PHY is able to accept management frames regardless of whether they are or are not preceded by the preamble pattern described in 22.2.4.4.2. When read as a logic zero, bit 1.6 indicates that the PHY is not able to accept management frames unless they are preceded by the preamble pattern described in 22.2.4.4.2.

# 22.2.4.2.8 Auto-Negotiation complete

When read as a logic one, bit 1.5 indicates that the Auto-Negotiation process has been completed, and that the contents of registers 4, 5, 6, and 7 are valid. When read as a logic zero, bit 1.5 indicates that the Auto-

Negotiation process has not been completed, and that the contents of registers 4, 5, 6, and 7 are meaningless. A PHY shall return a value of zero in bit 1.5 if Auto-Negotiation is disabled by clearing bit 0.12. A PHY shall also return a value of zero in bit 1.5 if it lacks the ability to perform Auto-Negotiation.

# 22.2.4.2.9 Remote fault

When read as a logic one, bit 1.4 indicates that a remote fault condition has been detected. The type of fault as well as the criteria and method of fault detection is PHY specific. The Remote Fault bit shall be implemented with a latching function, such that the occurrence of a remote fault will cause the Remote Fault bit to become set and remain set until it is cleared. The Remote Fault bit shall be cleared each time register 1 is read via the management interface, and shall also be cleared by a PHY reset.

If a PHY has no provision for remote fault detection, it shall maintain bit 1.4 in a cleared state. Further information regarding the remote fault indication can be found in 28.2.1.2, and in 24.3.2.1.

# 22.2.4.2.10 Auto-Negotiation ability

When read as a logic one, bit 1.3 indicates that the PHY has the ability to perform Auto-Negotiation. When read as a logic zero, bit 1.3 indicates that the PHY lacks the ability to perform Auto-Negotiation.

#### 22.2.4.2.11 Link Status

When read as a logic one, bit 1.2 indicates that the PHY has determined that a valid link has been established. When read as a logic zero, bit 1.2 indicates that the link is not valid. The criteria for determining link validity is PHY specific. The Link Status bit shall be implemented with a latching function, such that the occurrence of a link failure condition will cause the Link Status bit to become cleared and remain cleared until it is read via the management interface. This status indication is intended to support the management attribute defined in 30.5.1.1.4, aMediaAvailable.

# 22.2.4.2.12 Jabber detect

When read as a logic one, bit 1.1 indicates that a jabber condition has been detected. This status indication is intended to support the management attribute defined in 30.5.1.1.6, aJabber, and the MAU notification defined in 30.5.1.3.1, nJabber. The criteria for the detection of a jabber condition is PHY specific. The Jabber Detect bit shall be implemented with a latching function, such that the occurrence of a jabber condition will cause the Jabber Detect bit to become set and remain set until it is cleared. The Jabber Detect bit shall be cleared each time register 1 is read via the management interface, and shall also be cleared by a PHY reset.

PHYs specified for 100 Mb/s operation (100BASE-X and 100BASE-T4) do not incorporate a Jabber Detect function, as this function is defined to be performed in the repeater unit in 100 Mb/s systems. Therefore, 100BASE-X and 100BASE-T4 PHYs shall always return a value of zero in bit 1.1.

# 22.2.4.2.13 Extended capability

When read as a logic one, bit 1.0 indicates that the PHY provides an extended set of capabilities which may be accessed through the extended register set. When read as a logic zero, bit 1.0 indicates that the PHY provides only the basic register set.

# 22.2.4.3 Extended capability registers

In addition to the basic register set defined in 22.2.4.1 and 22.2.4.2, PHYs may provide an extended set of capabilities that may be accessed and controlled via the MII management interface. Six registers have been defined within the extended address space for the purpose of providing a PHY-specific identifier to layer management, and to provide control and monitoring for the Auto-Negotiation process.

This is an Archive 1555 Standardser It has been superseded by a later version of this standard.

If an attempt is made to perform a read transaction to a register in the extended register set, and the PHY being read does not implement the addressed register, the PHY shall not drive the MDIO line in response to the read transaction. If an attempt is made to perform a write transaction to a register in the extended register set, and the PHY being written does not implement the addressed register, the write transaction shall be ignored by the PHY.

# 22.2.4.3.1 PHY Identifier (registers 2 and 3)

Registers 2 and 3 provide a 32-bit value, which shall constitute a unique identifier for a particular type of PHY. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier.

Bit 2.15 shall be the MSB of the PHY Identifier, and bit 3.0 shall be the LSB of the PHY Identifier.

The PHY Identifier shall be composed of the third through 24th bits of the Organizationally Unique Identifier (OUI) assigned to the PHY manufacturer by the IEEE,<sup>28</sup> plus a six-bit manufacturer's model number, plus a four-bit manufacturer's revision number. The PHY Identifier is intended to provide sufficient information to support the oResourceTypeID object as required in 30.1.2.

The third bit of the OUI is assigned to bit 2.15, the fourth bit of the OUI is assigned to bit 2.14, and so on. Bit 2.0 contains the eighteenth bit of the OUI. Bit 3.15 contains the nineteenth bit of the OUI, and bit 3.10 contains the twenty-fourth bit of the OUI. Bit 3.9 contains the MSB of the manufacturer's model number. Bit 3.4 contains the LSB of the manufacturer's model number. Bit 3.3 contains the MSB of the manufacturer's revision number, and bit 3.0 contains the LSB of the manufacturer's revision number.

Figure 22-12 depicts the mapping of this information to the bits of Registers 2 and 3. Additional detail describing the format of OUIs can be found in IEEE Std 802-1990.



Figure 22-12—Format of PHY Identifier

# 22.2.4.3.2 Auto-Negotiation advertisement (register 4)

Register 4 provides 16 bits that are used by the Auto-Negotiation process. See 28.2.4.1.

<sup>&</sup>lt;sup>28</sup>Interested applicants should contact the IEEE Standards Department, Institute of Electrical and Electronics Engineers, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331, USA.

# 22.2.4.3.3 Auto-Negotiation link partner ability (register 5)

Register 5 provides 16 bits that are used by the Auto-Negotiation process. See 28.2.4.1.

#### 22.2.4.3.4 Auto-Negotiation expansion (register 6)

Register 6 provides 16 bits that are used by the Auto-Negotiation process. See 28.2.4.1.

#### 22.2.4.3.5 Auto-Negotiation next page (register 7)

Register 7 provides 16 bits that are used by the Auto-Negotiation process. See 28.2.4.1.

#### 22.2.4.3.6 PHY specific registers

A particular PHY may provide additional registers beyond those defined above. Register addresses 16 through 31 (decimal) may be used to provide vendor-specific functions or abilities. Register addresses 8 through 15 (decimal) are reserved for assignment within future editions of this standard.

#### 22.2.4.4 Management frame structure

Frames transmitted on the MII Management Interface shall have the frame structure shown in table 22-9. The order of bit transmission shall be from left to right.

#### Table 9—Management frame format

	Management frame fields							
	PRE	ST	OP	PHYAD	REGAD	TA	DATA	IDLE
READ	11	01	10	AAAAA	RRRRR	Z0	DDDDDDDDDDDDDDDD	Z
WRITE	11	01	01	AAAAA	RRRR	10	DDDDDDDDDDDDDDDD	Z

#### 22.2.4.4.1 IDLE (IDLE condition)

The IDLE condition on MDIO is a high-impedance state. All three state drivers shall be disabled and the PHY's pull-up resistor will pull the MDIO line to a logic one.

#### 22.2.4.4.2 PRE (preamble)

At the beginning of each transaction, the station management entity shall send a sequence of 32 contiguous logic one bits on MDIO with 32 corresponding cycles on MDC to provide the PHY with a pattern that it can use to establish synchronization. A PHY shall observe a sequence of 32 contiguous one bits on MDIO with 32 corresponding cycles on MDC before it responds to any transaction.

If the STA determines that every PHY that is connected to the MDIO signal is able to accept management frames that are not preceded by the preamble pattern, then the STA may suppress the generation of the preamble pattern, and may initiate management frames with the ST (Start of Frame) pattern.

#### 22.2.4.4.3 ST (start of frame)

The start of frame is indicated by a <01> pattern. This pattern assures transitions from the default logic one line state to zero and back to one.

This is an Archive 1555 Standardser te has been superseded by a later version of this standard.

Aerohive - Exhibit 1025 0075