

1 Katherine Vidal (SBN 194971 / vidal@fr.com)
2 Betty H. Chen (SBN 290588 / bchen@fr.com)
3 Matthew R. McCullough (SBN 301330 / mccullough@fr.com)
4 FISH & RICHARDSON P.C.
5 500 Arguello Street, Suite 500
6 Redwood City, CA 94063
7 Telephone: (650) 839-5070
8 Facsimile: (650) 839-5071

9 OF COUNSEL:
10 Thomas M. Melsheimer (melsheimer@fr.com)
11 Michael A. Bittner (bittner@fr.com)
12 1717 Main Street, Suite 5000
13 Dallas, TX 75201
14 Telephone: (214) 747-5070
15 Facsimile: (214) 747-2091

16 John Brinkmann (brinkmann@fr.com)
17 1221 McKinney Street, Suite 2800
18 Houston, TX 77010
19 Telephone: (713) 654-5300
20 Facsimile: (713) 652-0109

21 Attorneys for Defendant
22 APPLE INC.

23 UNITED STATES DISTRICT COURT
24 NORTHERN DISTRICT OF CALIFORNIA
25 (SAN FRANCISCO DIVISION)

26 REALTIME DATA, LLC D/B/A/ IXO,
27 Plaintiff,
28 v.
29 APPLE INC.,
30 Defendant(s).

Case No. 4:16-cv-02595-JD

**DEFENDANT APPLE INC.'S
INVALIDITY CONTENTIONS**

31 Pursuant to Rule 3-3 and 3-4 of the Local Patent Rules of the Northern District of California
32 and the Court's Scheduling Order (Dkt. No. 61), Defendant Apple Inc. ("Defendant" or "Apple")
33 provides Plaintiff Realtime Data LLC d/b/a IXO ("Plaintiff" or "Realtime") with notice of its

34 **INVALIDITY CONTENTIONS**
35 **Case No. 4:16-cv-02595-JD**

- PAGE 1

1 Invalidity Contentions with respect to those claims asserted against it, collectively being claims 1-
2 13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of U.S. Patent No. 7,181,608 (“the ’608 patent”), claims
3 1-6, 8-9, 11-13, and 15-16 of U.S. Patent No. 8,090,936 (“the ’936 patent”), and claims 1-6, 8-11,
4 13-17, 19, 23-24, 27-29, 31-33, 35-36, 39-40, 43-45, 47-53, 59-60, 63-65, 67, 71-72, 75-77, 79-
5 81, 83-84, 87-89, 91-93, 97-98, and 107-109 of U.S. Patent No. 8,880,862 (“the ’862 Patent”)
6 (collectively and respectively, “the asserted claims” and “the Patents-in-Suit”) asserted by Plaintiff
7 in its Disclosure of Asserted Claims and Infringement Contentions under Patent Rule 3-1.

8 **I. RESERVATIONS**

9 **A. General Reservations**

10 Apple relies on and incorporate by reference, as if originally set forth herein, all invalidity
11 positions, and all associated prior art and claim charts, asserted against Realtime in any
12 reexamination proceeding, or by any present or former defendants in any of Realtime’s lawsuits,
13 or by potential or actual licensees to the Patents-in-Suit. Specifically, Apple relies on and
14 incorporates by reference, as if originally set forth herein, all invalidity positions asserted against
15 Realtime in reexamination proceedings IPR2016-01365, IPR2016-01366, IPR2016-01737,
16 IPR2016-01738, and IPR2016-01739. Moreover, Apple reserves the right, to the extent permitted
17 by the Court and the applicable statutes and rules, to supplement these Contentions based on prior
18 art currently known to Realtime, including prior art identified or provided to Realtime by any
19 present or former defendant or any third parties.

20 Consistent with Patent Rule 3-6, Apple reserves the right to amend these Invalidity
21 Contentions. The information and documents that Apple produces are provisional and subject to
22 further revision. Apple reserves the right to amend or supplement these disclosures and the
23 subsequent document production should Realtime: 1) provide any information that it failed to
24 provide in its Patent Rule 3-1 and 3-2 disclosures; 2) amend its Patent Rule 3-1 or 3-2 disclosures
25 in any way; or 3) attempt to rely upon any information at trial, in a hearing, or during a deposition
26 that it failed to provide in its Patent Rule 3-1 and 3-2 disclosures.

1 Apple provides the information below, as well as the accompanying production of
2 documents, for the sole purpose of complying with Patent Rules 3-3 and 3-4. The information
3 provided shall not be deemed an admission regarding the scope of any claims or the proper
4 construction of those claims or any terms contained therein. Nothing contained in these Invalidity
5 Contentions should be understood or deemed to be an express or implied admission or contention
6 with respect to the proper construction of any terms in the asserted claim, or with respect to the
7 alleged infringement of that claim.

8 **B. Ongoing Discovery**

9 Furthermore, because only limited discovery has occurred and because Apple continues its
10 search for and analysis of relevant prior art, Apple reserves the right to revise, amend, and/or
11 supplement the information provided herein, including identifying, charting, and relying on
12 additional references, should Apple's further search and analysis yield additional information or
13 references, consistent with the Patent Local Rules and the Federal Rules of Civil Procedure.

14 Apple's Invalidity Contentions are based upon information reasonably available to Apple
15 as of the date of these contentions. Because discovery is ongoing Apple expressly reserves the
16 right to clarify, alter, amend, modify, or supplement these Invalidity Contentions, to identify
17 additional prior art, and to rely on additional information, tangible things, and testimony obtained
18 during discovery, including discovery obtained from third parties.

19 Discovery is in its infancy and is ongoing, and Apple's prior art investigation and third-
20 party discovery is therefore not yet complete. Apple reserves the right to present additional items
21 of prior art under 35 U.S.C. §§ 102(a), (b), (e), and/or (g), and/or 103 located during the course of
22 discovery or further investigation. For example, Apple may issue subpoenas to third parties
23 believed to have knowledge, documentation, and/or corroborating evidence concerning some of
24 the prior art listed herein and/or additional prior art. These third parties include without limitation
25 the authors, inventors, or assignees of the references listed in these disclosures. In addition, Apple

1 reserves the right to assert invalidity under 35 U.S.C. § 102(c), (d), or (f) to the extent that
2 discovery or further investigation yield information forming the basis for such invalidity.

3 Similarly, Apple has not had the opportunity to take any depositions of the patent applicants
4 named on the face the Patents-in-Suit or other persons having relevant information. Apple reserves
5 the right to revise, amend or supplement these contentions pursuant to Federal Rule of Civil
6 Procedure 26(e) and the Orders of record in this matter to the extent appropriate in light of further
7 investigation and discovery regarding the defenses, the review and analysis of expert witnesses, or
8 supplemental contentions by Realtime.

9 **C. Claim Construction**

10 Apple reserves the right to revise their ultimate contentions concerning the invalidity of the
11 asserted claims of the Patents-in-Suit, which may change depending upon any findings as to the
12 priority date of those claims and/or positions that Realtime or expert witness(es) may take
13 concerning infringement and/or invalidity issues. Apple does not waive the right to contest any
14 claim constructions or to take positions during claim construction proceedings that have yet to
15 occur that may be inconsistent with the invalidity contentions herein. Consequently, Apple also
16 reserves the right to amend or supplement these Invalidity Contentions in the event that the claims
17 are construed differently at some point in the future.

18 Apple does not necessarily adopt Realtime’s positions on the scope or construction of the
19 claims. In certain instances, Apple has applied the claims to the prior art in view of Realtime’s
20 allegations, admissions, or positions for purposes of these contentions only. As such, Apple’s
21 Invalidity Contentions are not adoptions or admissions by Apple as to the accuracy of Realtime’s
22 allegations, admissions, or positions. Accordingly, these contentions are made in the alternative,
23 are not necessarily intended to be consistent with each other, and should not be otherwise
24 construed.

25 Apple expressly reserves the right to take positions with respect to future claim
26 construction or infringement issues that are inconsistent with, or even contradictory to, the claim
27

1 construction or infringement positions expressed or implied in the Invalidity Contentions set forth
2 herein.

3 **D. Realtime's Infringement Contentions**

4 Realtime's disclosures under Patent Rules 3-1 and 3-2 are deficient in numerous respects.
5 For example, Realtime has failed to specifically identify where each element of each claim is found
6 within each Accused Instrumentality as required by Patent Rule 3-1. Because such deficiencies
7 may lead to further grounds for invalidity, Apple specifically reserves the right to modify, amend,
8 or supplement their contentions as Realtime modifies, amends, or supplements its disclosures
9 under Patent Rules 3-1, 3-2, and/or 3-6, and/or produces documents in discovery.

10 Additionally, Realtime has presented no substantive contentions for indirect infringement,
11 i.e., active inducement or contributory infringement. Realtime has not, for example, provided
12 detailed contentions that identify how Apple allegedly induces direct infringement of the Patents-
13 in-Suit by a third party, or how Apple allegedly contributes to the infringement of the Patents-in-
14 Suit by a third party. Nor has Realtime provided detailed contentions regarding any alleged
15 infringement by multiple parties pursuant to 35 U.S.C. § 271(a) (i.e., joint infringement). Nor has
16 Realtime provided detailed contentions of any alleged infringement under the doctrine of
17 equivalents. If Realtime is permitted to provide this and other information relating to alleged
18 indirect infringement, joint infringement, or infringement under the doctrine of equivalents, Apple
19 will amend and supplement these Invalidity Contentions as appropriate.

20 **E. The Intrinsic Record**

21 Apple further reserves the right to rely upon applicable industry standards and prior art
22 cited in the file histories of the Patents-in-Suit and any related U.S. and foreign patent applications
23 as invalidating references or to show the state of the art. Apple further reserves the right to rely
24 on the patent applicants' admissions concerning the scope of the prior art relevant to the asserted
25 patents found in, *inter alia*: the patent prosecution history for the asserted patent and any related
26 patents and/or patent applications or reexaminations; any deposition testimony of the named patent
27

1 applicants on the asserted patent; and the papers filed and any evidence submitted by Realtime in
2 connection with this litigation.

3 **F. Rebuttal Evidence**

4 Prior art not included in these Invalidity Contentions, whether known or not known to
5 Apple, may become relevant. In particular, Apple is currently unaware of the extent, if any, to
6 which Realtime will contend that limitations of the asserted claims of the Patents-in-Suit are not
7 disclosed in the prior art identified herein. To the extent that such an issue arises, Apple reserves
8 the right to identify other references that would render obvious the allegedly missing limitation(s)
9 or the disclosed device or method.

10 **G. Contextual Evidence**

11 Apple's claim charts cite particular teachings and disclosures of the prior art as applied to
12 the limitation of each of the asserted claims. However, persons having ordinary skill in the art
13 generally may view an item of prior art in the context of his or her experience and training, other
14 publications, literature, products, and understanding. As such, the cited portions are only
15 examples, and Apple reserves the right to rely on uncited portions of the prior art references and
16 on other publications and expert testimony as aids in understanding and interpreting the cited
17 portions, as providing context thereto, and as additional evidence that the prior art discloses a claim
18 limitation or the claimed subject matter as a whole. Apple further reserves the right to rely on
19 uncited portions of the prior art references, other publications, and testimony, including expert
20 testimony, to establish bases for combinations of certain cited references that render the asserted
21 claims obvious. The references discussed in the claim charts may disclose the elements of the
22 asserted claims explicitly and/or inherently, and/or they may be relied upon to show the state of
23 the art in the relevant time frame. The suggested obviousness combinations are provided in the
24 alternative to anticipation contentions and are not to be construed to suggest that any reference
25 included in the combinations is not by itself anticipatory.

1 **H. Invalidity Under Section 102(f) Prior Art**

2 Apple reserves the right to assert that the asserted claims of the Patents-in-Suit are invalid
3 under 35 U.S.C. § 102(f) in the event Apple obtains evidence that James J. Fallon, John Buck, Paul
4 F. Pickel, and/or Stephen McEerlain, the inventors named on the asserted or related patents, did
5 not themselves “invent” the subject matter claimed. Should Apple obtain such evidence, it will
6 provide the name of the person(s) from whom and the circumstances under which the claimed
7 subject matter or any part of it was derived.

8 **I. Priority And Effective Filing Date**

9 Apple contends that, for each Patent-in-Suit, Realtime will be unable to demonstrate that
10 the asserted claims are entitled to claim a priority date or effective filing date earlier than the actual
11 filing date of the application that issued as that patent. No ancestor application, including
12 provisional application No. 60/180,114 filed on February 3, 2000, provides a disclosure sufficient
13 under 35 U.S.C. § 112(1/a) to support such claim as required by section 119(e) or 120. *See* Section
14 VIII below.

15 **J. No Patentable Weight**

16 Apple reserves the right to argue that various portions of the asserted claims, such as an
17 intended use or result, non-functional descriptive material, and certain preamble language, are
18 entitled to no patentable weight. Mapping of a portion of an asserted claim to a prior art reference
19 does not represent that such portion of the claim is entitled to patentable weight when comparing
20 the claimed subject matter to the prior art.

21 **II. IDENTIFICATION OF PRIOR ART**

22 At least the prior art listed below, individually or in combination, invalidates the asserted
23 claims. *See* Patent Rule 3-3(a). Appendices A1-C38 provide detailed claim charts showing where
24 each claim element may be found in the particular reference being charted.

25 Apple identifies the following items of prior art that anticipate or render obvious the
26 asserted claims. The identification of prior art below is not exclusive, and Apple’s production
27

1 pursuant to Patent Rule 3-3 contains additional references that render the asserted claims invalid.
2 Apple reserves the right to rely upon both the listed and unlisted references produced pursuant to
3 Patent Rule 3-3, as well as other art that may become known and/or relevant during the course of
4 this or related litigation.

5 For those primary references for which detailed claim charts are provided in Appendices
6 A1-C38, a reference to the particular Appendix Number is provided in Section IV below.
7 References for which Appendix Numbers do not appear are additional prior art references that are
8 either included as secondary references in charts contained in Appendices A1- C38, or are
9 otherwise pertinent to the invalidity of the Patents-in-Suit, either alone or in combination with
10 other references. At this time, Apple is not providing claim charts for each of these additional
11 references, either because they are cited in conjunction with primary references for which charts
12 have already been provided and are cited therein, and/or because these references have similar
13 disclosure to the prior art references for which invalidity charts have been provided and/or may be
14 used to show the state of the art.

15 Apple also incorporates as if fully set forth herein the complete file histories for the '608
16 patent, the '936 patent, and the '862 patent, including any prior art or supporting documents cited
17 therein.

18 Apple not only relies upon the prior art disclosed herein, but also relies on any commercial
19 embodiments and accompanying literature of the various assignees that correspond to the
20 respective disclosures found within the prior art disclosed herein. The assignees' various and
21 respective commercial embodiments and/or corresponding literature anticipate and/or render
22 obvious the claims of the Patents-in-Suit for at least the reasons disclosed in these Invalidity
23 Contentions and claim charts, as well as for other independent reasons found within the
24 commercial embodiments and corresponding literature. Apple also reserves the right to rely on
25 related patents, published applications, foreign patents or publications, and other patent documents
26 as necessary to establish prior art status or clarify the disclosures cited.

1 Apple reserves the right to revise their claim charts to rely on any of these references to
2 prove the invalidity of the claims of the Patents-in-Suit in a manner consistent with the Federal
3 Rules of Civil Procedure, the Court’s Local Rules, the Local Patent Rules and this Court’s Orders.

4 **A. Prior Art Patents And Published Applications**

- 5 • U.S. Patent No. 3,490,690 to Apple
- 6 • U.S. Patent No. 4,476,526 to Dodd
- 7 • U.S. Patent No. 4,593,324 to Ohkubo
- 8 • U.S. Patent No. 4,956,808 to Aakre
- 9 • U.S. Patent No. 5,003,307 to Whiting
- 10 • U.S. Patent No. 5,101,490 to Getson
- 11 • U.S. Patent No. 5,131,089 to Cole
- 12 • U.S. Patent No. 5,142,680 to Ottman
- 13 • U.S. Patent No. 5,150,430 to Chu
- 14 • U.S. Patent No. 5,269,022 to Shinjo (“Shinjo”)
- 15 • U.S. Patent No. 5,307,497 to Feigenbaum (“Feigenbaum”)
- 16 • U.S. Patent No. 5,410,671 to Elgamal
- 17 • U.S. Patent No. 5,420,998 to Horning (“Horning”)
- 18 • U.S. Patent No. 5,421,031 to De Bey
- 19 • U.S. Patent No. 5,432,927 to Grote
- 20 • U.S. Patent No. 5,467,087 to Chu
- 21 • U.S. Patent No. 5,481,701 to Chambers
- 22 • U.S. Patent No. 5,519,843 to Moran
- 23 • U.S. Patent No. 5,530,847 to Schieve
- 24 • U.S. Patent No. 5,557,777 to Culbert
- 25 • U.S. Patent No. 5,581,785 to Nakamura
- 26 • U.S. Patent No. 5,600,766 to Deckys

- 1 • U.S. Patent No. 5,619,698 to Lillich (“Lillich ’698”)
- 2 • U.S. Patent No. 5,632,024 to Yajima
- 3 • U.S. Patent No. 5,652,886 to Tupule
- 4 • U.S. Patent No. 5,671,413 to Shipman (“Shipman”)
- 5 • U.S. Patent No. 5,696,897 to Dong
- 6 • U.S. Patent No. 5,699,539 to Garber
- 7 • U.S. Patent No. 5,729,228 to Franaszek
- 8 • U.S. Patent No. 5,764,994 to Craft
- 9 • U.S. Patent No. 5,790,856 to Lillich (“Lillich ’856”)¹
- 10 • U.S. Patent No. 5,793,943 to Noll (“Noll”)
- 11 • U.S. Patent No. 5,794,052 to Harding
- 12 • U.S. Patent No. 5,805,086 to Brown
- 13 • U.S. Patent No. 5,805,882 to Cooper
- 14 • U.S. Patent No. 5,809,295 to Straub
- 15 • U.S. Patent No. 5,812,817 to Hovis (“Hovis”)
- 16 • U.S. Patent No. 5,815,705 to Slivka
- 17 • U.S. Patent No. 5,819,115 to Hoese
- 18 • U.S. Patent No. 5,828,877 to Pearce (“Pearce”)
- 19 • U.S. Patent No. 5,836,013 to Greene (“Greene”)
- 20 • U.S. Patent No. 5,860,083 to Sukegawa (“Sukegawa”)
- 21 • U.S. Patent No. 5,884,074 to Maeda
- 22 • U.S. Patent No. 5,901,310 to Rahman (“Rahman”)
- 23 • U.S. Patent No. 5,907,703 to Kronenberg
- 24 • U.S. Patent No. 5,920,896 to Grimsrud
- 25 • U.S. Patent No. 5,925,129 to Combs

26
27 ¹ Lillich ’698 and Lillich ’856 are collectively referred to herein as “Lillich.”

- 1 • U.S. Patent No. 5,930,358 to Rao
- 2 • U.S. Patent No. 5,933,630 to Ballard (“Ballard”)
- 3 • U.S. Patent No. 5,940,871 to Goyal
- 4 • U.S. Patent No. 5,948,104 to Gluck
- 5 • U.S. Patent No. 5,991,542 to Han
- 6 • U.S. Patent No. 6,014,694 to Aharoni
- 7 • U.S. Patent No. 6,073,232 to Krockner (“Krockner”)
- 8 • U.S. Patent No. 6,098,158 to Lay
- 9 • U.S. Patent No. 6,108,014 to Dye
- 10 • U.S. Patent No. 6,128,094 to Smith
- 11 • U.S. Patent No. 6,169,844 to Arai
- 12 • U.S. Patent No. 6,175,896 to Bui
- 13 • U.S. Patent No. 6,182,122 to Berstis
- 14 • U.S. Patent No. 6,212,632 to Surine (“Surine”)
- 15 • U.S. Patent No. 6,216,225 to Yoo
- 16 • U.S. Patent No. 6,237,080 to Makinen (“Makinen”)
- 17 • U.S. Patent No. 6,253,264 to Sebastian
- 18 • U.S. Patent No. 6,263,431 to Lovelace
- 19 • U.S. Patent No. 6,266,736 to Atkinson
- 20 • U.S. Patent No. 6,272,628 to Aguilar
- 21 • U.S. Patent No. 6,272,629 to Stewart
- 22 • U.S. Patent No. 6,279,092 to Franaszek
- 23 • U.S. Patent No. 6,317,818 to Zwiegincew (“Zwiegincew”)
- 24 • U.S. Patent No. 6,336,161 to Watts
- 25 • U.S. Patent No. 6,370,614 to Teoman (“Teoman”)
- 26 • U.S. Patent No. 6,370,631 to Dye

27
28

- 1 • U.S. Patent No. 6,374,353 to Settsu (“Settsu”)
- 2 • U.S. Patent No. 6,393,584 to McLaren
- 3 • U.S. Patent No. 6,401,202 to Abgrall
- 4 • U.S. Patent No. 6,421,776 to Hillis (“Hillis”)
- 5 • U.S. Patent No. 6,442,623 to Kim
- 6 • U.S. Patent No. 6,434,695 to Esfahani (“Esfahani ’695”)
- 7 • U.S. Patent No. 6,452,602 to Morein
- 8 • U.S. Patent No. 6,457,175 to Lerche
- 9 • U.S. Patent No. 6,473,856 to Goodwin
- 10 • U.S. Patent No. 6,564,318 to Gharda
- 11 • U.S. Patent No. 6,567,911 to Mahmoud
- 12 • U.S. Patent No. 6,622,244 to Eidson
- 13 • U.S. Patent No. 6,601,167 to Gibson
- 14 • U.S. Patent No. 6,636,963 to Stein
- 15 • U.S. Patent No. 6,732,265 to Esfahani (“Esfahani ’265”)²
- 16 • U.S. Patent No. 6,823,435 to Wisor
- 17 • U.S. Patent No. 7,190,284 to Dye
- 18 • U.S. Patent No. 8,176,288 to Dye
- 19 • U.S. Patent Application No. 2001/0039612 to Lee (“Lee”)
- 20 • U.S. Patent Application No. 2004/0068646 to Stein
- 21 • PCT Application No. WO 92/17844 to Miller
- 22 • PCT Application No. WO 94/19768 to Kikinis (“Kikinis”)
- 23 • PCT Application No. WO 96/13772 to Shipman
- 24 • PCT Application No. WO 97/37847 to Brown
- 25 • European Patent No. 0713176 to Voce

26
27 ² Esfahani ’695 and Esfahani ’265 are collectively referred to herein as “Esfahani.”

- 1 • European Patent No. 0788115 to Lee
- 2 • European Patent No. 0868063 to Berstis
- 3 • German Patent No. DE19721786 to Michael Vers (“Vers”)
- 4 • G.B. Patent No. 2276257 to Ingvar (“Ingvar”)
- 5 • Japanese Patent No. 06-230974 to Takashi
- 6 • Japanese Patent No. 11-316683 to Suzuki
- 7 **B. Prior Art Non-Patent References**
- 8 • Abali et al., “Operating System Support for Fast Hardware Compression of Main
- 9 Memory Contents,” Memory Wall Workshop, June 2000
- 10 • Anyimi, “Implementing a Plug and Play BIOS Using Intel's Boot Block Flash
- 11 Memory,” Feb. 1995 (“Anyimi”)
- 12 • Baker et al., “Lossless Data Compression for Short Duration 3D Frames in
- 13 Positron Emission Tomography,” Nuclear Science Symposium and Medical
- 14 Imaging Conference, 1993
- 15 • M. Beck, et. al, “Linux Kernel Internals” Addison Wesley Longman (1996)
- 16 (“Beck”)
- 17 • D. Bennett, “Bootling Linux from EPROM,” Linux Journal, January 1997
- 18 (“Bennett”)
- 19 • Michael Burrows et al., “On-line data compression in a log-structured file
- 20 System” (“Burrows”)
- 21 • Cheng et al., “Fast and highly reliable IBMLZ1 compression chip and algorithm
- 22 for storage,” Hot Chips V11, August 1995 (“Cheng”)
- 23 • Craft, “A Fast hardware data compression algorithm and some algorithmic
- 24 extension,” IBM J. Res. Develop., Vol 43, Nov. 1998 (“Craft”)
- 25 • Crowley et al., “Dynamic Compression During System Save Operation,” IBM
- 26 Technical Disclosure Bulletin, May 1, 1984

- 1 • Douglis, “One the Role of Compression in Distributed Systems” (“Douglis 1”)
- 2 • Douglis, “The Compression Cache: Using On-Line Compression to Extend
- 3 Physical Memory,” Winter 1993 USENIX Conference, Jan 1993 (“Douglis 2”)³
- 4 • Fiala, et al., "Data Compression with Finite Windows."
- 5 • Grove “System Administration,” LINUX, Mar 1998 (“Grove”)
- 6 • Jones, “The Microsoft Interactive TV system: An Experience Report,” July 1997
- 7 (“Jones”)
- 8 • Kawaguchi et al., “A Flash-Memory Based File System,” Proceedings of the
- 9 USENIX 1995 Technical Conference Proceedings, 1995
- 10 • “Magstar and IBM 3590 High Performance Tape Subsystem Technical Guide,”
- 11 November 1996 (“Magstar”)
- 12 • Mealey, B, IBM, “An IP.com Prior Art Database Technical Disclosure,” January,
- 13 1992 (“Mealey”)
- 14 • Menon, “A performance comparison of RAID-5 and log-structured arrays,” IBM
- 15 Almaden Research Center (“Menon”)
- 16 • Z. Palmer “Fido: A Cache That Learns to Fetch,” Proceedings of the 17th
- 17 International Conference on Very Large Data Bases (Sep. 1991)
- 18 • Red Hat Linux 5.0, The Official Red Hat Linux Installation Guide (1995) (“Linux
- 19 Redhat”)⁴
- 20 • Rubini, “Booting the Kernel,” Linux Journal, Jan. 1997 (“Rubini”)
- 21 • “Seagate Enters Mid-Range Tape Market with Innovative Sidewinder® 50,” PR
- 22 Newswire, May 19, 1997
- 23 • “Sidewinder,” Infoworld, July 14, 1997
- 24 • Simpson et al., “A Multiple Processor Approach to Data Compression,”
- 25 Proceedings of the 1998 ACM Symposium on Applied Computing, 1998

26 ³ Douglis 1 and Douglis 2 are collectively referred to herein as “Douglis.”

27 ⁴ Beck and Linus Redhat are collectively referred to herein as “Linux Kernel.”

- 1 • Wang, et al., “The feasibility of using compression to increase memory system
2 performance,” ECE Technical Reports, 1993
- 3 • Welch et al., “A Technique for High-Performance Data Compression,” IEEE
4 Computer, 1984
- 5 • Wilson, et al., “The Case for Compressed Caching in Vitrual Memory Systems,”
6 Proceedings of the USENIX Annual Technical Conference, June 1999
- 7 • Wynn, et al., “The effect of compression on performance in a demand paging
8 operating system,” The Journal of Systems and Software (2000) (“Wynn Article”)
- 9 • Wynn, “The Effect of Compression on Performance in a Demand Paging
10 Operating System,” 1997 (“Wynn Thesis”)⁵
- 11 • Zobel, et al., “Adding compression to a full-text retrieval system,” Software--
12 Practice and Experience (Aug. 1995)

13 **C. Prior Art Offered For Sale And/Or Publicly Used Or Known**

14 Pursuant to Local Patent Rule 3-3(a), Apple provides the following information regarding
15 prior art which was the subject of a commercial offer of sale and/or in public use prior to the
16 earliest permissible priority date of the asserted patents. The following table further includes
17 information regarding derivation, and also regarding prior art which was made in this country and
18 not abandoned, suppressed, or concealed and/or otherwise qualifies as prior art under 35 U.S.C. §
19 102, including Section 102(g), with an effective date prior to the earliest asserted conception date
20 of the asserted patents.

- 21 • Apple’s 68K Operating System (“The 68K System”). On information and belief,
22 this product package was invented and purchased, evaluated, compared, tested,
23 implemented, made, used (publicly and/or commercially), disclosed, offered for
24 sale, and/or sold by Apple in the United States at least as early as May 1995.

26 _____
27 ⁵ The Wynn Article and the Wynn Thesis are collectively referred to herein as “Wynn.”

- 1 • Apple’s New World Mac Operating System (“The New World Mac System”). On
2 information and belief, this product package was invented and purchased,
3 evaluated, compared, tested, implemented, made, used (publicly and/or
4 commercially), disclosed, offered for sale, and/or sold by Apple in the United States
5 at least as early as December 1998.
- 6 • The Linux Operating System (“Linux OS”). On information and belief, this
7 product package was invented and purchased, evaluated, compared, tested,
8 implemented, made, used (publicly and/or commercially), disclosed, offered for
9 sale, and/or sold by Apple in the United States at least as early as September 1991.
- 10 • The Microsoft Windows 2000 Operating System (“Windows 2000”). On
11 information and belief, this product package was invented, evaluated, compared,
12 tested (including beta testing), implemented, made, used (publicly and/or
13 commercially via beta or early release), and/or disclosed, by Microsoft in the
14 United States prior to as February 3, 2000.

15 **D. Admitted Prior Art**

16 The applicant for the Patents-in-Suit has expressly or implicitly admitted that certain
17 elements recited in asserted claims of the Patents-in-Suit were known in the prior art and thus part
18 of the state of the art. These admissions include, but are not limited to, the following prior art
19 concepts. Apple reserves the right to identify additional examples of admitted prior art and to
20 further support the admissions identified below by relying on additional portions of the patent
21 specification, statements made during the prosecution history of the Patents-in-Suit and the
22 prosecution history of any related applications, and any statements by the Plaintiff or the patent
23 applicants.

Patent	Admissions by Patent Applicant
608	The '608 patent admits that the following was already known to persons of skill in the art before the alleged invention:

Patent	Admissions by Patent Applicant
	<ul style="list-style-type: none"> • the concept of “accelerated data storage,” including “receiving a digital data stream at a data transmission rate which is greater than the data storage rate of the target storage device, compressing the input data stream at a compression rate that increases the effective storage rate of the target storage device and storing the compressed data in the target storage device” as discussed at 5:47-54 and 24:13-34; • the concept of “accelerated data retrieval,” including “retrieving a compressed digital data stream from a target storage device at a rate equal to, e.g., the data access rate of the target storage device and then decompressing the compressed data at a rate that increases the effective data access rate of the target storage device” that mitigates “the traditional bottleneck associated with, e.g., local and network disk accesses” as discussed at 5:62-6:2; • certain “data compression/decompression techniques” as disclosed in U.S. Patent. No. 6,195,024, which “are suitable for compressing and decompressing at rate, which provide accelerated data storage and retrieval” as discussed at 6:16-20; • known Ultra DMA, SCSI, Serial Storage Architecture, and Fibre Channel disk interfaces, as discussed at 6:28-32; • the American National Standard for Information Systems (ANSI) AT Attachment Interface (ATA/ATSPI-4), as discussed at 6:32-34; • known standards such as the PCI (Peripheral Component Interconnect) bus interface for interfacing with a computer system, as discussed at 6:41-43; • known storage devices, including “all forms of random access memory, magnetics and optical tape, magnetics and optical disks, along with various other forms of solid-state mass storage devices,” as discussed at 6:53-56; • lossless encoding techniques “such as run length, Huffman, Lempel-Ziv Dictionary Compression, arithmetic code, data compaction, and data null suppression,” as discussed at 24:60-64 and 26:66-27:7; • the concept of an “option to enable/disable any one or more of the encoders,” as discussed at 25:3-13; • the concept of a “threshold limit” that may be “specified as any value inclusive of the data expression, no data compression or expansion, or any arbitrarily desired compression limit,” as discussed at 25:50-53; and • certain “methods known by those skilled in the art to extract the data compression type descriptor associated with the data block,” as discussed at 26:55-60. <p>By incorporating U.S. Patent 6,195,024 by reference, the '608 patent admits that the following was also already known to persons of skill in the art before the alleged invention as disclosed in the referenced patent:</p> <ul style="list-style-type: none"> • the concept of selecting an appropriate lossless data compression technique (disclosed in U.S. Patent No. 5,467,087 to Chu), as discussed at '024, 2:63-3:41 and Fig. 1;

Patent	Admissions by Patent Applicant
	<ul style="list-style-type: none"> • the concept of using multiple dictionaries within a single encoding process to aid in reducing data dependency on a single encoding technique (disclosed in U.S. Patent No. 5,243,241 to Seroussi), as discussed at '024, 3:42-60; • the concept of using a plurality of code tables to increase compression rate (disclosed in U.S. Patent No. 5,171,393 to Nakano), as discussed at '024, 3:61-4:8; • techniques for dividing uncompressed data into a plurality of stream for subsequent compression by a plurality of encoders (disclosed in U.S. Patent No. 5,809,176 to Yajima), as discussed at '024, 4:9-15; • systems for parallel compression of a data stream (disclosed in U.S. Patent Nos. 5,583,500 and 5,471,206 to Allen), as discussed at '024, 4:16-22; • two-stage lossless compression processes (disclosed in U.S. Patent No. 5,627,534 to Craft), as discussed at '024, 4:23-32; • the concept of an adaptive threshold technique for achieving a constant bit rate (disclosed in U.S. Patent No. 5,799,110 to Isrealen), discussed at '024, 4:33-40; and • a method of applying either lossy or lossless compression (such as run-length and Huffman encoding) to achieve a desire level of quality (disclosed in U.S. Patent No. 5,819,215 to Dobson), discussed at '024, 4:41-48.
936	Because the '936 patent shares a common specification with the '608 patent above, the '936 patents admits that the same prior art discussed above was already known to persons of skill in the art before the alleged invention.
862	Because the '862 patent shares a common specification with the '608 patent above, the '862 patents admits that the same prior art discussed above was already known to persons of skill in the art before the alleged invention.

E. The Applicants' Own Prior Patent And Published Applications

As noted, no asserted claim of any Patent-in-Suit is entitled to be backdated before the actual filing date of the application that issued as that patent. The patents of the applicants and/or the Realtime, published or issues prior to the filing date of any Patent-in-Suit, thus qualify as Sec. 102(b) prior art, and state of the art, to each of the asserted claims:

III. PRIOR ART CLAIM CHARTS

Pursuant to Patent Rule 3-3(c), the claim charts attached hereto as Appendices A1-C38 identify specifically where each limitation of each claim is found in each prior art reference. Apple

1 expressly reserves the right to supplement or amend these contentions pursuant to Patent Rule 3-6
2 after the Court's *Markman* ruling or if Realtime is permitted to amend or alter its infringement
3 contentions or its position on claim construction in any way. Further, to the extent that Apple
4 applies Realtime's constructions (and to the extent these constructions can be discerned), Apple
5 does not concede in any way that those constructions are correct, and instead expressly reserves
6 the right to oppose those constructions at the appropriate time specified in the Court's Scheduling
7 Order. Nothing in these disclosures should be construed as an admission by Apple.

8 In its Invalidity Charts, Apple has referred to relevant, representative portions of the cited
9 prior art. The absence of any specific or express reference to any claim term or claim element in
10 these charts should not be construed as an admission that any corresponding limitation is lacking
11 either expressly or inherently in the prior art reference. There may be additional support or other
12 grounds for Apple's contentions that such prior art satisfies a particular claim element, and Apple
13 reserves the right to supplement these invalidity contentions with such information. For example,
14 persons of ordinary skill in the art at the time of the filing of the Patents-in-Suit knew to read prior
15 art references as a whole, and in the context of other publications and literature and the general
16 knowledge in the field. Apple may rely on all such information, including uncited portions of the
17 prior art references listed herein, and on other publications and expert testimony, to provide context
18 and as aids to understanding and interpreting the listed references, or to establish that a person of
19 ordinary skill in the art would have been motivated to modify or combine any of the cited
20 references so as to render the claims obvious. Additionally, citations to a particular figure in a
21 prior art reference encompass all text relating to the figure, and citations to text encompass all
22 figures relating to or referred to by that text.

23 Moreover, many of the prior art systems and apparatuses were sold prior to the earliest
24 asserted priority dates and documentation regarding these prior art systems are not in the
25 possession, custody, or control of Apple. Instead, these documents are currently or will be the
26
27

1 subject of third-party discovery. Apple expressly reserves the right to supplement their contentions
2 to include further information obtained in discovery.

3 **IV. PRIOR ART UNDER 35 U.S.C. § 102**

4 The prior art listed above anticipates the asserted claims of the Patents-in-Suit either
5 expressly or inherently as understood by a person having ordinary skill in the art. The specific
6 anticipation assertions with respect to each claim are set forth in the accompanying claim charts,
7 Appendices A1-C38. Appendices A1-A38 are charted against the '608 patent. Appendices B1-
8 B38 are charted against the '936 patent. Appendices C1-C38 are charted against the '862 patent.

9

Appendix No. (A v. '608 / B v. 936 / C v. '862)	Reference
A1 / B1 / C1	Esfahani and the New World Mac System
A2 / B2 / C2	Lillich and the 68K System
A3 / B3 / C3	Ballard
A4 / B4 / C4	Feigenbaum
A5 / B5 / C5	Greene
A6 / B6 / C6	Hillis
A7 / B7 / C7	Horning
A8 / B8 / C8	Hovis
A9 / B9 / C9	Ingvar
A10 / B10 / C10	Kikinis
A11 / B11 / C11	Korcker
A12 / B12 / C12	Lee
A13 / B13 / C13	Makinen
A14 / B14 / C14	Noll
A15 / B15 / C15	Pearce
A16 / B16 / C16	Rahman

Appendix No.	Reference
(A v. '608 / B v. 936 / C v. '862)	
A17 / B17 / C17	Settsu
A18 / B18 / C18	Shinjo
A19 / B19 / C19	Shipman
A20 / B20 / C20	Sukegawa
A21 / B21 / C21	Surine
A22 / B22 / C21	Teoman
A23 / B23 / C21	Vers
A24 / B24 / C22	Zwiegincew
A25 / B25 / C23	Anyimi Publication
A26 / B26 / C26	Bennett Publication
A27 / B27 / C27	Burrows Publication
A28 / B28 / C28	Cheng Publication
A29 / B29 / C29	Craft Publication
A30 / B30 / C30	Douglis Publication
A31 / B31 / C31	Grove Publication
A32 / B32 / C32	Jones Publication
A33 / B33 / C33	Magstar Publication
A34 / B34 / C34	Mealey Publication
A35 / B35 / C35	Menon Publication
A36 / B36 / C36	Rubini Publication
A37 / B37 / C37	Wynn Publication
A38 / B38 / C38	Linux Kernel

Apple has endeavored to identify the most relevant portions of identified references. The references may contain additional support, however, for a particular claim element. Apple may

1 rely on uncited portions of the prior art references and/or other publications and fact or expert
2 testimony to provide context and as aids to understanding and interpreting the portions that are
3 cited.

4 The references discussed in the claim charts may disclose the elements of the claims
5 explicitly and/or inherently, and/or they may be relied upon to show the state of the art in the
6 relevant time frame. The suggested obviousness combinations are provided in the alternative to
7 Apple’s anticipation contentions and are not to be construed to suggest that any reference included
8 in any combination is not by itself anticipatory. Also, the suggested obviousness combinations are
9 provided as examples, and it should be understood that other combinations of the prior art disclosed
10 and cited herein could be used in such combinations.

11 **V. PRIOR ART UNDER 35 U.S.C. § 103**

12 To the extent that the asserted claims are not rendered invalid purely on anticipatory
13 grounds or are not obvious in light of the general knowledge in the field and of one skilled in the
14 art, the prior art references render obvious the asserted claims as discussed in detail below. These
15 combinations are not exclusive, and Apple reserves the right to supplement the obviousness
16 arguments listed below, using any references listed above in Section II and any references that
17 may become known to Apple during the course of discovery.

18 **VI. MOTIVATION FOR COMBINING IDENTIFIED PRIOR ART**

19 Pursuant to Local Patent Rule 3-3, Apple has included this section discussing motivation
20 to combine. The Supreme Court, however, has rejected the idea that a “teaching, suggestion, or
21 motivation to combine” is a prerequisite for proving obviousness. *See KSR Int’l Co. v. Teleflex,*
22 *Inc.*, 127 S. Ct. 1727, 1739-40 (2007) (rejecting the Federal Circuit’s “rigid” application of the
23 teaching, suggestion, or motivation to combine test, and instead espousing an “expansive and
24 flexible” approach). Indeed, the Supreme Court held that a person of ordinary skill in the art is “a
25 person of ordinary creativity, not an automaton” and “in many cases a person of ordinary skill in
26
27

1 the art will be able to fit the teachings of multiple patents together like pieces of a puzzle.” *Id.* at
2 1742.

3 Subject to the reservation of rights based on Apple’s present understanding of the claims
4 of the Patents-in-Suit, and the apparent constructions that Realtime is asserting based on its
5 Infringement Contentions, the prior art references identified above in Section II, which are charted
6 in Appendices A1-C38, each anticipate and/or render obvious the asserted claims of the Patents-
7 in-Suit.

8 Should any individual prior art reference be deemed not to disclose, explicitly or inherently,
9 any element of a claim, Apple contends in the alternative that such individual prior art references
10 identified above in Section II (and charted in Appendices A1- C38) can be combined with the
11 specific references identified below for individual claim elements, as indicated in many of the
12 charts in Appendices A1- C38. Specific motivations for such combinations are indicated in the
13 claim charts and below.

14 Further, to the extent that the claims are not rendered invalid purely on anticipatory grounds
15 or are not obvious in light of the general knowledge in the field and of one skilled in the art, the
16 following prior art combinations of references render obvious the asserted claims of the Patents-
17 in-Suit. To the extent a cited prior art reference is deemed not to anticipate or render obvious a
18 claim for failing to teach or suggest one or more elements of that claim, that claim would
19 nonetheless have been obvious to one of ordinary skill in the art at the time of the invention by the
20 combination of the cited prior art reference with one or more other prior art references disclosing
21 the missing claim element. Listed below are examples of references disclosing each general claim
22 element in the asserted claims of the Patents-in-Suit:

Claim Element		References Disclosing Claim Element for Combination
Pre	a boot device, including the following components:	<ul style="list-style-type: none">• Ballard• Bennett• Esfahani• Greene

	Claim Element	References Disclosing Claim Element for Combination
		<ul style="list-style-type: none"> • Hillis • Kikinis • Lillich • Rubini • Settsu • Shinjo • Sukegawa
1	a processor or central processing unit, including initializing a processor or central processing unit	<ul style="list-style-type: none"> • Ballard • Douglis • Esfahani • Greene • Hillis • Horning • Kikinis • Krocker • Lillich • Makinen • Noll • Pearce • Rubini • Settsu • Shinjo • Sekegawa
2	a controller, including a data storage controller or digital signal processor	<ul style="list-style-type: none"> • Esfahani • Hillis • Kikinis • Lillich • Noll • Settsu • Shipman • Sukegawa
3	memory, including volatile memory or cache memory	<ul style="list-style-type: none"> • Ballard • Bennett • Douglis • Esfahani • Greene • Horning • Kikinis • Krocker • Lillich • Rubini

Claim Element		References Disclosing Claim Element for Combination
		<ul style="list-style-type: none"> • Settsu • Shipman • Sukegawa • Surine
4	memory, including non-volatile memory or physical memory	<ul style="list-style-type: none"> • Ballard • Bennett • Esfahani • Greene • Horning • Kikinis • Krockner • Lillich • Makinen • Rubini • Settsu • Shinjo • Shipman • Sukegawa • Surine
5a	boot data stored in memory, including in either volatile or non-volatile memory	<ul style="list-style-type: none"> • Ballard • Bennett • Esfahani • Feigenbaum • Greene • Hillis • Kikinis • Lee • Lillich • Linux Kernel • Makinen • Rahman • Rubini • Settsu • Shinjo • Shipman • Sukegawa • Surine • Teoman
5b	loading boot data for an operating system, application, or portions of the same, which may include a	<ul style="list-style-type: none"> • Ballard • Bennett • Esfahani

	Claim Element	References Disclosing Claim Element for Combination
1 2 3 4 5 6 7 8 9	plurality of files	<ul style="list-style-type: none"> • Feigenbaum • Greene • Hillis • Krockner • Lillich • Linux Kernel • Noll • Rubini • Settsu • Shinjo • Sukegawa • Teoman
10 11 12 13 14 15 16 17 18	5c wherein such boot data is compressed	<ul style="list-style-type: none"> • Bennett • Esfahani • Greene • Hillis • Jones • Kikinis • Lee • Lillich • Linux Kernel • Makinen • Noll • Rahman • Rubini • Vers • Zwiegincew
19 20 21 22 23 24 25 26 27	6 such compression including lempel-ziv compression, dictionary compression, and/or compression carried out by a plurality of encoders	<ul style="list-style-type: none"> • Burrows • Cheng • Craft • Dougliis • Esfahani • Greene • Lillich • Linux Kernel • Kikinis • Magstar • Menon • Pearce • Rahman • Vers

	Claim Element	References Disclosing Claim Element for Combination
		<ul style="list-style-type: none"> • Wynn • Zwiegincew
7	maintaining a list of boot data	<ul style="list-style-type: none"> • Ballard • Bennett • Esfahani • Greene • Hillis • Krockner • Lee • Lillich • Linux Kernel • Makinen • Rubini • Settsu • Sukegawa
8	updating a list of boot data, including additions, deletions, or disassociations related to the list	<ul style="list-style-type: none"> • Ballard • Esfahani • Krockner • Lillich • Linux Kernel • Makinen • Settsu • Sukegawa
9	loading boot data via direct memory access	<ul style="list-style-type: none"> • Ballard • Esfahani • Greene • Hillis • Kikinis • Lillich • Makinen • Rubini • Settsu • Sukegawa
10	preloading boot data, including loading into a cache and loading prior to completion of initialization of the processor or central processing unit	<ul style="list-style-type: none"> • Bennett • Esfahani • Feigenbaum • Greene • Hillis • Lillich

	Claim Element	References Disclosing Claim Element for Combination
1 2 3 4		<ul style="list-style-type: none"> • Linux Kernel • Kikinis • Settsu • Sukegawa
5 6 7 8 9 10 11 12 13 14	<p>11 accessing and/or decompressing boot data, including to boot/load the operating system, application, or portions thereof</p>	<ul style="list-style-type: none"> • Bennett • Esfahani • Feigenbaum • Greene • Hillis • Kikinia • Lee • Lillich • Linux Kernel • Makenen • Rahman • Rubini • Settsu • Shipman • Sukegawa • Surine • Vers
15 16 17 18 19 20 21 22 23 24	<p>12 loading, accessing, and/or decompressing at an increased rate, including increasing effective rate of cache or decreasing boot/load time relative to uncompressed data</p>	<ul style="list-style-type: none"> • Ballard • Bennett • Cheng • Craft • Esfahani • Feigenbaum • Hillis • Lee • Lillich • Linux Kernel • Kikinis • Settsu • Sukegawa • Surine • Vers • Wynn • Zwiegincew
25 26 27	<p>13 a data compression engine that compresses and decompresses boot data</p>	<ul style="list-style-type: none"> • Greene • Lillich • Linux Kernel

Claim Element	References Disclosing Claim Element for Combination
	<ul style="list-style-type: none"> • Kikinis • Zwiegincew

These combinations are not exclusive, and Apple reserves the right to supplement the obviousness arguments listed below, using any references listed above in Section II and any references that may become known to Apple during the course of discovery.

The United States Supreme Court recently clarified the standard for what types of inventions are patentable. *KSR Int’l*, 127 S. Ct. 1727. In particular, the Supreme Court emphasized that inventions arising from ordinary innovation, ordinary skill, or common sense should not be patentable. *Id.* at 1732, 1738, 1742-1743, 1746. In that regard, a patent claim may be obvious if the combination of elements was obvious to try or there existed at the time of the invention a known problem for which there was an obvious solution encompassed by the patent’s claims. In addition, when a work is available in one field of endeavor, design incentives and other market forces can prompt variations of it, either in the same field or a different one. If a person of ordinary skill can implement a predictable variation, Section 103 likely bars its patentability.

“[T]he combination of familiar elements according to known methods is likely to be obvious when it does no more than yield predictable results.” *Id.* at 1731. Because the Patents-in-Suit simply arrange old elements with each performing the same function it had been known to perform and yields no more than what one would expect from such an arrangement, the combination is obvious. *Id.* at 1742. The asserted claims are therefore invalid under 35 U.S.C. § 103 because they do nothing more than combine known techniques and apparatuses according to their known and ordinary uses to yield predictable results.

The Supreme Court further held that, “[w]hen a work is available in one field of endeavor, design incentives and other market forces can prompt variations of it, either in the same field or a

1 different one. If a person of ordinary skill can implement a predictable variation, § 103 likely bars
2 its patentability. For the same reason, if a technique has been used to improve one device, and a
3 person of ordinary skill in the art would recognize that it would improve similar devices in the
4 same way, using the technique is obvious unless its actual application is beyond his or her
5 skill” *Id.* at 1740. Accordingly, a person of ordinary skill in the art at the time of the alleged
6 invention would have been motivated to combine or adapt known or familiar methods in the art,
7 especially where market forces prompt such variations. Here, market forces suggested a demand
8 for some measure of accelerated loading of computers systems, and thus one of skill in the art
9 would have thought to combine or modify references that described known methods that one of
10 skill in the art would have recognized as offering improvements to solutions of that time. Each of
11 the references describes methods that were known to offer such improvements, and, accordingly,
12 one of skill in the art would have been motivated to combine or modify the references as identified
13 in each of the combinations above.

14
15
16 Moreover, since there was a finite number of predictable solutions, a person of ordinary
17 skill in the art had good reason to pursue the known options. *Id.* The above-identified prior art
18 references merely use those familiar elements for their primary or well-known purposes in a
19 manner well within the ordinary level of skill in the art. Accordingly, common sense and the
20 knowledge of the prior art render the claims invalid under either Section 102 or Section 103.

21 A person of ordinary skill would have been motivated to combine the above prior art based
22 on his knowledge, the nature of the problem to be solved, and the teachings of the prior art. The
23 identified prior art addresses the same or similar technical issues and suggests the same or similar
24 solutions to those issues. Moreover, some of the prior art refer to or discuss other prior art,
25 illustrating the close technical relationship among the prior art.
26
27

1 By way of further example, the references listed in Section II above are directed to the
2 same or similar technology. Thus, for example, one of ordinary skill in the art would have been
3 motivated to combine known prior art solutions described in these references relating to the
4 loading or boot operation of computer systems.

5 Moreover, as detailed below, many of the claim elements were already known as admitted
6 by the applicants in the specifications of the Patents-in-Suit. These elements represented design
7 choices available to a person of ordinary skill. When there is a design need or market pressure to
8 solve a problem such as identified previously and/or described in the Patents-in-Suit, and there are
9 a finite number of identified, predictable solutions, a person of ordinary skill would be motivated
10 to combine the known options that are within his or her technical grasp. Here, one of ordinary
11 skill in the art would have been motivated to combine known prior art solutions represented in the
12 primary references. These motivations apply throughout each of the combinations below and in
13 the claim charts.
14

15 In some of the paragraphs below, exemplary combinations are listed for purposes of
16 explaining and exemplifying which references would be combined under the motivation cited in
17 that particular paragraph. These combinations are not intended to be limiting but rather intended
18 to provide notice of the reasoning behind particular motivations to combine and the references that
19 would be combined thereunder. In many instances, multiple different motivations would apply to
20 a particular combination (for example, if multiple references were both authored by the same
21 person and referred to the same product/system, then both of those motivations would apply) and
22 the specific combinations were not duplicated.
23

24 Should any prior art cited in Section II (and charted in Appendices A1-C38) be deemed not
25 to disclose, explicitly or inherently, any limitation of a claim, Apple reserves the right to argue that
26
27

1 any such difference between that prior art and the corresponding claim would have been obvious
2 to one of ordinary skill in the art. To the extent that such an argument is deemed a “combination”
3 analysis for purposes of obviousness, Apple discloses its present intention to rely on the separate
4 combination of the knowledge of a person of ordinary skill in the art with each item of prior art
5 identified in Section II. The knowledge of a person of ordinary skill in the art is demonstrated by
6 the full list of references in Section II and the prior art produced pursuant to Patent Rule 3-4(b).

7
8 For each of the various “systems” or “products” that were charted (*e.g.*, the Systems and
9 Products), to the extent that the collective references cited in each Appendix are not considered to
10 be the same reference for purposes of invalidity under 35 U.S.C. § 102, it would have been obvious
11 to combine the references cited in each such Appendix. For each such product/system, all of the
12 listed references relate to the same computer architecture and variations thereof. One of skill in
13 the art would have been motivated to look at all of the available documentation for a particular
14 product/system to understand the operation. One of skill in the art would have combined that
15 knowledge from the various related references because it would be clear that the references were
16 related. For at least this reason, one of skill in the art could consider it obvious to combine the
17 references that collectively teach a particular operating system. The references were identified in
18 the charts for each such system/product, and Apple intends to rely upon the combination of
19 references in each of the system/product charts.
20

21 One of skill in the art would have been motivated to combine the different publications and
22 patents that were authored by employees of the company or assigned to the same assignee and
23 related to the same subject matter, particularly when that assignee was well-known to have
24 experience and knowledge in the design and development of computer architectures and the
25 patents are directed to improvements in the company’s products. So, for example, for such
26
27

1 companies (*e.g.*, Apple, Toshiba Corporation, Hewlett-Packard Company, and/or International
2 Business Machines, Inc., etc.) one of skill in the art would have been motivated to look at the
3 various patents assigned to the companies, as well as articles written about their products, and to
4 combine the approaches taken in those patents and articles for such products.

5 One of skill in the art would have been motivated to combine different references that were
6 authored, developed, or invented by the same individual(s) related to the same subject matter. So,
7 for example, individuals such as Burrows, Cheng, Wynn, Douglass, Eshfahini, Lillich, and others,
8 were either the named author (*e.g.*, for a paper) or a named inventor (on a patent) or known as a
9 product architect on multiple related references charted in Appendices A1-C38. The common
10 inventor/author/architect references themselves demonstrate that they relate to continued work in
11 a common field of effort and continued related developments in that field. One of skill in the art
12 would, therefore, combine the references related to each individual.

14 Based on the teachings of the references and/or the knowledge of one of ordinary skill, one
15 of skill in the art would have been motivated to combine different references from the same
16 company that relate to various generations of boot operations or data compression systems that
17 were developed, made and sold by that same company—such as Apple or IBM. For example, the
18 references and/or companies themselves described how the products evolved and were related to
19 one another.

21 One of skill in the art would have been motivated to combine different references from
22 boot operations and/or compression that were known to be related or subject to collaboration by
23 different companies or individuals. It would have been obvious to combine references and aspects
24 of these different but closely related disclosures. For example, it would have been obvious to
25 combine the teachings of references related to the Linux OS (*e.g.*, Bennett, Grove, Rubini, and the
26

1 Linux Kernel) based on their closely related subject matter. By way of an additional example, it
2 would have been obvious to combine the teachings of references related to input/output systems
3 and/or the boot or load operation of such systems (*e.g.*, Anyimi, Hillis, Kikinis, Shipman,
4 Teoman)⁶ based on their closely related subject matter. In addition, it would have been obvious
5 to one of skill in the art to apply the teachings of such input/output systems and/or the boot or load
6 operations of such to other boot or load operations, such as those related to operating systems or
7 applications, for the reasons discussed herein.
8

9 Each of the references can be combined with the known prior art based upon the statements
10 made in the specification and during prosecution of the Patents-in-Suit. For example, the
11 applicants acknowledged that many of the claimed features were well known in the art. *See*
12 Section II.D, above. Thus, it would have been obvious for one of skill in the art to combine this
13 knowledge in the art (as the applicants did) with any of the charted references because the
14 applicants acknowledged that the basic arrangement of elements was known in the art.
15

16 Additionally, beyond the elements acknowledged in the patent and prosecution history to
17 be known in the art, to the extent that the Realtime alleges that certain elements are missing from
18 any of the charted references, those elements are known in the art or would be inherent in the
19 relevant context. One of skill in the art would have understood that different approaches could be
20 taken depending on the design needs and would have combined those approaches to meet the
21 various design needs.
22

23 It would have been obvious to combine any references that expressly refer to each other
24 or incorporate each other by reference. For example, one of skill in the art would have been
25 motivated to combine different references from articles or papers that were known to be related
26

27 ⁶ *See also* U.S. Patent No. 6,564,318 to Gharda and U.S. Patent No. 6,567,911 to Mahmoud.

1 and/or referenced within another related article or paper. So, for example, it would have been
2 obvious to combine a paper referenced in an article with the paper that references the article.

3 In addition to the specific combinations of prior art and the specific combinations of groups
4 of prior art disclosed, Apple reserves the right to rely on any other combination of any prior art
5 references disclosed in Section II above and charted in Appendices A1-C38. Apple further
6 reserves the right to rely upon combinations disclosed within the prosecution history of the
7 references cited herein. These obviousness combinations reflect Apple's present understanding of
8 the potential scope of the claims that Realtime appears to be advocating and should not be seen as
9 Apple's acquiescence to Realtime's interpretation of the patent claims.
10

11 In addition to the motivations set forth above, one or more combinations of the prior art
12 references identified above and below pursuant to Patent Rule 3-3(a) would have been obvious
13 because these references would have been combined using: known methods to yield predictable
14 results; known techniques in the same way; a simple substitution of one known, equivalent element
15 for another to obtain predictable results; and/or a teaching, suggestion, or motivation in the prior
16 art generally. In addition, it would have been obvious to try combining the prior art references
17 identified above pursuant to Patent Rule 3-3(a) because there were only a finite number of
18 predictable solutions and/or because known work in one field of endeavor prompted variations
19 based upon predictable design incentives and/or market forces either in the same field or a different
20 one. In addition, the combinations of the prior art references identified above pursuant to P.R.
21 3-3(a) would have been obvious because the combinations represent the known potential options
22 with a reasonable expectation of success.
23
24

25 Additional evidence that there would have been a motivation to combine the prior art
26 references identified above pursuant to P.R. 3-3(a) includes the interrelated teachings of multiple
27

1 prior art references; the effects of demands known to the design community or present in the
2 marketplace; the existence of a known problem for which there was an obvious solution
3 encompassed by the claims of the Patents-in-Suit; the existence of a known need or problem in the
4 field of the endeavor at the time of the alleged invention(s); and the background knowledge that
5 would have been possessed by a person having ordinary skill in the art. For example, the prior art
6 references are directed to solving the same problem: boot processes. Thus, a skilled artisan seeking
7 to solve this problem of boot processes would have looked to these cited references alone or in
8 combination. Accordingly, the motivation to combine the teachings of the prior art references
9 disclosed herein is found in the references themselves and: (1) the nature of the problem being
10 solved, (2) the express, implied and inherent teachings of the prior art, (3) the knowledge of
11 persons of ordinary skill in the art, (4) the fact that the prior art is generally directed toward
12 methods and systems for booting a computer system, or (5) the predictable results obtained in
13 combining the different elements of the prior art.
14

15
16 Any reference or combination of references that anticipates or makes obvious an
17 independent claim also makes obvious any claim dependent on that independent claim because
18 every element of each dependent claim was known by a person of ordinary skill at the time of the
19 alleged invention, and it would have been obvious to combine those known elements with the
20 independent claim at least as a matter of common sense and routine innovation. Accordingly,
21 Apple contends that each claim would have been obvious not only by the combinations explicitly
22 defined in these contentions, but also by any combination of references that renders obvious that
23 claim.
24

25 To the extent Realtime contends that any reference contains multiple distinct embodiments,
26 it would be obvious to combine elements of the distinct embodiments. A person would be
27

1 motivated to make such a combination because the elements are found in the same reference and
2 the reference as a whole is directed to the same topic or topics.

3 **VII. ADDITIONAL BASES FOR OBVIOUSNESS UNDER 35 U.S.C. § 103**

4 **A. The State Of The Art**

5 Numerous prior art references, including those identified above pursuant to P.R. 3-3(a),
6 reflect common knowledge and the state, scope, and content of the prior art before the priority
7 dates of the Patents-in-Suit. *See Graham v. John Deere Co.*, 383 U.S. 1, 35-36 (1966). As it would
8 be unduly burdensome to create detailed claim charts for the thousands of invalidating
9 combinations, the combinations cited herein are illustrative and not exhaustive. Though the claim
10 charts provide illustrative citations to where each element may be found in the prior art references
11 or in their combination, the cited references may contain other disclosures of each claim element
12 as well, and Apple reserves the right to argue any claim elements of the asserted claims of the
13 Patents-in-Suit are disclosed in non-cited portions of these references.
14

15 The state of the art included knowledge of the following (support for the following points
16 below can be found in the art cited in Section II above, the charts cited in Section III above, and
17 in Section VI above):
18

- 19 • What dictionary encoding is, how to implement various dictionary encoders and
20 decoders, and the relative characteristics of various dictionary encoders and
21 decoders;
 - 22 ○ That LZ77 is an adaptive dictionary encoder;
 - 23 ○ That LZ78 is an adaptive dictionary encoder;
 - 24 ○ That LZSS is an adaptive dictionary encoder;
 - 25
 - 26
 - 27

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- That many adaptive dictionary encoders are based on the fundamental work of Abraham Lempel and Jacob Ziv as described in Ziv, Jacob; Lempel, Abraham (May 1977). “A Universal Algorithm for Sequential Data Compression”. IEEE Transactions on Information Theory 23 (3): 337–343; and Ziv, Jacob; Lempel, Abraham (September 1978). “Compression of Individual Sequences via Variable-Rate Coding”. IEEE Transactions on Information Theory 24 (5): 530–536;
- The differences between various types of dictionary encoders, such as LZ77, LZ78, LZW, LZSS and others;
- The advantages and disadvantages associated with various dictionary encoders;
- That many dictionary encoders are adaptive and dynamically add newly encountered strings to the dictionary;
- That many dictionary encoders create a code word for each string added to a dictionary;
- That many dictionary encoders use indexes as code words;
- The types of data that are particularly suited for the various types of dictionary encoders;
- That LZ-based encoders are all based on the fundamental work of Abraham Lempel and Jacob Ziv as described in Ziv, Jacob; Lempel, Abraham (May 1977). “A Universal Algorithm for Sequential Data Compression”. IEEE Transactions on Information Theory 23 (3): 337–343; and Ziv, Jacob; Lempel, Abraham (September 1978). “Compression of Individual

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

Sequences via Variable-Rate Coding”. IEEE Transactions on Information Theory 24 (5): 530–536;

- The relative compression speed of various Lempel-Ziv encoders, such as LZ77, LZ78, LZW, LZSS and others;
 - The relative decompression speed of various Lempel-Ziv decoders, such as LZ77, LZ78, LZW, LZSS and others;
 - The relative compression efficiency of various Lempel-Ziv encoders, such as LZ77, LZ78, LZW, LZSS and others;
 - The relative memory requirements of various Lempel-Ziv encoders, such as LZ77, LZ78, LZW, LZSS and others;
 - The relative memory requirements of various Lempel-Ziv decoders, such as LZ77, LZ78, LZW, LZSS and others;
 - That the various LZ-based encoders and features of LZ-based encoders can be readily combined, substituted and/or modified.
- What arithmetic and Huffman encoding and decoding was, how to implement arithmetic and Huffman encoding and decoding systems, and the relative characteristics of arithmetic and Huffman encoding and decoding systems;
 - The advantages and disadvantages of arithmetic and Huffman encoding
 - The relative compression speed of various Huffman encoders;
 - The relative decompression speed of various Huffman decoders;
 - The relative compression efficiency of various Huffman encoders;
 - The relative memory requirements of various Huffman encoders;
 - The relative memory requirements of various Huffman decoders;

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- The types of data that are particularly suited for arithmetic and Huffman encoding.
- That there were a variety of additional encoding schemes and how to implement a variety of additional encoding schemes;
 - The advantages and disadvantages of each of a variety of encoding; and
 - The relative compression speed of various encoders;
 - The relative decompression speed of various decoders;
 - The relative compression efficiency of various encoders;
 - The relative memory requirements of various encoders;
 - The relative memory requirements of various decoders;
 - The types of data that are particularly suited each of a variety of encoding.
- That the use of different encoding schemes for different types of data could be beneficial.
- That the use of different encoding schemes for data that would be compressed once and decompressed many times could be beneficial.
- The relative design trade-offs between the following elements: compression speed, decompression speed, compression efficiency, compression memory requirements, decompression memory requirements, compression frequency, and decompression frequency.
 - The various circumstances under which decreased compression speed could be advantageously traded off against increased decompression speed; and

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- The various circumstances under which decreased compression speed could be advantageously traded off against decreased decompression memory requirements;
- The various circumstances under which decreased compression speed could be advantageously traded off against increased decompression frequency;
- and
- The various circumstances under which decreased compression efficiency could be advantageously traded off against decreased decompression speed;
- The various circumstances under which decreased compression efficiency could be advantageously traded off against decreased decompression memory requirements;
- The various circumstances under which increased compression efficiency could be advantageously traded off against decreased decompression speed;
- The various circumstances under which increased compression efficiency could be advantageously traded off against decreased decompression memory requirements;
- The various circumstances under which increased compression memory requirements could be advantageously traded off against decreased compression speed;
- The various circumstances under which increased compression memory requirements could be advantageously traded off against increased compression efficiency;

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- The various circumstances under which increased compression memory requirements could be advantageously traded off against decreased decompression memory requirements;
- The various circumstances where decreased compression efficiency could be advantageously traded off against decreased decompression memory requirements;
- The various circumstances where decreased compression efficiency could be advantageously traded off against increased decompression speed;
- The various circumstances where increased decompression memory requirements could be advantageously traded off against increased decompression speed; and
- Other advantageous tradeoffs between the above compression and decompression characteristics.
- That analyzing characteristics of the data to be compressed and how the compressed data will be used can allow the selection of an encoder and corresponding decoder that is well suited for compressing the data.
 - That compression of data can be optimized by selecting an encoder and corresponding decoder that is well-suited to the data.
- That a single compression system could use two or more encoding schemes to improve performance.
 - That run length compression and dictionary compression have been combined in several systems.
 - That compression schemes can be used in parallel.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- That compression schemes can be used in series.
- That many encoders receive uncompressed data and output compressed data.
 - That many encoders receive blocks of data.
 - That many encoders operate on blocks of data.
- That many encoders reduce repetition of data.
- That tags, or descriptors, can be used in compressed data to identify the compression scheme used to compress the data.
 - That a decompression system can use a tag or descriptor in compressed data to determine which decoder to use to decompress the data.
 - That tags or descriptors in compressed data can be stored with the compressed data.
- The various characteristics of caches were well-known:
 - That caches exist in many places in a computer system.
 - That caches are commonly placed in many places of the memory hierarchy including, but not limited, on a disk drive, on a disk controller, within the main memory subsystem, within the system's main processors.
 - That caches frequently have less capacity than the corresponding uncached element of the memory hierarchy.
 - That caches frequently have lower latency than the corresponding uncached element of the memory hierarchy.
 - That caches frequently have higher performance than the corresponding uncached element of the memory hierarchy.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- That caches frequently have higher performance than the corresponding uncached element of the memory hierarchy.
- That caches have been used at various places of the memory hierarchy for years prior to the filing of the Patents-in-Suit.
- The various characteristics of compressed and decompressed data were well-known:
 - That compressed data consumes less storage space than the corresponding uncompressed data.
 - That compressed data can be transmitted using less bandwidth than the corresponding uncompressed data.
 - That compressed data can be read from storage using less bandwidth than the corresponding uncompressed data.
 - That compressed data can be read from storage in less time than the corresponding uncompressed data.
 - That compressed data read from storage is read at a higher effective bandwidth than reading the corresponding uncompressed data from storage.
 - That compressed data can be read from storage using fewer processing resources than the corresponding uncompressed data.
 - That compressed data can be read from storage and stored in a cache in compressed form.
 - That compressed data can be read from storage and stored in a cache in decompressed form.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- That compressed data read from storage, stored in a cache, and subsequently read and decompressed from cache can be read from that cache at a higher effective bandwidth than reading the corresponding uncompressed data from storage.
- That compressed data can be stored more quickly than the corresponding uncompressed data.
 - That compressed data can be stored on a variety of storage media.
 - That compressed data can be stored at a higher effective bandwidth on a variety of storage media.
 - That stored compressed data can be retrieved from a variety of storage media.
 - That compressed data can be retrieved more quickly than the corresponding uncompressed data from a variety of storage media.
 - That compressed data can be retrieved at a higher effective bandwidth than the corresponding uncompressed data from a variety of storage media.
- How a storage device's bandwidth is determined and measured.
- The various characteristics of prefetching were well-known:
 - That prefetching frequently decreases latency to the prefetched entity when compared to fetching the corresponding entity without prefetching.
 - That prefetching frequently increases the apparent performance of the system when compared to fetching the corresponding entity without prefetching.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- That prefetching frequently increases the apparent bandwidth of the system when compared to fetching the corresponding entity without prefetching.
- That prefetching has been taught and/or used by various subsystems for years prior to the filing of the Patents-in-Suit.
- That various characteristics of storage access tracing were well-known:
 - That storage access tracing reveals access patterns and sequencing associated with a particular workload.
 - That storage access tracing can be performed by many elements in a computer system.
 - That storage access tracing can be performed by a computer system's storage controller.
 - That storage access tracing can be performed by a computer system's operating system.
 - That storage access tracing can be performed by a computer system's filesystem.
 - That storage access tracing reveals data that should be prefetched based on a high likelihood of subsequent use.
 - That storage access tracing reveals data that could be prefetched based on a high likelihood of subsequent use.
 - That storage access tracing reveals data that need not be prefetched based on a low likelihood of subsequent use.
 - That storage access tracing can be used to produce an enumeration of data to be prefetched based on a high likelihood of subsequent use.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- That storage access tracing can be used to produce a list of data to be prefetched based on a high likelihood of subsequent use.
- That the use of an enumeration of data to be prefetched could increase the likelihood that data was more readily available than if it had not been prefetched.
- That the use of a list of data to be prefetched could increase the likelihood that data was more readily available than if it had not been prefetched.
- That the refinement of an enumeration of data to be prefetched could increase the likelihood that data was more readily available than if the enumeration of data to be prefetched had not been refined.
- That the refinement of a list of data to be prefetched could increase the likelihood that data was more readily available than if the list of data to be prefetched had not been refined.
- That the refinement of an enumeration of data to be prefetched could include deleting an element from the enumeration of data that was not subsequently used after it had been prefetched.
- That the refinement of an enumeration of data to be prefetched could include adding an element to the enumeration of data that was not previously part of the enumeration of data to be prefetched but, nevertheless, was subsequently fetched and had not been prefetched.
- That the refinement of a list of data to be prefetched could include deleting an element from the list of data that was not subsequently used after it had been prefetched.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- That the refinement of a list of data to be prefetched could include adding an element to the list of data that was not previously on the list of data to be prefetched but, nevertheless, was subsequently fetched and had not been prefetched.
- That storage access tracing has been taught and/or used by various subsystems for years prior to the filing of the Patents-in-Suit.
- That various characteristics of prefetching data to accelerate operating system or program launch were well-known:
 - That prefetching data could be used to accelerate operating system or program launch.
 - That storage access tracing could be used to determine the appropriate data to be prefetched to accelerate operating system or program launch.
 - That storage access tracing could be used to produce an enumeration of data to be prefetched to accelerate operating system or program launch.
 - That storage access tracing could be used to produce a list of data to be prefetched to accelerate operating system or program launch.
 - That an enumeration of data could be further refined to accelerate operating system or program launch.
 - That a list of data could be further refined to accelerate operating system or program launch.
 - That accelerating operating system or program launch has been taught and/or used by various systems for years prior to the filing of the Patents-in-Suit.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

- That various characteristics of compressing data in conjunction with operating system or program launch or initialization were well-known:
 - That compressing data used for an operating system or program would reduce the actual amount of required storage for a given operating system or program.
 - That compressing data used for an operating system or program would reduce the increase the effective amount of available storage for a given operating system or program.
 - That compressing data used for an operating system or program could reduce the amount of time required to read that compressed data from storage.
 - That compressing data used for an operating system or program could increase the effective read bandwidth to that compressed data.
 - That compressing data used for an operating system or program has been taught and/or used by various systems for years prior to the filing of the Patents-in-Suit.

- That various characteristics of decompressing compressed data in conjunction with operating system or program launch or initialization were well-known:
 - That decompressing compressed data in conjunction with operating system or program launch or initialization could reduce the effective amount of time required to read the corresponding uncompressed data.

- 1 ○ That decompressing compressed data in conjunction with operating system
- 2 or program launch or initialization could increase the effective bandwidth
- 3 to the corresponding uncompressed data.
- 4 ○ That decompressing compressed data in conjunction with operating system
- 5 or program launch or initialization could result in a faster operating system
- 6 or program launch.
- 7 ○ That decompressing compressed data in conjunction with operating system
- 8 or program launch or initialization has been taught and/or used by various
- 9 systems for years prior to the filing of the Patents-in-Suit.
- 10
- 11 • Techniques for creating a compressed kernel and booting a compressed kernel,
- 12 including creating and booting a compressed Linux kernel were well-known.

13 **B. The Admitted Prior Art**

14 As discussed in Section II.D above, the patent applicants admitted in the specification of
15 the Patents-in-Suit that many of the claimed features and techniques were well known in the prior
16 art. Thus, Realtime is barred from denying the obviousness of those admittedly-old aspects of the
17 claims.
18

19 **C. Secondary Considerations**

20 Notwithstanding the factors and motivations identified above, including the exemplary
21 combinations identified above and in the claim charts of the Appendices, and notwithstanding the
22 nascent stage of discovery, and subject to the reservation of rights stated above, Apple contends
23 that an analysis of secondary considerations further supports the view that each of the asserted
24 claims is obvious. Secondary considerations that courts evaluate as objective indicia of
25 obviousness or nonobviousness of an alleged invention include (1) commercial success of the
26
27

1 claimed subject matter; (2) long felt but unresolved needs; (3) failure of others; (4) teaching away
2 from the claimed subject matter by the prior art; (5) copying or acclamation by others; and (6)
3 skepticism of experts. *See, e.g., Ruiz v. A.B. Chance Co.*, 357 F.3d 1270, 1274 (Fed. Cir. 2004);
4 *Ecolochem, Inc. v. Southern Cal. Edison Co.*, 227 F.3d 1361, 1379 (Fed. Cir. 2000).

5 Upon information and belief, neither Plaintiff, nor any predecessor in interest of the
6 Patents-in-Suit has developed a commercially successful product embodying the claimed subject
7 matter of these patents. The Patents-in-Suit also were not directed to long felt, unresolved needs.
8 On the contrary, the Patents-in-Suit addressed problems that had been handled successfully in the
9 prior art.

10
11 Additionally, and as outlined herein and in the Appendices, numerous prior art references
12 anticipate the claims of the Patents-in-Suit, so failure by others cannot be cited as a secondary
13 consideration in favor of nonobviousness. Numerous prior art references, including those
14 identified above pursuant to Patent Rule 3-3(a), are directed to the same approach as the Patents-
15 in-Suit regarding compression. Importantly, none of the prior art teaches away from the claimed
16 subject matter. In fact, just the opposite is true, and as shown in these Invalidity Contentions and
17 the accompanying claim charts, the prior art teaches the claimed subject matter. Thus, Realtime
18 cannot rely upon any teaching away in the prior art.

19
20 Realtime has not presented any evidence to suggest that others in the industry copied or
21 praised the alleged invention of the Patents-in-Suit. To the extent that others may have
22 subsequently adopted a similar technique, Apple asserts that they were in fact copying well-known
23 systems that predate the Patents-in-Suit. At the time of the alleged invention of the Patents-in-Suit,
24 experts would not have been skeptical of the general approach or idea disclosed therein. The
25 general idea—using multiple compression techniques—had already been in widespread use for a
26

1 long time and was not patentable by the time the applicants filed their patent applications. Experts
2 would have regarded the disclosures and matter claimed in the Patents-in-Suit as obvious.

3 **VIII. INVALIDITY UNDER 35 U.S.C. § 112(1/a)**

4 Pursuant to Patent Rule 3-3(d), Apple hereby identifies grounds of invalidity based on lack
5 of written description and enablement under 35 U.S.C. § 112(1/a) (requiring “a written description
6 of the [claimed] invention, and of the manner and process of making and using it, in such full,
7 clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or
8 with which it is most nearly connected, to make and use the same.”). Apple reserves the right to
9 supplement or amend these contentions based on Realtime’s representations during the course of
10 the litigation and any claim construction rulings of the Court.

11 Realtime has asserted in its Patent Rule 3-1(e) disclosures, for each Patent-in-Suit, that
12 each asserted claim of the patent is entitled to the filing date of U.S. provisional application No.
13 60/180,114, filed on February 3, 2000, as its priority date (hereinafter, “the provisional
14 application”). Apple denies that asserted entitlement but in view of such position of Realtime in
15 its Patent Rule 3-1(e) disclosure, these invalidity contentions focus both on the lack of support in
16 the provisional application for each claim and the lack of support in each non-provisional
17 application for each claim.

18 Throughout these contentions, an assertion that an application did not “support” a claim or
19 claim element means—unless otherwise noted—that the application did not provide as of the filing
20 date sought:

- 21 (a) the required written description for the claim element and the claimed subject matter;
- 22 (b) the required written description for the full-scope of the claim element and the claim;
- 23 (c) the required enabling disclosure for the claim element and the claimed subject matter;
- 24 (d) the required enabling disclosure for the full-scope of the claim element and the claim;
- 25 (e) a description of the claimed “invention” understandable to a skilled artisan and showing
26 that the applicant actually possessed such “invention”;
- 27

- 1 (f) a description of the claimed “invention” that was express or necessarily present
 2 (inherent), complete, unambiguous, specific, and as broad as the claim; or
 3 (g) a disclosure teaching a skilled artisan how, by following the steps set forth in the
 4 application, to make or carry out (use) the claimed “invention” without undue
 5 experimentation.

6 Throughout these contentions, an assertion that an application did not “support” an
 7 independent claim or language in an independent claim means—unless otherwise noted—that the
 8 application did not support that claim’s asserted dependent claims either.

9 **A. All Asserted Claims Are Invalid Under Sec. 112(1/a) In View of the**
 10 **Provisional Application**

11 Each asserted claim of the asserted patents are invalid for failure of the provisional
 12 application to support the claim. For each asserted claims, the provisional application failed to
 13 support the claim and individual elements of the claim, as listed below.

Claim	Unsupported Claim or Individual Element
’608 Claim 1	<ul style="list-style-type: none"> • initializing a central processing unit of the computer system • preloading the boot data into cache memory prior to completion of initialization of the central processing unit of the computer system • preloading the boot data comprises accessing compressed boot data from a boot device • servicing requests for boot data from the computer system using the preloaded data after completion of initialization of the central processing unit of the computer system • accessing compressed boot data from the cache at a rate that increases the effective access rate of the cache
’608 Claim 4	<ul style="list-style-type: none"> • updating the list of boot data
’608 Claim 7	<ul style="list-style-type: none"> • for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system • and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system
’608 Claim 9	<ul style="list-style-type: none"> • preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device • servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises

Claim	Unsupported Claim or Individual Element
	accessing compressed application data from the cache and decompressing the compressed application data
'608 Claim 10	<ul style="list-style-type: none"> • further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device
'608 Claim 11	<ul style="list-style-type: none"> • wherein the decompressing is provided by a data compression engine
'608 Claim 12	<ul style="list-style-type: none"> • further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine
'608 Claim 15	<ul style="list-style-type: none"> • wherein Lempel-Ziv encoding is utilized to provide the compressed boot data
'608 Claim 16	<ul style="list-style-type: none"> • wherein a plurality of encoders are utilized to provide the compressed boot data
'608 Claim 19	<ul style="list-style-type: none"> • wherein Lempel-Ziv encoding is utilized to provide the compressed boot data
'608 Claim 20	<ul style="list-style-type: none"> • wherein a plurality of encoders are utilized to provide the compressed boot data
'608 Claim 22	<ul style="list-style-type: none"> • initializing a central processing unit of the computer system • preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit • servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data • with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device
'608 Claim 24	<ul style="list-style-type: none"> • wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data
'608 Claim 25	<ul style="list-style-type: none"> • wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data
'608 Claim 27	<ul style="list-style-type: none"> • preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system • servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit • a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device
'608 Claim 29	<ul style="list-style-type: none"> • wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data
'608 Claim 30	<ul style="list-style-type: none"> • wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data
'936 Claim 1	<ul style="list-style-type: none"> • initializing a central processing unit of said computer system • at least a portion of said boot data is compressed by a data compression engine to provide said at least a portion of said boot data in compressed form, and stored in compressed form on a boot device • preloading said at least a portion of said boot data in compressed form from said boot device into memory; • accessing and decompressing said at least a portion of said boot data in said compressed form from said memory • utilizing said decompressed at least a portion of said boot data to boot said computer system, wherein said at least a portion of said boot data is decompressed by said data compression engine

Claim	Unsupported Claim or Individual Element
'936 Claim 2	<ul style="list-style-type: none"> wherein said decompressed at least a portion of said boot data comprises program code associated with an operating system of said computer system
'936 Claim 3	<ul style="list-style-type: none"> wherein said decompressed at least a portion of said boot data comprises program code associated with an application program of said computer system
'936 Claim 4	<ul style="list-style-type: none"> wherein said decompressed at least a portion of said boot data comprises program code associated with an application program and an operating system of said computer system
'936 Claim 6	<ul style="list-style-type: none"> updating the list of boot data
'936 Claim 8	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding is utilized to provide said at least a portion of said boot data in said compressed form
'936 Claim 9	<ul style="list-style-type: none"> wherein a plurality of encoders are utilized to provide said at least a portion of compressed data in compressed form
'936 Claim 11	<ul style="list-style-type: none"> said at least a portion of said boot data in compressed form is preloaded into said memory, and said preloaded at least a portion of boot data in compressed form is decompressed and utilized to boot said computer system a data compression engine for providing said at least a portion of said boot data in compressed form by compressing said at least a portion of said boot data and decompressing said at least a portion of said boot data in compressed form to provide said decompressed at least a portion of boot data
'936 Claim 15	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding is utilized to provide said at least a portion of said boot data in compressed form
'936 Claim 16	<ul style="list-style-type: none"> wherein a plurality of encoders are utilized to provide said at least a portion of said boot data in compressed form
'862 Claim 1	<ul style="list-style-type: none"> loading a portion of boot data in a compressed form that is associated with a portion of a boot data list for booting the computer system into a memory; accessing the loaded portion of the boot data in the compressed form from memory decompressing the accessed portion of the boot data in the compressed form at a rate that decreases a boot time of the operating system relative to loading the operating system utilizing boot data in an uncompressed form updating the boot data list wherein the decompressed portion of boot data comprises a portion of the operating system
'862 Claim 2	<ul style="list-style-type: none"> wherein the updating comprises: associating additional boot data with the boot data list
'862 Claim 3	<ul style="list-style-type: none"> wherein the updating comprises: removing an association of additional boot data that is associated with the boot data list from the boot data list
'862 Claim 4	<ul style="list-style-type: none"> wherein the updating comprises: associating additional boot data with the boot data list; and compressing a portion of the additional boot data
'862 Claim 5	<ul style="list-style-type: none"> storing boot data in a compressed form that is associated with a portion of a boot data list in a first memory loading the stored compressed boot data from the first memory; utilizing the decompressed boot data to at least partially boot the computer system; updating the boot data list wherein the loading, the accessing, and the decompressing occur within a period of time which is less than a time to access the boot data from the first memory if the boot data was stored in the first memory in an uncompressed form
'862 Claim 6	<ul style="list-style-type: none"> a memory to load a portion of the boot data in the compressed form that is associated with a boot data list used for booting the system into the first memory to access the loaded portion of the boot data in the compressed form

Claim	Unsupported Claim or Individual Element
	<ul style="list-style-type: none"> • to decompress the accessed portion of the boot data in the compressed form at a rate that decreases a boot time of the system relative to booting the system with uncompressed boot data • to update the boot data list
*862 Claim 8	<ul style="list-style-type: none"> • loading the portion of the operating system from the first memory to a second memory, the portion of the operating system being associated with a boot data list • storing a portion of the operating system in a compressed form in a first memory; • utilizing the decompressed portion of the operating system to at least partially boot the computer system • updating the boot data list • wherein the portion of the operating system is accessed and decompressed at a rate that is faster than accessing the loaded portion of the operating system from the first memory if the portion of the operating system was to be stored in the first memory in an uncompressed form
*862 Claim 9	<ul style="list-style-type: none"> • compressing an additional portion of the operating system that is not associated with the boot data list • utilizing the stored additional portion of the operating system to at least further partially boot the computer system • storing the additional portion of the operating system in the first memory
*862 Claim 10	<ul style="list-style-type: none"> • storing the updated boot list in a non-volatile memory
*862 Claim 11	<ul style="list-style-type: none"> • loading boot data in a compressed form that is associated with a boot data list from a boot device into a memory upon initialization of the computer system • decompressing the accessed boot data in compressed form at a rate that decreases a time to load the operating system relative to loading the operating system with the boot data in an uncompressed form • updating the boot data list
*862 Claim 13	<ul style="list-style-type: none"> • loading boot data in a compressed form that is associated with a boot data list from a boot device • decompressing the accessed boot data in the compressed form at a rate that decreases a time to load the operating system relative to loading the operating system with the boot data in an uncompressed form • updating the boot data list
*862 Claim 14	<ul style="list-style-type: none"> • loading the boot data into a memory • accessing boot data for booting the computer system, wherein a portion of the boot data is in a compressed form and is associated with a boot data list • servicing a request for the boot data from the computer system to access the loaded compressed boot data and to decompress the accessed compressed boot data at a rate that decreases a boot time of the operating system relative to loading the operating system utilizing the boot data in an uncompressed form • updating the boot data list
*862 Claim 15	<ul style="list-style-type: none"> • wherein the boot data comprises: a program code associated with the operating system
*862 Claim 16	<ul style="list-style-type: none"> • wherein the operating system comprises: a plurality of files
*862 Claim 17	<ul style="list-style-type: none"> • a program code associated with the operating system and an application program
*862 Claim 19	<ul style="list-style-type: none"> • wherein the request for the boot data comprises: a request to access boot data that is not associated with the boot data list • associating the accessed boot data that is not associated with the boot data list to the boot data list • and wherein the updating comprises associating the accessed boot data that is not associated with the boot data list to the boot data list

Claim	Unsupported Claim or Individual Element
'862 Claim 23	<ul style="list-style-type: none"> wherein the portion of the boot data in the compressed form represents a plurality of files
'862 Claim 24	<ul style="list-style-type: none"> wherein the portion of the boot data in the compressed form comprises: a program code associated with the operating system
'862 Claim 28	<ul style="list-style-type: none"> wherein the operating system comprises: a plurality of files
'862 Claim 29	<ul style="list-style-type: none"> a program code associated with the operating system and an application program
'862 Claim 31	<ul style="list-style-type: none"> wherein the accessing comprises: accessing the loaded portion of the boot data in the compressed form via direct memory access
'862 Claim 32	<ul style="list-style-type: none"> wherein a form of dictionary encoding was utilized to encode the portion of the boot data in the compressed form
'862 Claim 33	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding was utilized to encode the portion of the boot data in the compressed form
'862 Claim 35	<ul style="list-style-type: none"> wherein the compressed boot data represents a plurality of files
'862 Claim 36	<ul style="list-style-type: none"> a program code associated with an operating system of the computer system
'862 Claim 40	<ul style="list-style-type: none"> wherein the operating system comprises: a plurality of files
'862 Claim 44	<ul style="list-style-type: none"> wherein a form of dictionary encoding was utilized to encode the compressed boot data
'862 Claim 45	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding was utilized to encode the compressed boot data
'862 Claim 47	<ul style="list-style-type: none"> wherein the boot data in the compressed form represents a plurality of files
'862 Claim 48	<ul style="list-style-type: none"> a program code associated with an operating system
'862 Claim 52	<ul style="list-style-type: none"> wherein the boot data the compressed form comprises: a plurality of files
'862 Claim 53	<ul style="list-style-type: none"> a program code associated with an operating system of the system and an application program
'862 Claim 59	<ul style="list-style-type: none"> wherein the operating system in the compressed form represents a plurality of files
'862 Claim 60	<ul style="list-style-type: none"> program code associated with the operating system
'862 Claim 64	<ul style="list-style-type: none"> a plurality of files
'862 Claim 65	<ul style="list-style-type: none"> a program code associated with the operating system and an application program
'862 Claim 71	<ul style="list-style-type: none"> wherein the boot data in the compressed form represents a plurality of files
'862 Claim 72	<ul style="list-style-type: none"> a program code associated with the operating system
'862 Claim 76	<ul style="list-style-type: none"> wherein the operating system comprises: a plurality of files
'862 Claim 77	<ul style="list-style-type: none"> a program code associated with the operating system and an application program
'862 Claim 80	<ul style="list-style-type: none"> wherein a form of dictionary encoding was utilized to encode the boot data in the compressed form
'862 Claim 81	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding was utilized to encode the boot data in the compressed form
'862 Claim 83	<ul style="list-style-type: none"> wherein the boot data in the compressed form represents a plurality of files
'862 Claim 84	<ul style="list-style-type: none"> a program code associated with the operating system
'862 Claim 88	<ul style="list-style-type: none"> wherein the operating system comprises: a plurality of files
'862 Claim 89	<ul style="list-style-type: none"> a program code associated with the operating system and application program
'862 Claim 92	<ul style="list-style-type: none"> wherein a form of dictionary encoding was utilized to encode the compressed boot data
'862 Claim 93	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding was utilized to encode the compressed boot data

Claim	Unsupported Claim or Individual Element
'862 Claim 97	<ul style="list-style-type: none"> accessing additional compressed boot data that is not associated with the boot data list wherein the updating comprises: associating the additional compressed boot data with the boot data list
'862 Claim 98	<ul style="list-style-type: none"> wherein the updating comprises: disassociating non accessed boot data from the boot data list
'862 Claim 107	<ul style="list-style-type: none"> storing the updated boot list in a non-volatile memory
'862 Claim 109	<ul style="list-style-type: none"> storing the compressed additional boot data

In addition, all of the asserted patents claim priority to the same provisional application. That provisional patent, however, unequivocally states that Realtime’s proprietary data compression and encryption engine combined with their implementation of dedicated hardware and an ultra-high speed digital signal processor provides Realtime’s alleged benefits and avoids the traditional delays associated with software data compression to provide an alleged improvement over the prior art. *See* Provisional Application at Preface (“In order to achieve this level of performance our proprietary data compression and encryption engine reads one byte of data stored on disk and decodes this information into multiple bytes of information for the computer. By implementing this process in a combination of dedicated hardware and an ultra high speed digital signal processor the translation takes place in ‘real-time.’ Thus, rather than the traditional delays normally associated with software data compression, our hardware approach creates a many-fold performance improvement.”). The limitation of the alleged invention to dedicated hardware is further evidenced by Realtime’s statement that its “technology is designed to be *Scalable* through each successive computer generation; *Adaptable* to serve multiple functions concurrently, increasing performance and enhancing value; *Insertable* to seamlessly integrate into existing marketplaces—modifications to existing standards are not required.” *Id.* Accordingly, the provisional application expressly disclaims software only implementation of the asserted claims and any such implementation within the claims is unsupported by the provisional application.

B. All '608 Asserted Claims Are Invalid Under Sec. 112(1/a)

Each asserted claim of the '608 patent is invalid for failure of the '608 patent's application (application number 09/776,267, filed on February 2, 2001) to support the claim. For each asserted claim of the '608 patent, the application failed to support the claim and individual elements of the claim, as listed below.

Claim	Unsupported Claim or Individual Element
'608 Claim 1	<ul style="list-style-type: none"> initializing a central processing unit of the computer system preloading the boot data into cache memory prior to completion of initialization of the central processing unit of the computer system; and servicing requests for boot data from the computer system using the preloaded data after completion of initialization of the central processing unit of the computer system; and accessing compressed boot data from the cache at a rate that increases the effective access rate of the cache
'608 Claim 4	<ul style="list-style-type: none"> updating the list of boot data
'608 Claim 7	<ul style="list-style-type: none"> for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system; and and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system
'608 Claim 9	<ul style="list-style-type: none"> preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data
'608 Claim 10	<ul style="list-style-type: none"> further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device
'608 Claim 11	<ul style="list-style-type: none"> wherein the decompressing is provided by a data compression engine
'608 Claim 12	<ul style="list-style-type: none"> further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine
'608 Claim 15	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding is utilized to provide the compressed boot data
'608 Claim 16	<ul style="list-style-type: none"> wherein a plurality of encoders are utilized to provide the compressed boot data
'608 Claim 19	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding is utilized to provide the compressed boot data
'608 Claim 20	<ul style="list-style-type: none"> wherein a plurality of encoders are utilized to provide the compressed boot data
'608 Claim 22	<ul style="list-style-type: none"> initializing a central processing unit of the computer system preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit

Claim	Unsupported Claim or Individual Element
	<ul style="list-style-type: none"> servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data; and with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device
'608 Claim 24	<ul style="list-style-type: none"> wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data
'608 Claim 25	<ul style="list-style-type: none"> wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data
'608 Claim 27	<ul style="list-style-type: none"> preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device
'608 Claim 29	<ul style="list-style-type: none"> wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data
'608 Claim 30	<ul style="list-style-type: none"> wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data

C. All '936 Asserted Claims Are Invalid Under Sec. 112(1/a)

Each asserted claim of the '936 patent is invalid for failure of the '936 patent's application (application number 11/551,204, filed on October 19, 2006) to support the claim.⁷ For each asserted claim of the '936 patent, the application failed to support the claim and individual elements of the claim, as listed below.

Claim	Unsupported Claim or Individual Element
'936 Claim 1	<ul style="list-style-type: none"> initializing a central processing unit of said computer system at least a portion of said boot data is compressed by a data compression engine to provide said at least a portion of said boot data in compressed form, and stored in compressed form on a boot device; and utilizing said decompressed at least a portion of said boot data to boot said computer system, wherein said at least a portion of said boot data is decompressed by said data compression engine
'936 Claim 2	<ul style="list-style-type: none"> wherein said decompressed at least a portion of said boot data comprises program code associated with an operating system of said computer system
'936 Claim 3	<ul style="list-style-type: none"> wherein said decompressed at least a portion of said boot data comprises program code associated with an application program of said computer system

⁷ In addition, because the Patents-in-Suit share a common specification, the predecessor application for the '608 patent (09/776,267) also does not support the asserted claims of the '936 patent.

Claim	Unsupported Claim or Individual Element
'936 Claim 4	<ul style="list-style-type: none"> wherein said decompressed at least a portion of said boot data comprises program code associated with an application program and an operating system of said computer system
'936 Claim 6	<ul style="list-style-type: none"> updating the list of boot data
'936 Claim 8	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding is utilized to provide said at least a portion of said boot data in said compressed form
'936 Claim 9	<ul style="list-style-type: none"> wherein a plurality of encoders are utilized to provide said at least a portion of compressed data in compressed form
'936 Claim 11	<ul style="list-style-type: none"> said at least a portion of said boot data in compressed form is preloaded into said memory, and said preloaded at least a portion of boot data in compressed form is decompressed and utilized to boot said computer system a data compression engine for providing said at least a portion of said boot data in compressed form by compressing said at least a portion of said boot data and decompressing said at least a portion of said boot data in compressed form to provide said decompressed at least a portion of boot data
'936 Claim 15	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding is utilized to provide said at least a portion of said boot data in compressed form
'936 Claim 16	<ul style="list-style-type: none"> wherein a plurality of encoders are utilized to provide said at least a portion of said boot data in compressed form

D. All '862 Asserted Claims Are Invalid Under Sec. 112(1/a)

Each asserted claim of the '862 patent is invalid for failure of the '862 patent's application (application number 09/776,267, filed on May 27, 2011) to support the claim.⁸ For each asserted claim of the '862 patent, the application failed to support the claim and individual elements of the claim, as listed below.

Claim	Unsupported Claim or Individual Element
'862 Claim 1	<ul style="list-style-type: none"> loading a portion of boot data in a compressed form that is associated with a portion of a boot data list for booting the computer system into a memory accessing the loaded portion of the boot data in the compressed form from memory decompressing the accessed portion of the boot data in the compressed form at a rate that decreases a boot time of the operating system relative to loading the operating system utilizing boot data in an uncompressed form wherein the decompressed portion of boot data comprises a portion of the operating system
'862 Claim 2	<ul style="list-style-type: none"> associating additional boot data with the boot data list
'862 Claim 5	<ul style="list-style-type: none"> storing boot data in a compressed form that is associated with a portion of a boot data list in a first memory utilizing the decompressed boot data to at least partially boot the computer system wherein the loading, the accessing, and the decompressing occur within a period of time which is less than a time to access the boot data from the first memory if the boot data was stored in the first memory in an uncompressed form

⁸ In addition, because the Patents-in-Suit share a common specification, the predecessor applications for the '608 patent (09/776,267) and U.S. Patent No. 8,112,619 (application no. 11/551,211) also do not support the asserted claims of the '862 patent.

Claim	Unsupported Claim or Individual Element
'862 Claim 6	<ul style="list-style-type: none"> to load a portion of the boot data in the compressed form that is associated with a boot data list used for booting the system into the first memory to access the loaded portion of the boot data in the compressed form to decompress the accessed portion of the boot data in the compressed form at a rate that decreases a boot time of the system relative to booting the system with uncompressed boot data
'862 Claim 8	<ul style="list-style-type: none"> loading the portion of the operating system from the first memory to a second memory, the portion of the operating system being associated with a boot data list storing a portion of the operating system in a compressed form in a first memory utilizing the decompressed portion of the operating system to at least partially boot the computer system wherein the portion of the operating system is accessed and decompressed at a rate that is faster than accessing the loaded portion of the operating system from the first memory if the portion of the operating system was to be stored in the first memory in an uncompressed form
'862 Claim 9	<ul style="list-style-type: none"> compressing an additional portion of the operating system that is not associated with the boot data list utilizing the stored additional portion of the operating system to at least further partially boot the computer system storing the additional portion of the operating system in the first memory
'862 Claim 10	<ul style="list-style-type: none"> storing the updated boot list in a non-volatile memory
'862 Claim 11	<ul style="list-style-type: none"> loading boot data in a compressed form that is associated with a boot data list from a boot device into a memory upon initialization of the computer system decompressing the accessed boot data in compressed form at a rate that decreases a time to load the operating system relative to loading the operating system with the boot data in an uncompressed form
'862 Claim 13	<ul style="list-style-type: none"> loading boot data in a compressed form that is associated with a boot data list from a boot device decompressing the accessed boot data in the compressed form at a rate that decreases a time to load the operating system relative to loading the operating system with the boot data in an uncompressed form
'862 Claim 14	<ul style="list-style-type: none"> accessing boot data for booting the computer system, wherein a portion of the boot data is in a compressed form and is associated with a boot data list servicing a request for the boot data from the computer system to access the loaded compressed boot data and to decompress the accessed compressed boot data at a rate that decreases a boot time of the operating system relative to loading the operating system utilizing the boot data in an uncompressed form
'862 Claim 15	<ul style="list-style-type: none"> wherein the boot data comprises: a program code associated with the operating system
'862 Claim 16	<ul style="list-style-type: none"> wherein the operating system comprises: a plurality of files
'862 Claim 17	<ul style="list-style-type: none"> a program code associated with the operating system and an application program
'862 Claim 19	<ul style="list-style-type: none"> wherein the request for the boot data comprises: a request to access boot data that is not associated with the boot data list associating the accessed boot data that is not associated with the boot data list to the boot data list.
'862 Claim 23	<ul style="list-style-type: none"> wherein the portion of the boot data in the compressed form represents a plurality of files
'862 Claim 24	<ul style="list-style-type: none"> wherein the portion of the boot data in the compressed form comprises: a program code associated with the operating system
'862 Claim 28	<ul style="list-style-type: none"> wherein the operating system comprises: a plurality of files

Claim	Unsupported Claim or Individual Element
'862 Claim 29	<ul style="list-style-type: none"> a program code associated with the operating system and an application program
'862 Claim 31	<ul style="list-style-type: none"> wherein the accessing comprises: accessing the loaded portion of the boot data in the compressed form via direct memory access
'862 Claim 32	<ul style="list-style-type: none"> wherein a form of dictionary encoding was utilized to encode the portion of the boot data in the compressed form
'862 Claim 33	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding was utilized to encode the portion of the boot data in the compressed form
'862 Claim 35	<ul style="list-style-type: none"> wherein the compressed boot data represents a plurality of files
'862 Claim 36	<ul style="list-style-type: none"> a program code associated with an operating system of the computer system
'862 Claim 40	<ul style="list-style-type: none"> wherein the operating system comprises: a plurality of files
'862 Claim 44	<ul style="list-style-type: none"> wherein a form of dictionary encoding was utilized to encode the compressed boot data
'862 Claim 45	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding was utilized to encode the compressed boot data
'862 Claim 47	<ul style="list-style-type: none"> wherein the boot data in the compressed form represents a plurality of files
'862 Claim 48	<ul style="list-style-type: none"> a program code associated with an operating system
'862 Claim 52	<ul style="list-style-type: none"> wherein the boot data the compressed form comprises: a plurality of files
'862 Claim 53	<ul style="list-style-type: none"> a program code associated with an operating system of the system and an application program
'862 Claim 59	<ul style="list-style-type: none"> wherein the operating system in the compressed form represents a plurality of files
'862 Claim 60	<ul style="list-style-type: none"> program code associated with the operating system
'862 Claim 64	<ul style="list-style-type: none"> a plurality of files
'862 Claim 65	<ul style="list-style-type: none"> a program code associated with the operating system and an application program
'862 Claim 71	<ul style="list-style-type: none"> wherein the boot data in the compressed form represents a plurality of files
'862 Claim 72	<ul style="list-style-type: none"> a program code associated with the operating system
'862 Claim 76	<ul style="list-style-type: none"> wherein the operating system comprises: a plurality of files
'862 Claim 77	<ul style="list-style-type: none"> a program code associated with the operating system and an application program
'862 Claim 80	<ul style="list-style-type: none"> wherein a form of dictionary encoding was utilized to encode the boot data in the compressed form
'862 Claim 81	<ul style="list-style-type: none"> wherein Lempel-Ziv encoding was utilized to encode the boot data in the compressed form
'862 Claim 83	<ul style="list-style-type: none"> wherein the boot data in the compressed form represents a plurality of files
'862 Claim 84	<ul style="list-style-type: none"> a program code associated with the operating system
'862 Claim 88	<ul style="list-style-type: none"> wherein the operating system comprises: a plurality of files
'862 Claim 89	<ul style="list-style-type: none"> a program code associated with the operating system and application program

IX. INVALIDITY UNDER 35 U.S.C. § 112(2/b)

Pursuant to Patent Rule 3-3(d), Apple hereby identifies grounds of invalidity “based on indefiniteness” under 35 U.S.C. § 112(2/b) (requiring “claims particularly pointing out and distinctly claiming the” “invention”). Apple reserves the right to supplement or amend these

1 contentions based on Realtime’s representations during the course of the litigation and any claim
2 construction rulings of the Court. The Patent Rules do not require these contentions to include,
3 and Apple does not include, contentions regarding invalidity under the additional “regards as the
4 invention” requirement of Section 112(2/b).

5 Throughout these contentions, an assertion that a claim or claim language was unclear and
6 imprecise means—unless otherwise noted—that the claim, each claim containing that claim
7 language, and each dependent claim therefrom, read by a skilled artisan at the time of the patent
8 application, in light of the application and its Patent Office prosecution history leading to issuance
9 of the patent:

- 11 (a) failed the statute’s particular and distinct claiming mandate;
- 12 (b) failed to inform, with reasonable certainty, those skilled in the art at the time of the
13 patent application of the scope of the claimed invention; and
- 14 (c) failed to clearly distinguish what is claimed from what went before in the art and clearly
15 circumscribe what is foreclosed from future enterprise.

16 An assertion that a claim or claim language was unclear and imprecise does not necessarily
17 mean that the claim or claim language is not now amenable to construction by the court.

18 **A. All ’608 Asserted Claims Are Invalid Under Sec. 112(2/b)**

19 All asserted claims of the ’608 patent are unclear and imprecise on account of its language:
20 “prior to completion of the initialization of the central processing unit” and/or “after completion
21 of initialization of the central processing unit” in claims 1, 7, 9, 22, 27 (as well as those claims that
22 depend from the same). For example, it is unclear and imprecise as to what qualifies or does not
23 qualify as a “completion of the initialization” of a central processing unit.
24
25

1 In addition, claims 1 and 7 of the '608 patent (and those claims that depend from the same)
2 are unclear and imprecise on account of the claim language “a rate that increases the effective
3 access rate of the cache.” For example, this claim language is unclear and imprecise as to a
4 definition of the “effective access rate of the cache,” the degree (if any) to which that rate is
5 increased, and how (e.g., what materials, acts and structures) these claimed results are achieved.
6 In addition, claim 1 is unclear and imprecise on whether this claim language is comparative and,
7 if so, it fails to disclose or provide any guidance regarding the appropriate measure for any such
8 comparison.
9

10 In addition, claims 1, 7, 9, 22, and 27 (and those claims that depend from the same), as well
11 as claims 3 and 8, are unclear and imprecise on account of the claim language “preloading.” For
12 example, this claim language is unclear and imprecise as the distinction between preloading as
13 opposed to loading. It is unclear and imprecise as to whether preloading prior to completion of
14 the initialization of the central processing unit is distinct from loading prior to completion of the
15 initialization of the central processing unit; or whether if no such distinction exists, the claim
16 language “preloading” renders other claim language—namely, “prior to” redundant or
17 superfluous.
18

19 In addition, claims 7 and 27 of the '608 patent (and those claims that depend from the
20 same) are unclear and imprecise on account of the claim language “a non-volatile memory device,
21 for storing logic code associated with the DSP or controller” and “non-volatile memory for storing
22 logic code for use by the processor,” respectively. For example, this claim language uses a generic
23 placeholder (“non-volatile memory device for”) and should be construed as a means-plus-function
24 term, which lacks supporting structure in the specification.
25
26
27

1 In addition, claims 7 and 8 (and those claims that depend from the same) are unclear and
2 imprecise on account of the claim language “instructions executable by the DSP or controller for
3 maintaining a list of boot data used for booting the host system” and “instructions executable by
4 the DSP or controller for maintaining a list of boot data used for booting the host system, for
5 preloading the compressed boot data into the cache memory device prior to completion of
6 initialization of the central processing unit of the host system, and for decompressing the preloaded
7 compressed boot data, at a rate that increases the effective access rate of the cache, to service
8 requests for boot data from the host system after completion of initialization of the central
9 processing unit of the host system,” respectively. For example, this claim language uses a generic
10 placeholder (“instructions executable by the DSP or controller for”) and should be construed as a
11 means-plus-function term, which lacks supporting structure in the specification.
12

13 **B. All '936 Asserted Claims Are Invalid Under Sec. 112(2/b)**

14 All asserted claims of the '936 patent are unclear and imprecise on account of its language
15 “preloading said at least a portion of said boot data in compressed form from said boot device to a
16 memory . . . utilizing said decompressed at least a portion of said boot data to boot said computer
17 system, wherein said at least a portion of said boot data is decompressed by said data compression
18 engine” and “said at least a portion of said boot data in compressed form is preloaded into said
19 memory, and said preloaded at least a portion of boot data in compressed form is decompressed
20 and utilized to boot said computer system,” which appear in independent claims 1 and 11. For
21 example, it is unclear to a person of ordinary skill how large said portion must be to infringe these
22 claims.
23

24
25 In addition, claims 1 and 5 (and those claims that depend from the same), are unclear and
26 imprecise on account of the claim language “preloading.” For example, this claim language is
27

1 unclear and imprecise as the distinction between preloading as opposed to loading. It is unclear
2 and imprecise as to whether preloading prior to completion of the initialization of the central
3 processing unit is distinct from loading prior to completion of the initialization of the central
4 processing unit; or whether if no such distinction exists, the claim language “preloading” renders
5 other claim language—namely, “prior to” redundant or superfluous.

6 **C. All '862 Asserted Claims Are Invalid Under Sec. 112(2/b)**

7 Claim 1 of the '862 patent (and all claims that depend from the same) is unclear and
8 imprecise on account the claim language “a rate that decreases a boot time of the operating system
9 relative to loading the operating system utilizing boot data in an uncompressed form.” In addition,
10 claims 5, 6, 8, 11, 13, and 14 (and all claims that depend from the same) are unclear and imprecise
11 on account of similar claim language and limitation. For example, this claim language was unclear
12 and imprecise on what supposedly occurs faster than what, and how (*e.g.*, what materials, acts and
13 structures) these claimed results are achieved. For example, claim 1 is unclear and imprecise on
14 whether this claim language accounts for the total time period taken to boot the entire computer
15 system, or instead the time to load the portion of the boot data that is compressed.
16

17
18 In addition, claims 1, 6, 14 (and those claims that depend from the same), as well as claims
19 23, 24, 31, 32, and 33, are unclear and imprecise on account of the claim language “portion of boot
20 data” or “portion of the boot data.” For example, it is unclear to a person of ordinary skill how
21 large said portion must be to infringe these claims.

22
23 In addition, claim 1 (and those claims that depend from the same), is unclear and imprecise
24 on account of the claim language “wherein the decompressed portion of boot data comprises a
25 portion of the operating system.” For example, it is unclear and imprecise as to whether the
26
27

1 decompressed portion of the boot data is used to boot the operating system, or whether the
2 decompressed portion of the boot data is a portion of the operating system itself.

3 In addition, claim 6 (and those claims that depend from the same) are unclear and imprecise
4 on account of the claim language “a second memory configured to store boot data in a compressed
5 form for booting the system and a logic code associated with the processor.” For example, this
6 claim language uses a generic placeholder (“a second memory configured to”) and should be
7 construed as a means-plus-function term, which lacks supporting structure in the specification. In
8 addition, claim 6 is unclear and imprecise on account of the claim language “wherein the processor
9 is configured to load a portion of the boot data in the compressed form that is associated with a
10 boot data list used for booting the system into the first memory, to access the loaded portion of the
11 boot data in the compressed form, to decompress the accessed portion of the boot data in the
12 compressed form at a rate that decreases a boot time of the system relative to booting the system
13 with uncompressed boot data, and to update the boot data list.” For example, this claim language
14 uses a generic placeholder (“the processor is configured to”) and should be construed as a means-
15 plus-function term, which lacks supporting structure in the specification.
16
17

18 In addition, claims 5, 8, and 9 (and those claims that depend from the same), are unclear
19 and imprecise on account of the claim language “partially boot the computer system.” For
20 example, it is unclear to a person of ordinary skill when it means to partially boot a computer
21 system, or when or at what point a partial boot is complete.
22

23 **X. ACCOMPANYING DOCUMENT PRODUCTION**

24 Pursuant to Patent Rule 3-4(b), Apple is concurrently producing copies of the identified
25 prior art as APL-REAL_00548259-APL-REAL_00552119. In addition, upon reasonable notice
26 from Realtime, Apple will make available for inspection at the Dallas of Fish & Richardson P.C.
27

1 (or at another agreed upon office of Fish & Richardson, P.C.) source code related to the New
2 World Mac System.

3 Apple's investigation is ongoing. If and when any additional documents required to be
4 disclosed under this rule are discovered, Apple will timely produce them.

5 Dated: November 7, 2016

FISH & RICHARDSON P.C.

7 By: /s/ Michael A. Bittner
8 Michael A. Bittner

9 Attorneys for Defendant
10 APPLE INC.

PROOF OF SERVICE

I am employed in the County of San Mateo. My business address is Fish & Richardson P.C., 500 Arguello Street, Suite 500, Redwood City, California 94063. I am over the age of 18 and not a party to the foregoing action.

I am readily familiar with the business practice at my place of business for collection and processing of correspondence for personal delivery, for mailing with United States Postal Service, for facsimile, and for overnight delivery by Federal Express, Express Mail, or other overnight service.

On November 7, 2016, I caused a copy of the following document(s):

DEFENDANT APPLE INC.'S INVALIDITY CONTENTIONS

to be served on the interested parties in this action by placing a true and correct copy thereof, enclosed in a sealed envelope, and addressed as follows:

David M. Saunders
David.Saunders@fischllp.com
Fisch Sigler LLP
96 North Third Street, Suite 260
San Jose, CA 95112
Telephone: 650.362.8200

Alan M. Fisch
Alan.Fisch@fischllp.com
R. William Sigler
Bill.Sigler@fischllp.com
Jeffrey M. Saltman
Jeffrey.Saltman@fischllp.com
Fisch Sigler LLP
5301 Wisconsin Avenue NW, Fourth Floor
Washington, DC 20015
Telephone: 202.362.3500

ELECTRONIC MAIL: Such document was transmitted by electronic mail to the addressees' email addresses as stated above.

I declare that I am employed in the office of a member of the bar of this Court at whose direction the service was made.

I declare under penalty of perjury that the above is true and correct. Executed on November 7, 2016, at Redwood City, CA.

/s/ Trevor Goodrich
Trevor Goodrich

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

U.S. Patent Nos. 6,434,695 to Esfahani (“Esfahani ’695”) and 6,732,265 to Esfahani (“Esfahani ’265”), alone or in combination, invalidate claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

In addition, the prior art New World Mac operating system disclosed in Esfahani (“New World Mac System”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of the ’608 Patent pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 because the system was on sale or in public use more than one year prior to the filing date of the ’608 patent. Esfahani ’695, Esfahani ’265, and the New World Mac System are collectively referred to herein as “Esfahani.”

Additionally, Apple intends to provide and seek discovery related to this system to obtain copies of relevant materials, including but not limited to, architectural documents, design documents, implementation documents, internal publications, patent applications and business records relating to this product and will supplement these contentions after those materials are discovered or received. Apple also reserves its rights to rely on any additional New World Mac System materials, either individually or collectively, as prior art publications to the ’608 patent.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Esfahani, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p style="padding-left: 40px;">The low-level portion, including hardware-specific code, is stored in a relatively small read-only memory (ROM), while at least part of the intermediate-level portion is stored as a compressed ROM image on a disk or other mass storage device, which may be located remotely from the computer system. Upon power-up or reset of the computer system, the code in the ROM is executed to read the compressed ROM image into random access memory (RAM) of the computer system. The compressed image is then decompressed and executed as part of the boot sequence. Once decompressed, the portion of RAM storing the intermediate-level code is write-protected in the memory map, and the code in boot ROM is deleted from the memory map. Memory space in RAM that is allocated to the intermediate-level code but not used is returned to the operating system for use as part of system RAM.</p> <p>Esfahani ’695 [Abstract]</p> <p style="padding-left: 40px;">A method and apparatus for use in booting a computer system are provided. The method includes loading a compressed image of a first portion of the OS of the computer system into a storage device of the computer system, which may be RAM, for example. The compressed image of the first portion of the OS is then decompressed and executed as part of the boot sequence of the computer system.</p> <p>Esfahani ’695 2:6-12; <i>also</i> Esfahani ’265, 2:10-17.</p> <p><i>See also</i> Esfahani, Figs. 1, 4, 5, 6A, and 6B.</p>	

Esfahani

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Esfahani, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p style="padding-left: 40px;">During start-up, the Boot Info file 40 is loaded into RAM 12, and the compressed mid-level OS 32 is decompressed. Hence, the mid-level OS 32 is essentially a compressed ROM image. The mid-level OS 32 is inserted into the memory map of the computer system as if it were firmware in ROM. That is, the ROM image can be write-protected in the memory map.</p> <p>Esfahani ’695, 5:44-51; <i>also</i> Esfahani ’265, 5:48-54.</p> <p>Referring now to FIG. 5, the low-level OS portion 31 and the Boot Info file 40 are illustrated in greater detail. The low-level portion 31 stored in Boot ROM 11 contains the code needed to start up the computer, initialize and examine the hardware, provide a Device Tree (per Open Firmware) to describe the hardware, provide hardware access services, and transfer control to the OS. In one embodiment, the components of the low-level portion 31 include:</p> <p style="padding-left: 40px;">code for performing Power-On Self Test (POST), including code for performing diagnostics, generating a boot beep and an error beep;</p> <p style="padding-left: 40px;">Open Firmware code;</p> <p style="padding-left: 40px;">hardware-specific Mac OS drivers (“ndrv's”) that are needed at boot time (drivers needed at boot time, e.g., video drivers, network drivers, or disk drivers, are loaded from the Device Tree);</p> <p style="padding-left: 40px;">HardwareInit code (i.e., the lowest-level code for initializing the CPU, RAM, clock, system bus, etc.) without Mac OS-specific code;</p>	

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

code for performing Run-Time Abstraction Services (RTAS). Certain hardware devices differ from machine to machine, but provide similar functions. RTAS provides such functions, including functions for accessing the real-time clock, NVRAM 20, restart, shutdown, and PCI configuration cycles. The I/O primitives for these functions in the ROM Image make use of RTAS.

Esfahani '695, 6:29-54; *also* Esfahani '265, 6:31-57.

The Boot Info file 40 will now be described in greater detail. The Boot Info file 40 may be stored in the System Folder of the start-up volume. Alternatively, the Boot Info file 40 may be provided by a network server using, for example, the Bootstrap Protocol (BootP), which is described in B. Croft et al., Network Working Group Request for Comments (RFC) 951, September 1985. Referring to FIG. 5, the Boot Info file 40 includes Open Firmware-specific Mac OS code 52, referred to as the "Trampoline code"; an Open Firmware header 51, which includes a Forth script that performs operations necessary to the start-up of the OS, including validation tests and transfer of control to the Trampoline code; and a compressed ROM Image 53, which represents the mid-level portion 32 of the OS 30. The purpose of the header 51 is, generally, to specify the locations of the other components of the Boot Info file 40. The purpose of the Trampoline code 53 generally is to handle the transition between the Open Firmware code in the Boot Rom 11 and the ROM Image 52, as will be described in greater detail below.

Esfahani '695, 7:5-24; *also* Esfahani '265, 7:9-28.

The Boot Info file 40 resides on the boot device (e.g., a disk, or on a network) and has a localizable name.

Esfahani '695, 7:66-67; *also* Esfahani '265, 8:3-4.

See also Esfahani, Figs. 1, 4, 5, 6A, and 6B.

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Esfahani, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p style="padding-left: 40px;">Referring now to FIG. 5, the low-level OS portion 31 and the Boot Info file 40 are illustrated in greater detail. The low-level portion 31 stored in Boot ROM 11 contains the code needed to start up the computer, initialize and examine the hardware, provide a Device Tree (per Open Firmware) to describe the hardware, provide hardware access services, and transfer control to the OS. In one embodiment, the components of the low-level portion 31 include:</p> <p style="padding-left: 80px;">code for performing Power-On Self Test (POST), including code for performing diagnostics, generating a boot beep and an error beep;</p> <p style="padding-left: 80px;">Open Firmware code;</p> <p style="padding-left: 80px;">hardware-specific Mac OS drivers (“ndrv's”) that are needed at boot time (drivers needed at boot time, e.g., video drivers, network drivers, or disk drivers, are loaded from the Device Tree);</p> <p style="padding-left: 80px;">HardwareInit code (i.e., the lowest-level code for initializing the CPU, RAM, clock, system bus, etc.) without Mac OS-specific code;</p> <p style="padding-left: 80px;">code for performing Run-Time Abstraction Services (RTAS). Certain hardware devices differ from machine to machine, but provide similar functions. RTAS provides such functions, including functions for accessing the real-time clock, NVRAM 20, restart, shutdown, and PCI configuration cycles. The I/O primitives for these functions in the ROM Image make use of RTAS.</p>	

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

Esfahani '695, 6:29-54; *also* Esfahani '265, 6:31-57.

Overall Boot Process

Referring now to FIGS. 5, 6A and 6B, the overall boot process of the improved OS 30 will now be described. In response to power on or reset at block 601 (FIG. 6A), the POST code executes (preliminary diagnostics, boot beep, initialization) at 602. At 603, the Open Firmware routine initializes and begins execution, including building the expanded Device Tree and the Interrupt Trees. At 604, the Open Firmware locates the Boot Info file 40, based on defaults and NVRAM settings, and loads the Boot Info file 40 into RAM 12. At 605, the Open Firmware executes the Forth script in the Boot Info file 40, which contains information about the rest of the file (offsets, etc.) and instructions to read both the Trampoline code 52 and the compressed ROM Image 53, and places them into a temporary place in RAM 12. At 606, the Open Firmware transfers control to the Trampoline code 52. At 607, the Trampoline code 52 decompresses the ROM Image 53 in RAM 12. In addition, the Trampoline code reallocates any unused memory space in the ROM Image 52; gathers information about the system from Open Firmware; creates data structures based on this information; terminates Open Firmware, and rearranges the contents of memory to an interim location in physical memory space. At 608, the Trampoline code 52 transfers control to the HardwareInit routine of the (now decompressed) ROM Image 53. At 609, the HardwareInit routine copies data structures to their correct places in memory and then calls the kernel of the OS. Next, at 610 the kernel fills in its data structures and then calls the 68K Emulator. At 611, the 68K Emulator initializes itself and then transfers control to the StartInit routine. At 612, the StartInit routine begins execution, initializing data structures and managers, and booting the MacOS (the high-level portion of the OS). Note that blocks 609 through 612, above, are specific to a Mac OS.

Esfahani '695, 9:38-10:6; *also* Esfahani '265, 8:42-9:10.

See also Esfahani, Figs. 1, 4, 5, 6A, and 6B.

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Esfahani, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p style="padding-left: 40px;">In particular embodiments, the first portion of the operating system may include an intermediate-level portion of the operating system, while a second, low-level portion of the operating system containing hardware specific aspects are stored in read-only memory. The process of transferring the first portion from non-volatile storage to volatile storage and decompressing the first portion may be initiated by the low-level portion stored in the read-only memory. Once decompressed, the portion of memory storing the first portion of the operating system may be write-protected, and this read-only memory portion may be mapped out of the address space of RAM used by the operating system.</p> <p>Esfahani 695 2:13-25; <i>also</i> Esfahani ’265, 2:18-29.</p> <p style="padding-left: 40px;">A computer OS using a compressed ROM image in RAM is described. In brief, the low-level portion of an OS of a computer is designed to be separate from the intermediate-level portion of the OS. The low-level portion, which includes hardware-specific code, is stored in a relatively small Boot ROM, while at least part of the intermediate-level portion is stored as a compressed ROM image on a disk or other mass storage device. The mass storage device may be located remotely from the computer system, such as in a file server. Upon power-up or reset of the computer system, the code in the boot ROM is executed to read the compressed ROM image into RAM, i.e., system memory, of the computer system. The compressed image is then decompressed and executed as part of the boot sequence.</p>	

Esfahani

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

Esfahani 695, 2:54-67; *also* Esfahani '265, 2:58-3:4.

Referring now to FIG. 4, in the improved OS, the low-level (hardware-specific) OS code 31 resides in firmware, in order to handle start-up activities of the computer system. This code fits into one, relatively small ROM, referred to as the Boot ROM 11. Thus, Boot ROM 11 includes all of the hardware-specific code and tables needed to start up the computer as well as to boot the OS and provide common hardware access services the OS might require. Note that the Boot ROM code is not specific to the MacOS or to any other OS. All higher-level software resides elsewhere, as will now be described.

Prior to start-up, the mid-level portion 32 of OS 30 (which corresponds to part of the ToolBox ROM of earlier Macintosh computers) resides in compressed form in a file 40, referred to as Boot Info file 40.

Esfahani '695, 5:7-23; *also* Esfahani '265, 5:10-24.

During start-up, the Boot Info file 40 is loaded into RAM 12, and the compressed mid-level OS 32 is decompressed. Hence, the mid-level OS 32 is essentially a compressed ROM image. The mid-level OS 32 is inserted into the memory map of the computer system as if it were firmware in ROM. That is, the ROM image can be write-protected in the memory map.

Esfahani '695, 5:44-51; *also* Esfahani '265, 5:48-54.

Referring now to FIG. 5, the low-level OS portion 31 and the Boot Info file 40 are illustrated in greater detail. The low-level portion 31 stored in Boot ROM 11 contains the code needed to start up the computer, initialize and examine the hardware, provide a Device Tree (per Open Firmware) to describe the hardware, provide hardware access services, and transfer control to the OS. In one embodiment, the components of the low-level portion 31 include:

code for performing Power-On Self Test (POST), including code for performing diagnostics, generating a boot beep and an error beep;

Open Firmware code;

hardware-specific Mac OS drivers (“ndrv's”) that are needed at boot time (drivers needed at boot time, e.g., video drivers,

Esfahani

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 8 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

network drivers, or disk drivers, are loaded from the Device Tree);

HardwareInit code (i.e., the lowest-level code for initializing the CPU, RAM, clock, system bus, etc.) without Mac OS-specific code;

code for performing Run-Time Abstraction Services (RTAS). Certain hardware devices differ from machine to machine, but provide similar functions. RTAS provides such functions, including functions for accessing the real-time clock, NVRAM 20, restart, shutdown, and PCI configuration cycles. The I/O primitives for these functions in the ROM Image make use of RTAS.

Esfahani '695, 6:29-54; *also* Esfahani '265, 6:31-57.

The Boot Info file 40 will now be described in greater detail. The Boot Info file 40 may be stored in the System Folder of the start-up volume. Alternatively, the Boot Info file 40 may be provided by a network server using, for example, the Bootstrap Protocol (BootP), which is described in B. Croft et al., Network Working Group Request for Comments (RFC) 951, September 1985. Referring to FIG. 5, the Boot Info file 40 includes Open Firmware-specific Mac OS code 52, referred to as the “Trampoline code”; an Open Firmware header 51, which includes a Forth script that performs operations necessary to the start-up of the OS, including validation tests and transfer of control to the Trampoline code; and a compressed ROM Image 53, which represents the mid-level portion 32 of the OS 30. The purpose of the header 51 is, generally, to specify the locations of the other components of the Boot Info file 40. The purpose of the Trampoline code 53 generally is to handle the transition between the Open Firmware code in the Boot Rom 11 and the ROM Image 52, as will be described in greater detail below.

Esfahani '695, 7:5-24; *also* Esfahani '265, 7:9:28.

Note that in alternative embodiments of the OS 30, some or all of the above mentioned components of the ROM image 53 may be provided as separate, compressed elements. These separate elements may be embodied in separate Boot Info files or in a single Boot Info file. This approach would allow the OS components that are required for a given machine to be individually selected, decompressed as part of the ROM image, and used as part of the OS 30, while unnecessary components could be ignored.

Esfahani

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 9 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

Esfahani '695, 7:43-51; *also* Esfahani '265, 7:47-55.

The Boot Info file 40 resides on the boot device (e.g., a disk, or on a network) and has a localizable name.

Esfahani '695, 7:66-67; *also* Esfahani '265, 8:3-4.

Overall Boot Process

Referring now to FIGS. 5, 6A and 6B, the overall boot process of the improved OS 30 will now be described. In response to power on or reset at block 601 (FIG. 6A), the POST code executes (preliminary diagnostics, boot beep, initialization) at 602. At 603, the Open Firmware routine initializes and begins execution, including building the expanded Device Tree and the Interrupt Trees. At 604, the Open Firmware locates the Boot Info file 40, based on defaults and NVRAM settings, and loads the Boot Info file 40 into RAM 12. At 605, the Open Firmware executes the Forth script in the Boot Info file 40, which contains information about the rest of the file (offsets, etc.) and instructions to read both the Trampoline code 52 and the compressed ROM Image 53, and places them into a temporary place in RAM 12. At 606, the Open Firmware transfers control to the Trampoline code 52. At 607, the Trampoline code 52 decompresses the ROM Image 53 in RAM 12. In addition, the Trampoline code reallocates any unused memory space in the ROM Image 52; gathers information about the system from Open Firmware; creates data structures based on this information; terminates Open Firmware, and rearranges the contents of memory to an interim location in physical memory space. At 608, the Trampoline code 52 transfers control to the HardwareInit routine of the (now decompressed) ROM Image 53. At 609, the HardwareInit routine copies data structures to their correct places in memory and then calls the kernel of the OS. Next, at 610 the kernel fills in its data structures and then calls the 68K Emulator. At 611, the 68K Emulator initializes itself and then transfers control to the StartInit routine. At 612, the StartInit routine begins execution, initializing data structures and managers, and booting the MacOS (the high-level portion of the OS). Note that blocks 609 through 612, above, are specific to a Mac OS.

Esfahani '695, 9:38-10:6; *also* Esfahani '265, 8:42-9:10.

See also Esfahani, Figs. 1, 4, 5, 6A, and 6B.

Esfahani

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 10 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p style="padding-left: 40px;">The low-level portion, including hardware-specific code, is stored in a relatively small read-only memory (ROM), while at least part of the intermediate-level portion is stored as a compressed ROM image on a disk or other mass storage device, which may be located remotely from the computer system. Upon power-up or reset of the computer system, the code in the ROM is executed to read the compressed ROM image into random access memory (RAM) of the computer system. The compressed image is then decompressed and executed as part of the boot sequence. Once decompressed, the portion of RAM storing the intermediate-level code is write-protected in the memory map, and the code in boot ROM is deleted from the memory map. Memory space in RAM that is allocated to the intermediate-level code but not used is returned to the operating system for use as part of system RAM.</p> <p>Esfahani ’695 [Abstract]</p> <p style="padding-left: 40px;">A method and apparatus for use in booting a computer system are provided. The method includes loading a compressed image of a first portion of the OS of the computer system into a storage device of the</p>	

Esfahani

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

computer system, which may be RAM, for example. The compressed image of the first portion of the OS is then decompressed and executed as part of the boot sequence of the computer system.

Esfahani '695 2:6-12; *also* Esfahani '265, 2:10-17.

In particular embodiments, the first portion of the operating system may include an intermediate-level portion of the operating system, while a second, low-level portion of the operating system containing hardware specific aspects are stored in read-only memory. The process of transferring the first portion from non-volatile storage to volatile storage and decompressing the first portion may be initiated by the low-level portion stored in the read-only memory. Once decompressed, the portion of memory storing the first portion of the operating system may be write-protected, and this read-only memory portion may be mapped out of the address space of RAM used by the operating system.

Esfahani 695 2:13-25; *also* Esfahani '265, 2:18-29.

A computer OS using a compressed ROM image in RAM is described. In brief, the low-level portion of an OS of a computer is designed to be separate from the intermediate-level portion of the OS. The low-level portion, which includes hardware-specific code, is stored in a relatively small Boot ROM, while at least part of the intermediate-level portion is stored as a compressed ROM image on a disk or other mass storage device. The mass storage device may be located remotely from the computer system, such as in a file server. Upon power-up or reset of the computer system, the code in the boot ROM is executed to read the compressed ROM image into RAM, i.e., system memory, of the computer system. The compressed image is then decompressed and executed as part of the boot sequence.

Esfahani 695, 2:54-67; *also* Esfahani '265, 2:58-3:4.

Referring now to FIG. 4, in the improved OS, the low-level (hardware-specific) OS code 31 resides in firmware, in order to handle start-up activities of the computer system. This code fits into one, relatively small ROM, referred to as the Boot ROM 11. Thus, Boot ROM 11 includes all of the hardware-specific code and tables needed to start up the computer as well as to boot the OS and provide common hardware access services the OS might require. Note that the Boot ROM code is not specific to the MacOS or to any other OS. All higher-level software resides elsewhere, as will now be described.

Esfahani

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 12 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

Prior to start-up, the mid-level portion 32 of OS 30 (which corresponds to part of the ToolBox ROM of earlier Macintosh computers) resides in compressed form in a file 40, referred to as Boot Info file 40.

Esfahani '695, 5:7-23; *also* Esfahani '265, 5:10-24.

During start-up, the Boot Info file 40 is loaded into RAM 12, and the compressed mid-level OS 32 is decompressed. Hence, the mid-level OS 32 is essentially a compressed ROM image. The mid-level OS 32 is inserted into the memory map of the computer system as if it were firmware in ROM. That is, the ROM image can be write-protected in the memory map.

Esfahani '695, 5:44-51; *also* Esfahani '265, 5:48-54.

Referring now to FIG. 5, the low-level OS portion 31 and the Boot Info file 40 are illustrated in greater detail. The low-level portion 31 stored in Boot ROM 11 contains the code needed to start up the computer, initialize and examine the hardware, provide a Device Tree (per Open Firmware) to describe the hardware, provide hardware access services, and transfer control to the OS. In one embodiment, the components of the low-level portion 31 include:

- code for performing Power-On Self Test (POST), including code for performing diagnostics, generating a boot beep and an error beep;

- Open Firmware code;

- hardware-specific Mac OS drivers (“ndrv's”) that are needed at boot time (drivers needed at boot time, e.g., video drivers, network drivers, or disk drivers, are loaded from the Device Tree);

- HardwareInit code (i.e., the lowest-level code for initializing the CPU, RAM, clock, system bus, etc.) without Mac OS-specific code;

- code for performing Run-Time Abstraction Services (RTAS). Certain hardware devices differ from machine to machine, but provide similar functions. RTAS provides such functions, including functions for accessing the real-time clock, NVRAM 20, restart, shutdown, and PCI configuration cycles. The I/O

Esfahani

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 13 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

primitives for these functions in the ROM Image make use of RTAS.

Esfahani '695, 6:29-54; *also* Esfahani '265, 6:31-57.

The Boot Info file 40 will now be described in greater detail. The Boot Info file 40 may be stored in the System Folder of the start-up volume. Alternatively, the Boot Info file 40 may be provided by a network server using, for example, the Bootstrap Protocol (BootP), which is described in B. Croft et al., Network Working Group Request for Comments (RFC) 951, September 1985. Referring to FIG. 5, the Boot Info file 40 includes Open Firmware-specific Mac OS code 52, referred to as the "Trampoline code"; an Open Firmware header 51, which includes a Forth script that performs operations necessary to the start-up of the OS, including validation tests and transfer of control to the Trampoline code; and a compressed ROM Image 53, which represents the mid-level portion 32 of the OS 30. The purpose of the header 51 is, generally, to specify the locations of the other components of the Boot Info file 40. The purpose of the Trampoline code 53 generally is to handle the transition between the Open Firmware code in the Boot Rom 11 and the ROM Image 52, as will be described in greater detail below.

Esfahani '695, 7:5-24; *also* Esfahani '265, 7:9:28.

Note that in alternative embodiments of the OS 30, some or all of the above mentioned components of the ROM image 53 may be provided as separate, compressed elements. These separate elements may be embodied in separate Boot Info files or in a single Boot Info file. This approach would allow the OS components that are required for a given machine to be individually selected, decompressed as part of the ROM image, and used as part of the OS 30, while unnecessary components could be ignored.

Esfahani '695, 7:43-51; *also* Esfahani '265, 7:47-55.

The Boot Info file 40 resides on the boot device (e.g., a disk, or on a network) and has a localizable name.

Esfahani '695, 7:66-67; *also* Esfahani '265, 8:3-4.

Overall Boot Process

Referring now to FIGS. 5, 6A and 6B, the overall boot process of the improved OS 30 will now be described. In response to power on or reset

Esfahani

Claim 1.4

"servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache."

Page 14 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

at block 601 (FIG. 6A), the POST code executes (preliminary diagnostics, boot beep, initialization) at 602. At 603, the Open Firmware routine initializes and begins execution, including building the expanded Device Tree and the Interrupt Trees. At 604, the Open Firmware locates the Boot Info file 40, based on defaults and NVRAM settings, and loads the Boot Info file 40 into RAM 12. At 605, the Open Firmware executes the Forth script in the Boot Info file 40, which contains information about the rest of the file (offsets, etc.) and instructions to read both the Trampoline code 52 and the compressed ROM Image 53, and places them into a temporary place in RAM 12. At 606, the Open Firmware transfers control to the Trampoline code 52. At 607, the Trampoline code 52 decompresses the ROM Image 53 in RAM 12. In addition, the Trampoline code reallocates any unused memory space in the ROM Image 52; gathers information about the system from Open Firmware; creates data structures based on this information; terminates Open Firmware, and rearranges the contents of memory to an interim location in physical memory space. At 608, the Trampoline code 52 transfers control to the HardwareInit routine of the (now decompressed) ROM Image 53. At 609, the HardwareInit routine copies data structures to their correct places in memory and then calls the kernel of the OS. Next, at 610 the kernel fills in its data structures and then calls the 68K Emulator. At 611, the 68K Emulator initializes itself and then transfers control to the StartInit routine. At 612, the StartInit routine begins execution, initializing data structures and managers, and booting the MacOS (the high-level portion of the OS). Note that blocks 609 through 612, above, are specific to a Mac OS.

Esfahani '695, 9:38-10:6; *also* Esfahani '265, 8:42-9:10.

See also Esfahani, Figs. 1, 4, 5, 6A, and 6B.

Esfahani

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 15 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Esfahani discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

Refer now to FIG. 2, which illustrates the structure of a traditional Macintosh OS. The OS 22 provides an interface between the hardware 23 of the computer system and the software applications 21. The OS includes the so-called MacOS 22A, which is the high-level portion of the OS 22. In this context, “high-level” refers to the portion of the OS 22 which is least hardware-specific and has the greatest degree of abstraction. Traditionally, this file would reside on disk or other mass storage device and would typically be the last portion of the OS22 to be invoked during the boot process. The (traditional Macintosh) OS22 also includes the so-called ToolBox ROM code 22B. The ToolBox ROM code 22B is firmware that resides in a ROM. The ToolBox ROM code 22B represents the middle- or intermediate-level and low-level portions of the OS22. In this context, “low-level” refers to the portion of the OS which is most hardware-specific and has the smallest degree of abstraction. The middle-level portion has degrees of hardware-dependence and abstraction lower than those of the high-level OS22A and greater than those of the low-level OS.

Esfahani, ’695, 4:1-20; Esfahani ’265, 4:5-25

See also Esfahani Fig. 2

Esfahani

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Esfahani discloses this limitation:

See Claims 1.3, and 1.4 above.

See also

FIG. 1 illustrates a computer system 1 in which the present invention may be implemented. Note that while FIG. 1 illustrates the major components of a computer system, it is not intended to represent any particular architecture or manner of interconnecting the component; such details are not germane to the present invention. The computer system of FIG. 1 may be, for example, an Apple Macintosh computer, such as an Apple iMac computer. As shown, the computer system 1 of FIG. 1 includes a microprocessor 10, a read-only memory (ROM) 11, random access memory (RAM) 12, each connected to a bus system 18. The bus system 18 may include one or more buses connected to each other through various bridges, controllers and/or adapters, such as are well-known in the art. For example, the bus system may include a “system bus” that is connected through an adapter to one or more expansion buses, such as a Peripheral Component Interconnect (PCI) bus, or the like. Also coupled to the bus system 18 are a mass storage device 13, a display device 14, a keyboard 15, a pointing device 16, a communication device 17, and non-volatile RAM (NVRAM) 20. A cache memory 19 is coupled to the microprocessor 10.

Esfahani, ’695, 3:1-22; Esfahani ’265, 3:4-26

Operation of the Trampoline code is described now in further detail with reference to FIGS. 7A through 7D. At 701, the debugging level for subsequent messages, if any, is determined. More specifically, a node in the Device Tree is checked for a specific property, and if the property exists, then its value is used to determine the debugging level. At 702, it

Esfahani

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

is determined whether to create the read/write Debug ROM Image aperture (a specific level of debugging will cause the Debug ROM Image aperture to be created), and at 703 the presence of the appropriate copyright notice in the Boot ROM 11 is verified. At 704, the memory controller and the main memory node are located. At 705, the Trampoline code allocates RAM for the RTAS and instantiates the RTAS. At 706, an appropriate amount of RAM (e.g., 768K in one embodiment) is allocated for a Work Area that will contain the Device Tree and various other data structures. At this point, in certain embodiments, information on the hardware configuration of the system (e.g., processor, memory devices, etc.) may be gathered from the Device Tree and saved in one or more records. At 707, space is allocated in RAM for the ROM Image 53, and the ROM Image 53 is then decompressed from the Boot Info file into the allocated space.

Esfahani, '695, 9:53-10:8; Esfahani '265, 9:57-10:11

At 712, the interrupt controller(s) are initialized, and at 713 the memory map is built. At 714, the ROM Image checksum is verified, and at 715, the physical addresses of the data structures in the Work Area are determined in preparation for moving these data structured to their proper locations. At 716, the Trampoline code causes Open Firmware to quiesce, while allowing Open Firmware to shut down any active hardware that might be performing DMA or interrupts. At 717, the Trampoline code switches from virtual to real mode, moves the ROM Image to its permanent location in RAM, and moves the contents of the Work Area to interim locations. At 718, control is transferred to the HardwareInit routine of the ROM Image. At 719, the Work Area data structures are moved to the their permanent locations, and at 720, control is transferred from the HardwareInit code to the kernel.

Esfahani, '695, 10:21-35; Esfahani '265, 10:25-40

See also Esfahani Fig. 1

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p><i>See also</i></p> <p style="padding-left: 40px;">Referring now to FIG. 4, in the improved OS, the low-level (hardware-specific) OS code 31 resides in firmware, in order to handle start-up activities of the computer system. This code fits into one, relatively small ROM, referred to as the Boot ROM 11. Thus, Boot ROM 11 includes all of the hardware-specific code and tables needed to start up the computer as well as to boot the OS and provide common hardware access services the OS might require. Note that the Boot ROM code is not specific to the MacOS or to any other OS. All higher-level software resides elsewhere, as will now be described.</p> <p style="padding-left: 40px;">Prior to start-up, the mid-level portion 32 of OS 30 (which corresponds to part of the ToolBox ROM of earlier Macintosh computers) resides in compressed form in a file 40, referred to as Boot Info file 40.</p> <p>Esfahani ’695, 5:7-23; <i>also</i> Esfahani ’265, 5:10-24.</p> <p style="padding-left: 40px;">During start-up, the Boot Info file 40 is loaded into RAM 12, and the compressed mid-level OS 32 is decompressed. Hence, the mid-level OS 32 is essentially a compressed ROM image. The mid-level OS 32 is inserted into the memory map of the computer system as if it were firmware in ROM. That is, the ROM image can be write-protected in the memory map.</p> <p>Esfahani ’695, 5:44-51; <i>also</i> Esfahani ’265, 5:48-54.</p> <p style="padding-left: 40px;">Referring now to FIG. 5, the low-level OS portion 31 and the Boot Info file 40 are illustrated in greater detail. The low-level portion 31 stored in Boot ROM 11 contains the code needed to start up the computer, initialize and examine the hardware, provide a Device Tree (per Open</p>	

Esfahani

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 19 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

Firmware) to describe the hardware, provide hardware access services, and transfer control to the OS. In one embodiment, the components of the low-level portion 31 include:

code for performing Power-On Self Test (POST), including code for performing diagnostics, generating a boot beep and an error beep;

Open Firmware code;

hardware-specific Mac OS drivers (“ndrv's”) that are needed at boot time (drivers needed at boot time, e.g., video drivers, network drivers, or disk drivers, are loaded from the Device Tree);

HardwareInit code (i.e., the lowest-level code for initializing the CPU, RAM, clock, system bus, etc.) without Mac OS-specific code;

code for performing Run-Time Abstraction Services (RTAS). Certain hardware devices differ from machine to machine, but provide similar functions. RTAS provides such functions, including functions for accessing the real-time clock, NVRAM 20, restart, shutdown, and PCI configuration cycles. The I/O primitives for these functions in the ROM Image make use of RTAS.

Esfahani '695, 6:29-54; *also* Esfahani '265, 6:31-57.

The Boot Info file 40 will now be described in greater detail. The Boot Info file 40 may be stored in the System Folder of the start-up volume. Alternatively, the Boot Info file 40 may be provided by a network server using, for example, the Bootstrap Protocol (BootP), which is described in B. Croft et al., Network Working Group Request for Comments (RFC) 951, September 1985. Referring to FIG. 5, the Boot Info file 40 includes Open Firmware-specific Mac OS code 52, referred to as the “Trampoline code”; an Open Firmware header 51, which includes a Forth script that performs operations necessary to the start-up of the OS, including validation tests and transfer of control to the Trampoline code; and a compressed ROM Image 53, which represents the mid-level portion 32 of the OS 30. The purpose of the header 51 is, generally, to specify the locations of the other components of the Boot Info file 40. The purpose of the Trampoline code 53 generally is to handle the transition between the Open Firmware code in the Boot Rom 11 and the ROM Image 52, as will be described in greater detail below.

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

Esfahani '695, 7:5-24; *also* Esfahani '265, 7:9:28.

Note that in alternative embodiments of the OS 30, some or all of the above mentioned components of the ROM image 53 may be provided as separate, compressed elements. These separate elements may be embodied in separate Boot Info files or in a single Boot Info file. This approach would allow the OS components that are required for a given machine to be individually selected, decompressed as part of the ROM image, and used as part of the OS 30, while unnecessary components could be ignored.

Esfahani '695, 7:43-51; *also* Esfahani '265, 7:47-55.

The Boot Info file 40 resides on the boot device (e.g., a disk, or on a network) and has a localizable name.

Esfahani '695, 7:66-67; *also* Esfahani '265, 8:3-4.

See also Esfahani, Figs. 1, 4, 5, 6A, and 6B.

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Esfahani

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 23 of 66

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Esfahani, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Esfahani

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>7.1 a digital signal processor (DSP) or controller;</p>	<p>Esfahani, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">FIG. 1 illustrates a computer system 1 in which the present invention may be implemented. Note that while FIG. 1 illustrates the major components of a computer system, it is not intended to represent any particular architecture or manner of interconnecting the component; such details are not germane to the present invention. The computer system of FIG. 1 may be, for example, an Apple Macintosh computer, such as an Apple iMac computer. As shown, the computer system 1 of FIG. 1 includes a microprocessor 10, a read-only memory (ROM) 11, random access memory (RAM) 12, each connected to a bus system 18. The bus system 18 may include one or more buses connected to each other through various bridges, controllers and/or adapters, such as are well-known in the art. For example, the bus system may include a “system bus” that is connected through an adapter to one or more expansion buses, such as a Peripheral Component Interconnect (PCI) bus, or the like. Also coupled to the bus system 18 are a mass storage device 13, a display device 14, a keyboard 15, a pointing device 16, a communication device 17, and non-volatile RAM (NVRAM) 20. A cache memory 19 is coupled to the microprocessor 10.</p> <p>Esfahani, ’695, 3:1-22; Esfahani ’265, 3:4-26</p> <p style="padding-left: 40px;">Operation of the Trampoline code is described now in further detail with reference to FIGS. 7A through 7D. At 701, the debugging level for subsequent messages, if any, is determined. More specifically, a node in the Device Tree is checked for a specific property, and if the property exists, then its value is used to determine the debugging level. At 702, it is determined whether to create the read/write Debug ROM Image aperture (a specific level of debugging will cause the Debug ROM</p>	

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

Image aperture to be created), and at 703 the presence of the appropriate copyright notice in the Boot ROM 11 is verified. At 704, the memory controller and the main memory node are located. At 705, the Trampoline code allocates RAM for the RTAS and instantiates the RTAS. At 706, an appropriate amount of RAM (e.g., 768K in one embodiment) is allocated for a Work Area that will contain the Device Tree and various other data structures. At this point, in certain embodiments, information on the hardware configuration of the system (e.g., processor, memory devices, etc.) may be gathered from the Device Tree and saved in one or more records. At 707, space is allocated in RAM for the ROM Image 53, and the ROM Image 53 is then decompressed from the Boot Info file into the allocated space.

Esfahani, '695, 9:53-10:8; Esfahani '265, 9:57-10:11

At 712, the interrupt controller(s) are initialized, and at 713 the memory map is built. At 714, the ROM Image checksum is verified, and at 715, the physical addresses of the data structures in the Work Area are determined in preparation for moving these data structured to their proper locations. At 716, the Trampoline code causes Open Firmware to quiesce, while allowing Open Firmware to shut down any active hardware that might be performing DMA or interrupts. At 717, the Trampoline code switches from virtual to real mode, moves the ROM Image to its permanent location in RAM, and moves the contents of the Work Area to interim locations. At 718, control is transferred to the HardwareInit routine of the ROM Image. At 719, the Work Area data structures are moved to the their permanent locations, and at 720, control is transferred from the HardwareInit code to the kernel.

Esfahani, '695, 10:21-35; Esfahani '265, 10:25-40

See also Esfahani Fig. 1

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

7.2 a cache memory device; and;	Esfahani, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Esfahani, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Esfahani

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 28 of 66

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Esfahani, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Esfahani, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Esfahani

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 30 of 66

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Esfahani discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

Refer now to FIG. 2, which illustrates the structure of a traditional Macintosh OS. The OS 22 provides an interface between the hardware 23 of the computer system and the software applications 21. The OS includes the so-called MacOS 22A, which is the high-level portion of the OS 22. In this context, “high-level” refers to the portion of the OS 22 which is least hardware-specific and has the greatest degree of abstraction. Traditionally, this file would reside on disk or other mass storage device and would typically be the last portion of the OS22 to be invoked during the boot process. The (traditional Macintosh) OS22 also includes the so-called ToolBox ROM code 22B. The ToolBox ROM code 22B is firmware that resides in a ROM. The ToolBox ROM code 22B represents the middle- or intermediate-level and low-level portions of the OS22. In this context, “low-level” refers to the portion of the OS which is most hardware-specific and has the smallest degree of

Esfahani

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

abstraction. The middle-level portion has degrees of hardware-dependence and abstraction lower than those of the high-level OS22A and greater than those of the low-level OS.

Esfahani, '695, 4:1-20; Esfahani '265, 4:5-25

See also Esfahani Fig. 2

Esfahani

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 32 of 66

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

9.1 maintaining a list of application data associated with an application program;	Esfahani, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Esfahani, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Esfahani discloses this limitation:

See Claims 1.3, 2, and 8 above.

Esfahani

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 34 of 66

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">Refer now to FIG. 2, which illustrates the structure of a traditional Macintosh OS. The OS 22 provides an interface between the hardware 23 of the computer system and the software applications 21. The OS includes the so-called MacOS 22A, which is the high-level portion of the OS 22. In this context, “high-level” refers to the portion of the OS 22 which is least hardware-specific and has the greatest degree of abstraction. Traditionally, this file would reside on disk or other mass storage device and would typically be the last portion of the OS22 to be invoked during the boot process. The (traditional Macintosh) OS22 also includes the so-called ToolBox ROM code 22B. The ToolBox ROM code 22B is firmware that resides in a ROM. The ToolBox ROM code 22B represents the middle- or intermediate-level and low-level portions of the OS22. In this context, “low-level” refers to the portion of the OS which is most hardware-specific and has the smallest degree of abstraction. The middle-level portion has degrees of hardware-</p>	

Esfahani

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

dependence and abstraction lower than those of the high-level OS22A
and greater than those of the low-level OS.

Esfahani, '695, 4:1-20; Esfahani '265, 4:5-25

See also Esfahani Fig. 2

Esfahani

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 36 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Esfahani discloses this limitation:

A computer OS using a compressed ROM image in RAM is described. In brief, the low-level portion of an OS of a computer is designed to be separate from the intermediate-level portion of the OS. The low-level portion, which includes hardware-specific code, is stored in a relatively small Boot ROM, while at least part of the intermediate-level portion is stored as a compressed ROM image on a disk or other mass storage device. The mass storage device may be located remotely from the computer system, such as in a file server. Upon power-up or reset of the computer system, the code in the boot ROM is executed to read the compressed ROM image into RAM, i.e., system memory, of the computer system. The compressed image is then decompressed and executed as part of the boot sequence.

Esfahani 695, 2:54-67; *also* Esfahani ’265, 2:58-3:4.

Referring now to FIG. 4, in the improved OS, the low-level (hardware-specific) OS code 31 resides in firmware, in order to handle start-up activities of the computer system. This code fits into one, relatively small ROM, referred to as the Boot ROM 11. Thus, Boot ROM 11 includes all of the hardware-specific code and tables needed to start up the computer as well as to boot the OS and provide common hardware access services the OS might require. Note that the Boot ROM code is not specific to the MacOS or to any other OS. All higher-level software resides elsewhere, as will now be described.

Esfahani

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 37 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

Prior to start-up, the mid-level portion 32 of OS 30 (which corresponds to part of the ToolBox ROM of earlier Macintosh computers) resides in compressed form in a file 40, referred to as Boot Info file 40.

Esfahani '695, 5:7-23; *also* Esfahani '265, 5:10-24.

During start-up, the Boot Info file 40 is loaded into RAM 12, and the compressed mid-level OS 32 is decompressed. Hence, the mid-level OS 32 is essentially a compressed ROM image. The mid-level OS 32 is inserted into the memory map of the computer system as if it were firmware in ROM. That is, the ROM image can be write-protected in the memory map.

Esfahani '695, 5:44-51; *also* Esfahani '265, 5:48-54.

Referring now to FIG. 5, the low-level OS portion 31 and the Boot Info file 40 are illustrated in greater detail. The low-level portion 31 stored in Boot ROM 11 contains the code needed to start up the computer, initialize and examine the hardware, provide a Device Tree (per Open Firmware) to describe the hardware, provide hardware access services, and transfer control to the OS. In one embodiment, the components of the low-level portion 31 include:

- code for performing Power-On Self Test (POST), including code for performing diagnostics, generating a boot beep and an error beep;

- Open Firmware code;

- hardware-specific Mac OS drivers (“ndrv's”) that are needed at boot time (drivers needed at boot time, e.g., video drivers, network drivers, or disk drivers, are loaded from the Device Tree);

- HardwareInit code (i.e., the lowest-level code for initializing the CPU, RAM, clock, system bus, etc.) without Mac OS-specific code;

- code for performing Run-Time Abstraction Services (RTAS). Certain hardware devices differ from machine to machine, but provide similar functions. RTAS provides such functions, including functions for accessing the real-time clock, NVRAM 20, restart, shutdown, and PCI configuration cycles. The I/O primitives for these functions in the ROM Image make use of RTAS.

Esfahani

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 38 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

Esfahani '695, 6:29-54; *also* Esfahani '265, 6:31-57.

The Boot Info file 40 will now be described in greater detail. The Boot Info file 40 may be stored in the System Folder of the start-up volume. Alternatively, the Boot Info file 40 may be provided by a network server using, for example, the Bootstrap Protocol (BootP), which is described in B. Croft et al., Network Working Group Request for Comments (RFC) 951, September 1985. Referring to FIG. 5, the Boot Info file 40 includes Open Firmware-specific Mac OS code 52, referred to as the “Trampoline code”; an Open Firmware header 51, which includes a Forth script that performs operations necessary to the start-up of the OS, including validation tests and transfer of control to the Trampoline code; and a compressed ROM Image 53, which represents the mid-level portion 32 of the OS 30. The purpose of the header 51 is, generally, to specify the locations of the other components of the Boot Info file 40. The purpose of the Trampoline code 53 generally is to handle the transition between the Open Firmware code in the Boot Rom 11 and the ROM Image 52, as will be described in greater detail below.

Esfahani '695, 7:5-24; *also* Esfahani '265, 7:9:28.

Note that in alternative embodiments of the OS 30, some or all of the above mentioned components of the ROM image 53 may be provided as separate, compressed elements. These separate elements may be embodied in separate Boot Info files or in a single Boot Info file. This approach would allow the OS components that are required for a given machine to be individually selected, decompressed as part of the ROM image, and used as part of the OS 30, while unnecessary components could be ignored.

Esfahani '695, 7:43-51; *also* Esfahani '265, 7:47-55.

The Boot Info file 40 resides on the boot device (e.g., a disk, or on a network) and has a localizable name.

Esfahani '695, 7:66-67; *also* Esfahani '265, 8:3-4.

See also Esfahani, Figs. 1, 4, 5, 6A, and 6B.

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Esfahani discloses this limitation:

The low-level portion, including hardware-specific code, is stored in a relatively small read-only memory (ROM), while at least part of the intermediate-level portion is stored as a compressed ROM image on a disk or other mass storage device, which may be located remotely from the computer system. Upon power-up or reset of the computer system, the code in the ROM is executed to read the compressed ROM image into random access memory (RAM) of the computer system. The compressed image is then decompressed and executed as part of the boot sequence. Once decompressed, the portion of RAM storing the intermediate-level code is write-protected in the memory map, and the code in boot ROM is deleted from the memory map. Memory space in RAM that is allocated to the intermediate-level code but not used is returned to the operating system for use as part of system RAM.

Esfahani ’695 [Abstract]

A method and apparatus for use in booting a computer system are provided. The method includes loading a compressed image of a first portion of the OS of the computer system into a storage device of the computer system, which may be RAM, for example. The compressed image of the first portion of the OS is then decompressed and executed as part of the boot sequence of the computer system.

Esfahani ’695 2:6-12; *also* Esfahani ’265, 2:10-17.

In particular embodiments, the first portion of the operating system may include an intermediate-level portion of the operating system, while a second, low-level portion of the operating system containing hardware specific aspects are stored in read-only memory. The process of transferring the first portion from non-volatile storage to volatile storage and decompressing the first portion may be initiated by the low-level portion stored in the read-only memory. Once decompressed, the

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

portion of memory storing the first portion of the operating system may be write-protected, and this read-only memory portion may be mapped out of the address space of RAM used by the operating system.

Esfahani 695 2:13-25; *also* Esfahani '265, 2:18-29.

A computer OS using a compressed ROM image in RAM is described. In brief, the low-level portion of an OS of a computer is designed to be separate from the intermediate-level portion of the OS. The low-level portion, which includes hardware-specific code, is stored in a relatively small Boot ROM, while at least part of the intermediate-level portion is stored as a compressed ROM image on a disk or other mass storage device. The mass storage device may be located remotely from the computer system, such as in a file server. Upon power-up or reset of the computer system, the code in the boot ROM is executed to read the compressed ROM image into RAM, i.e., system memory, of the computer system. The compressed image is then decompressed and executed as part of the boot sequence.

Esfahani 695, 2:54-67; *also* Esfahani '265, 2:58-3:4.

Note that in alternative embodiments of the OS 30, some or all of the above mentioned components of the ROM image 53 may be provided as separate, compressed elements. These separate elements may be embodied in separate Boot Info files or in a single Boot Info file. This approach would allow the OS components that are required for a given machine to be individually selected, decompressed as part of the ROM image, and used as part of the OS 30, while unnecessary components could be ignored.

Esfahani '695, 7:43-51; *also* Esfahani '265, 7:47-55.

Overall Boot Process

Referring now to FIGS. 5, 6A and 6B, the overall boot process of the improved OS 30 will now be described. In response to power on or reset at block 601 (FIG. 6A), the POST code executes (preliminary diagnostics, boot beep, initialization) at 602. At 603, the Open Firmware routine initializes and begins execution, including building the expanded Device Tree and the Interrupt Trees. At 604, the Open Firmware locates the Boot Info file 40, based on defaults and NVRAM settings, and loads the Boot Info file 40 into RAM 12. At 605, the Open Firmware executes the Forth script in the Boot Info file 40, which contains information about the rest of the file (offsets, etc.) and instructions to read both the Trampoline code 52 and the compressed

Esfahani

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 41 of 66

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

ROM Image 53, and places them into a temporary place in RAM 12. At 606, the Open Firmware transfers control to the Trampoline code 52. At 607, the Trampoline code 52 decompresses the ROM Image 53 in RAM 12. In addition, the Trampoline code reallocates any unused memory space in the ROM Image 52; gathers information about the system from Open Firmware; creates data structures based on this information; terminates Open Firmware, and rearranges the contents of memory to an interim location in physical memory space. At 608, the Trampoline code 52 transfers control to the HardwareInit routine of the (now decompressed) ROM Image 53. At 609, the HardwareInit routine copies data structures to their correct places in memory and then calls the kernel of the OS. Next, at 610 the kernel fills in its data structures and then calls the 68K Emulator. At 611, the 68K Emulator initializes itself and then transfers control to the StartInit routine. At 612, the StartInit routine begins execution, initializing data structures and managers, and booting the MacOS (the high-level portion of the OS). Note that blocks 609 through 612, above, are specific to a Mac OS.

Esfahani '695, 9:38-10:6; *also* Esfahani '265, 8:42-9:10.

See also Esfahani, Figs. 1, 4, 5, 6A, and 6B.

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Esfahani

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 43 of 66

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Esfahani discloses this limitation:

See Claims 1.3 and 1.4 above.

In particular embodiments, the first portion of the operating system may include an intermediate-level portion of the operating system, while a second, low-level portion of the operating system containing hardware specific aspects are stored in read-only memory. The process of transferring the first portion from non-volatile storage to volatile storage and decompressing the first portion may be initiated by the low-level portion stored in the read-only memory. Once decompressed, the portion of memory storing the first portion of the operating system may be write-protected, and this read-only memory portion may be mapped out of the address space of RAM used by the operating system.

Esfahani, '695, 2:14-25; Esfahani '265, 2:17-29

FIG. 1 illustrates a computer system 1 in which the present invention may be implemented. Note that while FIG. 1 illustrates the major components of a computer system, it is not intended to represent any particular architecture or manner of interconnecting the component; such details are not germane to the present invention. The computer system of FIG. 1 may be, for example, an Apple Macintosh computer, such as an Apple iMac computer. As shown, the computer system 1 of FIG. 1 includes a microprocessor 10, a read-only memory (ROM) 11, random access memory (RAM) 12, each connected to a bus system 18. The bus system 18 may include one or more buses connected to each other through various bridges, controllers and/or adapters, such as are well-known in the art. For example, the bus system may include a “system bus” that is connected through an adapter to one or more expansion buses, such as a Peripheral Component Interconnect (PCI) bus, or the like. Also coupled to the bus system 18 are a mass storage device 13, a display device 14, a keyboard 15, a pointing device 16, a

Appendix A1

Invalidity of U.S. Patent 7,181,608 based on Esfahani

communication device 17, and non-volatile RAM (NVRAM) 20. A cache memory 19 is coupled to the microprocessor 10.

Esfahani, '695, 3:1-22; Esfahani '265, 3:4-26

The Boot Info file 40 resides on the boot device (e.g., a disk, or on a network) and has a localizable name. Identification information that leads to the file's path may be stored in NVRAM 20 or another suitable location, and the search algorithm for a usable Boot Info file parallels the search mechanism across SCSI, ATA, etc., used in the earlier Macintosh OS's StartSearch routine. By default, the Boot Info file 40 is located by using the current, active System folder's dirID (directory ID) in the boot block of each partition of the Hierarchical File System (HFS) and then searching for a file with a predetermined file type. Searching by file type is done to allow localization of the file.

Esfahani, '695, 7:66-8:10; Esfahani '265, 8:3-14

See also Esfahani Fig. 1

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Esfahani, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">The ROM Image 53 of the improved OS 30 is similar to the ToolBox ROM code of the earlier Macintosh OS, in that it has a similar layout and contains many of the same components. The image may be compressed using a known compression algorithm, such as LZSS, for example. The ROM Image 53 may also be encoded, if desired.</p> <p>Esfahani, ’695, 8:32-37; Esfahani ’265, 8:36-41</p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">The ROM Image 53 of the improved OS 30 is similar to the ToolBox ROM code of the earlier Macintosh OS, in that it has a similar layout and contains many of the same components. The image may be compressed using a known compression algorithm, such as LZSS, for example. The ROM Image 53 may also be encoded, if desired.</p> <p>Esfahani, ’695, 8:32-37; Esfahani ’265, 8:36-41</p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Esfahani, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

22.1 maintaining a list of boot data used for booting a computer system;.	Esfahani, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

22.2 initializing a central processing unit of the computer system;	Esfahani, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Esfahani, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Esfahani, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Esfahani

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 53 of 66

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Esfahani, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

27.1 a boot device..	Esfahani, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

27.2 a processor..	Esfahani, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

27.3 cache memory; and.	Esfahani, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

27.4 non-volatile memory for storing logic code for use by the processor,..	Esfahani, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Esfahani, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Esfahani, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Esfahani, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Esfahani, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above</i></p>	

Esfahani

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 64 of 66

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A1
Invalidity of U.S. Patent 7,181,608 based on Esfahani

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Esfahani, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Esfahani discloses this limitation:</p> <p><i>See Claims 16 and 27 above</i></p>	

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

U.S. Patent Nos. 5,619,698 to Lillich (“Lillich ’698”) and 5,790,856 to Lillich (“Lillich ’856”), alone or in combination, invalidate claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

In addition, the prior art 68k operating system disclosed in Lillich (see Lillich ’856, 1:20-5:55, and Lillich ’698, 1:10-5:30) (“68k System”) claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of the ’608 Patent pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 because the system was on sale or in public use more than one year prior to the filing date of the ’608 patent. Lillich ’698, Lillich ’856, and the 68k System are collectively referred to herein as “Lillich.”

Additionally, Apple intends to provide and seek discovery related to this system to obtain copies of relevant materials, including but not limited to, architectural documents, design documents, implementation documents, internal publications, patent applications and business records relating to this product and will supplement these contentions after those materials are discovered or received. Apple also reserves its rights to rely on any additional 68k System materials, either individually or collectively, as prior art publications to the ’608 patent.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A2


Invalidity of U.S. Patent 7,181,608 based on Lillich

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:

Lillich, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this claim limitation:



Lillich, Fig. 2

“With reference to FIG. 2, the well known 68K patching paradigm 100 will be described. By way of background, the 68K patching paradigm 100 is implemented by versions of the Macintosh® Operating system designed for the Motorola 68K series of microprocessors. Which operating system is hereinafter referred to as the “68K operating system.” The paradigm 100 is implemented on a computer system such as computer system 50 of FIG. 1, wherein a CPU 52 includes one of the Motorola 68K series microprocessors or microcontrollers as well as

Lillich

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

other components necessary to properly interface with and control other devices coupled with the CPU 52.”

Lillich '856, 1:40-51; also Lillich '698, 2:1-12.




Fig. 1

Lillich, Fig. 1.

“By way of example, a representative computer system 50 is illustrated schematically in FIG. 1.”

Lillich '856, 8:44-46; also Lillich '698, 9:39-41.

“As will be appreciated by those skilled in the art. CPU 52 includes a microprocessor and any additional circuitry and/ or device drivers necessary to control the computer system. For instance, the CPU 52 may include a keyboard controller which provides an interface between the microprocessor and the keyboard 62. ROM 64 is typically persistent memory accessible by the CPU 52 which contains the operating system instructions either in an executable format or in a compressed format which is expanded when the computer system 50 boots. RAM 56 is typically transient memory and is used as “scratch pad” memory by the operating system and/or any applications implemented on the computer system 50. For example, if a portion of the operating system present in ROM 64 is in compressed format, it may be expanded and stored into RAM 56.”

Lillich '856, 8:53-67; also Lillich '698, 9:49-63.

Lillich

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 59

Appendix A2


Invalidity of U.S. Patent 7,181,608 based on Lillich

1.1 maintaining a list of boot data used for booting a computer system;

Lillich, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this claim limitation:



Lillich, Fig. 2

“With reference to FIG. 2, the well known 68K patching paradigm 100 will be described. By way of background, the 68K patching paradigm 100 is implemented by versions of the Macintosh® Operating system designed for the Motorola 68K series of microprocessors. Which operating system is hereinafter referred to as the “68K operating system.” The paradigm 100 is implemented on a computer system such as computer system 50 of FIG. 1, wherein a CPU 52 includes one of the Motorola 68K series microprocessors or microcontrollers as well as

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

other components necessary to properly interface with and control other devices coupled with the CPU 52.”

Lillich '856, 1:40-51; *also* Lillich '698, 2:1-12.

“The system routines for the 68K operating system reside mainly in ROM. However, to provide flexibility for any subsequent development, application code written for execution within the 68K operating system must be kept free of any specific ROM addresses. For this reason, all calls to system routines are passed indirectly through a trap table resident in RAM.

Lillich '856, 1:52-58, *also* Lillich '698, 2:14:20.

“While the operating system routines reside mainly in ROM 120 (in their original state) information regarding the locations of the operating system routines is encoded in compressed form within ROM 120. Upon system start up, this information is decompressed and the trap table 110 is formed in RAM 130.”

Lillich '856, 1:66-2:4, *also* Lillich, 2:28-33.

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

1.2 initializing a central processing unit of the computer system;	Lillich, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this claim limitation:




Fig. 1

Lillich, Fig. 1.

“By way of example, a representative computer system 50 is illustrated schematically in FIG. 1.”

Lillich '856, 8:44-46; *also* Lillich '698, 9:39-41.

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich




Fig. 3
(Prior Art)

Lillich '698, Fig 3.

“Next, in reference to FIG. 3, one method for installing patches in the 68K operating system will be described. In an initial step 200, the computer boot process is started. Then, in a step 202, the ROM boot is performed. In ROM boot step 202, initialization procedures such as expanding the trap table from ROM into RAM are performed. Next, in a step 204, the disk operating system boot is performed. At this point any system patches are also installed.”

Lillich '698, 3:52-59.

Lillich

“initializing a central processing unit of the computer system;”

Claim 1.2

Page 7 of 59

Appendix A2


Invalidity of U.S. Patent 7,181,608 based on Lillich

1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and

Lillich, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this claim limitation:



Lillich, Fig. 2

“With reference to FIG. 2, the well known 68K patching paradigm 100 will be described. By way of background, the 68K patching paradigm 100 is implemented by versions of the Macintosh® Operating system designed for the Motorola 68K series of microprocessors. Which

Lillich

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

operating system is hereinafter referred to as the “68K operating system.” The paradigm 100 is implemented on a computer system such as computer system 50 of FIG. 1. wherein a CPU 52 includes one of the Motorola 68K series microprocessors or microcontrollers as well as other components necessary to properly interface with and control other devices coupled with the CPU 52.”

Lillich '856, 1:40-51; *also* Lillich '698, 2:1-12.

“The system routines for the 68K operating system reside mainly in ROM. However, to provide flexibility for any subsequent development, application code written for execution within the 68K operating system must be kept free of any specific ROM addresses. For this reason, all calls to system routines are passed indirectly through a trap table resident in RAM.

Lillich '856, 1:52-58, *also* Lillich '698, 2:14:20.

“While the operating system routines reside mainly in ROM 120 (in their original state) information regarding the locations of the operating system routines is encoded in compressed form within ROM 120. Upon system start up, this information is decompressed and the trap table 110 is formed in RAM 130.”

Lillich '856, 1:66-2:4, *also* Lillich, 2:28-33.




Fig. 3
(Prior Art)

Lillich '698, Fig 3.

“Next, in reference to FIG. 3, one method for installing patches in the

Lillich

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 9 of 59

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

68K operating system will be described. In an initial step 200, the computer boot process is started. Then, in a step 202, the ROM boot is performed. In ROM boot step 202, initialization procedures such as expanding the trap table from ROM into RAM are performed. Next, in a step 204, the disk operating system boot is performed. At this point any system patches are also installed.”

Lillich '698, 3:52-59.

Lillich

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 10 of 59

Appendix A2


Invalidity of U.S. Patent 7,181,608 based on Lillich

1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.

Lillich, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this claim limitation:



Lillich

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

Lillich, Fig. 2

“With reference to FIG. 2. the well known 68K patching paradigm 100 will be described. By way of background. The 68K patching paradigm 100 is implemented by versions of the Macintosh® Operating system designed for the Motorola 68K series of microprocessors. Which operating system is hereinafter referred to as the “68K operating system.” The paradigm 100 is implemented on a computer system such as computer system 50 of FIG. 1. wherein a CPU 52 includes one of the Motorola 68K series microprocessors or microcontrollers as well as other components necessary to properly interface with and control other devices coupled with the CPU 52.”

Lillich '856, 1:40-51; *also* Lillich '698, 2:1-12.

“The system routines for the 68K operating system reside mainly in ROM. However. to provide flexibility for any subsequent development. application code written for execution within the 68K operating system must be kept free of any specific ROM addresses. For this reason, all calls to system routines are passed indirectly through a trap table resident in RAM.

Lillich '856, 1:52-58, *also* Lillich '698, 2:14:20.

“While the operating system routines reside mainly in ROM 120 (in their original state) information regarding the locations of the operating system routines is encoded in compressed form within ROM 120. Upon system start up. this information is decompressed and the trap table 110 is formed in RAM 130.”

Lillich '856, 1:66-2:4, *also* Lillich, 2:28-33.

Lillich

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 12 of 59

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich




Fig. 3
(Prior Art)

Lillich '698, Fig 3.

“Next, in reference to FIG. 3, one method for installing patches in the 68K operating system will be described. In an initial step 200, the computer boot process is started. Then, in a step 202, the ROM boot is performed. In ROM boot step 202, initialization procedures such as expanding the trap table from ROM into RAM are performed. Next, in a step 204, the disk operating system boot is performed. At this point any system patches are also installed.”

Lillich '698, 3:52-59.

Lillich

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 13 of 59

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Lillich, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Lillich discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

The system routines for the 68K operating system reside mainly in ROM. However, to provide flexibility for any subsequent development, application code written for execution within the 68K operating system must be kept free of any specific ROM addresses. For this reason, all calls to system routines are passed indirectly through a trap table resident in RAM. This indirect mechanism permits the ROM addressing of system routines to vary, or to be replaced by patch routines, without affecting the operation of applications which utilize the system routines.

Lillich ’856, 1:52-61; *also* Lillich ’698, 2:14-23

Additionally, when new applications are launched they too can load new versions of individual routines into RAM and then patch the trap table in order to redirect any calls to the original system routine to the new versions.

Lillich ’856, 2:60-64; *also* Lillich ’698, 3:34-37

In the world of Macintosh®, DLLs can be loosely divided into three different categories: applications, import libraries, and extensions. Typically, applications are fragments which have a user interface and are designed to function interactively with the user. Often applications do not export symbols to other fragments but rather serve as a root

Lillich

Claim 2

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

fragments, providing some root functionality and importing other necessary functionality.

...

Once an application has been launched and the binding manager has completed preparation, the end result is a new, self-sufficient executable process with an associated data closure. The closure contains a root fragment as well as instances of all the import libraries required to resolve all the import symbols present in both the root fragment and the import libraries. In explanation, the root fragment is the fragment which includes some root functionality as well as a list of import symbols.

Lillich '856, 3:40-4:9

As discussed previously, new versions of individual system routines may be loaded into RAM and the trap table patched in order to redirect any calls to the original system routine to the new versions. After this is complete, the operating system boot procedure is complete in a step 206. In a next step 208, the application "Finder" is launched. As will be appreciated by those skilled in the art, the Finder is the primal application which performs critical tasks such as displaying the Macintosh® desktop and launching other applications at the request of the user. Once the Finder is running, in a step 210 other applications may be launched and in turn any patches necessary for the other applications may be installed.

Lillich '698, 3:60-4:5

Lillich

"The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof."

Claim 2

Page 15 of 59

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Lillich, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">As will be appreciated by those skilled in the art, CPU 52 includes a microprocessor and any additional circuitry and/or device drivers necessary to control the computer system. For instance, the CPU 52 may include a keyboard controller which provides an interface between the microprocessor and the keyboard 62. ROM 64 is typically persistent memory accessible by the CPU 52 which contains the operating system instructions either in an executable format or in a compressed format which is expanded when the computer system 50 boots. RAM 56 is typically transient memory and is used as "scratch pad" memory by the operating system and/or any applications implemented on the computer system 50. For example, if a portion of the operating system present in ROM 64 is in compressed format, it may be expanded and stored into RAM 56.</p> <p>Lillich '856, 8:53-67; <i>also</i> Lillich '698, 9:48-63</p>	

Lillich

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 16 of 59

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

4. The method of claim 1, further comprising updating the list of boot data.


Lillich, as evidenced by the example citations below, discloses “updating the list of boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this limitation:

See Claim 1.1 above.

See also



Lillich, Fig. 2

“With reference to FIG. 2, the well known 68K patching paradigm 100 will be described. By way of background, the 68K patching paradigm 100 is implemented by versions of the Macintosh® Operating system designed for the Motorola 68K series of microprocessors. Which operating system is hereinafter referred to as the “68K operating system.” The paradigm 100 is implemented on a computer system such as computer system 50 of FIG. 1, wherein a CPU 52 includes one of the Motorola 68K series microprocessors or microcontrollers as well as

Lillich

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

other components necessary to properly interface with and control other devices coupled with the CPU 52.”

Lillich '856, 1:40-51; *also* Lillich '698, 2:1-12.

“The system routines for the 68K operating system reside mainly in ROM. However, to provide flexibility for any subsequent development, application code written for execution within the 68K operating system must be kept free of any specific ROM addresses. For this reason, all calls to system routines are passed indirectly through a trap table resident in RAM.

Lillich '856, 1:52-58, *also* Lillich '698, 2:14:20.

“While the operating system routines reside mainly in ROM 120 (in their original state) information regarding the locations of the operating system routines is encoded in compressed form within ROM 120. Upon system start up, this information is decompressed and the trap table 110 is formed in RAM 130.”

Lillich '856, 1:66-2:4, *also* Lillich, 2:28-33.

“Because the trap table 110 is resident in RAM 130, individual entries in the trap table 110 can be changed to point to addresses other than the original ROM addresses. This allows the system routines to be replaced or augmented by patches. At startup time the system can load new versions of individual routines (e.g. from the System file or from a floppy disk) into RAM and then patch the trap table in order to redirect any calls to the original system routine to the new versions.”

Lillich '856, 2:52-60, *also* Lillich '698, 3:26-34.

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Lillich, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Lillich, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Lillich

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 20 of 59

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Lillich, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Lillich

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

7.1 a digital signal processor (DSP) or controller;	Lillich, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">As will be appreciated by those skilled in the art, CPU 52 includes a microprocessor and any additional circuitry and/or device drivers necessary to control the computer system. For instance, the CPU 52 may include a keyboard controller which provides an interface between the microprocessor and the keyboard 62. ROM 64 is typically persistent memory accessible by the CPU 52 which contains the operating system instructions either in an executable format or in a compressed format which is expanded when the computer system 50 boots. RAM 56 is typically transient memory and is used as "scratch pad" memory by the operating system and/or any applications implemented on the computer system 50. For example, if a portion of the operating system present in ROM 64 is in compressed format, it may be expanded and stored into RAM 56.</p> <p>Lillich ’856, 8:53-67; <i>also</i> Lillich ’698, 9:48-63</p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

7.2 a cache memory device; and;	Lillich, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Lillich, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this limitation:

See Claims 1.1, 1.3, 2, 3, and 7.1 above.

Lillich

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 24 of 59

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Lillich, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Lillich, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Lillich

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 26 of 59

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Lillich, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Lillich discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

The system routines for the 68K operating system reside mainly in ROM. However, to provide flexibility for any subsequent development, application code written for execution within the 68K operating system must be kept free of any specific ROM addresses. For this reason, all calls to system routines are passed indirectly through a trap table resident in RAM. This indirect mechanism permits the ROM addressing of system routines to vary, or to be replaced by patch routines, without affecting the operation of applications which utilize the system routines.

Lillich ’856, 1:52-61; *also* Lillich ’698, 2:14-23

Additionally, when new applications are launched they too can load new versions of individual routines into RAM and then patch the trap

Lillich

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

table in order to redirect any calls to the original system routine to the new versions.

Lillich '856, 2:60-64; *also* Lillich '698, 3:34-37

In the world of Macintosh®, DLLs can be loosely divided into three different categories: applications, import libraries, and extensions. Typically, applications are fragments which have a user interface and are designed to function interactively with the user. Often applications do not export symbols to other fragments but rather serve as a root fragments, providing some root functionality and importing other necessary functionality.

...

Once an application has been launched and the binding manager has completed preparation, the end result is a new, self-sufficient executable process with an associated data closure. The closure contains a root fragment as well as instances of all the import libraries required to resolve all the import symbols present in both the root fragment and the import libraries. In explanation, the root fragment is the fragment which includes some root functionality as well as a list of import symbols.

Lillich '856, 3:40-4:9

As discussed previously, new versions of individual system routines may be loaded into RAM and the trap table patched in order to redirect any calls to the original system routine to the new versions. After this is complete, the operating system boot procedure is complete in a step 206. In a next step 208, the application "Finder" is launched. As will be appreciated by those skilled in the art, the Finder is the primal application which performs critical tasks such as displaying the Macintosh® desktop and launching other applications at the request of the user. Once the Finder is running, in a step 210 other applications may be launched and in turn any patches necessary for the other applications may be installed.

Lillich '698, 3:60-4:5

Lillich

"The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data"

Claim 8

Page 28 of 59

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

9.1 maintaining a list of application data associated with an application program;	Lillich, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Lillich, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Lillich

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Lillich, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">The system routines for the 68K operating system reside mainly in ROM. However, to provide flexibility for any subsequent development, application code written for execution within the 68K operating system must be kept free of any specific ROM addresses. For this reason, all calls to system routines are passed indirectly through a trap table resident in RAM. This indirect mechanism permits the ROM addressing of system routines to vary, or to be replaced by patch routines, without affecting the operation of applications which utilize the system routines.</p> <p>Lillich ’856, 1:52-61; <i>also</i> Lillich ’698, 2:14-23</p> <p style="padding-left: 40px;">Additionally, when new applications are launched they too can load new versions of individual routines into RAM and then patch the trap table in order to redirect any calls to the original system routine to the new versions.</p>	

Lillich

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 31 of 59

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

Lillich '856, 2:60-64; *also* Lillich '698, 3:34-37

In the world of Macintosh®, DLLs can be loosely divided into three different categories: applications, import libraries, and extensions. Typically, applications are fragments which have a user interface and are designed to function interactively with the user. Often applications do not export symbols to other fragments but rather serve as a root fragments, providing some root functionality and importing other necessary functionality.

...

Once an application has been launched and the binding manager has completed preparation, the end result is a new, self-sufficient executable process with an associated data closure. The closure contains a root fragment as well as instances of all the import libraries required to resolve all the import symbols present in both the root fragment and the import libraries. In explanation, the root fragment is the fragment which includes some root functionality as well as a list of import symbols.

Lillich '856, 3:40-4:9

As discussed previously, new versions of individual system routines may be loaded into RAM and the trap table patched in order to redirect any calls to the original system routine to the new versions. After this is complete, the operating system boot procedure is complete in a step 206. In a next step 208, the application "Finder" is launched. As will be appreciated by those skilled in the art, the Finder is the primal application which performs critical tasks such as displaying the Macintosh® desktop and launching other applications at the request of the user. Once the Finder is running, in a step 210 other applications may be launched and in turn any patches necessary for the other applications may be installed.

Lillich '698, 3:60-4:5

Lillich

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 32 of 59

Appendix A2


Invalidity of U.S. Patent 7,181,608 based on Lillich

10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.

Lillich, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this claim limitation:



Lillich, Fig. 2

“With reference to FIG. 2, the well known 68K patching paradigm 100 will be described. By way of background, the 68K patching paradigm 100 is implemented by versions of the Macintosh® Operating system designed for the Motorola 68K series of microprocessors. Which operating system is hereinafter referred to as the “68K operating system.” The paradigm 100 is implemented on a computer system such

Lillich

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

device”

Page 33 of 59

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

as computer system 50 of FIG. 1. wherein a CPU 52 includes one of the Motorola 68K series microprocessors or microcontrollers as well as other components necessary to properly interface with and control other devices coupled with the CPU 52.”

Lillich '856, 1:40-51; *also* Lillich '698, 2:1-12.

“The system routines for the 68K operating system reside mainly in ROM. However, to provide flexibility for any subsequent development, application code written for execution within the 68K operating system must be kept free of any specific ROM addresses. For this reason, all calls to system routines are passed indirectly through a trap table resident in RAM.

Lillich '856, 1:52-58, *also* Lillich '698, 2:14:20.

“While the operating system routines reside mainly in ROM 120 (in their original state) information regarding the locations of the operating system routines is encoded in compressed form within ROM 120. Upon system start up, this information is decompressed and the trap table 110 is formed in RAM 130.”

Lillich '856, 1:66-2:4, *also* Lillich, 2:28-33.

Lillich

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 34 of 59

Appendix A2


Invalidity of U.S. Patent 7,181,608 based on Lillich

11. The method of claim 1, wherein the decompressing is provided by a data compression engine.

Lillich, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this claim limitation:



Lillich, Fig. 2

“With reference to FIG. 2, the well known 68K patching paradigm 100 will be described. By way of background, the 68K patching paradigm 100 is implemented by versions of the Macintosh® Operating system designed for the Motorola 68K series of microprocessors. Which operating system is hereinafter referred to as the “68K operating system.” The paradigm 100 is implemented on a computer system such as computer system 50 of FIG. 1, wherein a CPU 52 includes one of the Motorola 68K series microprocessors or microcontrollers as well as other components necessary to properly interface with and control other devices coupled with the CPU 52.”

Lillich '856, 1:40-51; also Lillich '698, 2:1-12.

Lillich

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 35 of 59

Appendix A2

Invalidity of U.S. Patent 7,181,608 based on Lillich

“The system routines for the 68K operating system reside mainly in ROM. However, to provide flexibility for any subsequent development, application code written for execution within the 68K operating system must be kept free of any specific ROM addresses. For this reason, all calls to system routines are passed indirectly through a trap table resident in RAM.

Lillich '856, 1:52-58, *also* Lillich '698, 2:14:20.

“While the operating system routines reside mainly in ROM 120 (in their original state) information regarding the locations of the operating system routines is encoded in compressed form within ROM 120. Upon system start up, this information is decompressed and the trap table 110 is formed in RAM 130.”

Lillich '856, 1:66-2:4, *also* Lillich, 2:28-33.

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Lillich, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this limitation:

See Claims 10 and 11 above.

Lillich

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Lillich, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Lillich discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Lillich, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lilich

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Lilich, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lilich discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lilich

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Lilich, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lilich discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Lillich, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

22.1 maintaining a list of boot data used for booting a computer system;.	Lillich, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

22.2 initializing a central processing unit of the computer system;	Lillich, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Lillich, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this limitation:

See Claim 1.3 above

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Lillich, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Lillich

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 46 of 59

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Lillich, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Lillich, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..

Lillich, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this limitation:

See Claims 16 and 22 above

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

27.1 a boot device..	Lillich, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

27.2 a processor..	Lillich, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

27.3 cache memory; and.	Lillich, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

27.4 non-volatile memory for storing logic code for use by the processor,..	Lillich, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Lillich, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Lillich, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Lillich, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Lillich, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this limitation:

See Claims 4, 10, and 11 above

Lillich

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 57 of 59

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Lillich, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lillich discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A2
Invalidity of U.S. Patent 7,181,608 based on Lillich

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Lillich, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lillich discloses this limitation:

See Claims 16 and 27 above

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

U.S. Patent No. 5,933,630 to Ballard (“Ballard”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A3 Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Ballard, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Ballard discloses this limitation:

Launch time for a computer program is reduced by logging hard disk accesses during an initial launch, then processing the log file to accelerate subsequent launches. The log file is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. The disk access log entries are sorted by physical address or are grouped by file, then organized by logical address within each group. The processed log file is stored with the application program. When the application program is launched thereafter, the processed log file is accessed first. All the disk accesses in the log file are performed moving all the data into RAM cache. When the program launch resumes, the launch occurs faster because all the data is already in cache.

Ballard, Abstract




FIG. 4

Ballard, Fig. 4

Ballard

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard




FIG. 5

Ballard, Fig. 5




FIG 6

Ballard, Fig. 6

The processor 12 serves to execute an operating system and one or more application computer programs. In some embodiments there are multiple processors for executing the operating system and application programs. System utilities and/or operating system extension programs also are executed according to some computer system 10 embodiments. Conventional operating systems include DOS, Windows, Windows NT, MacOS, OS/2 and various UNIX-based operating systems. The display device 18 and input devices 20 enable interaction between a user and the computer system 10. The computer system 10 in the process of executing the operating system and zero or more computer programs defines an operating environment for a user to interact with the computer, operating system and executing computer program. The display device 18 serves as

Ballard

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

an output device. Exemplary display devices include a CRT monitor or flat panel display. The user inputs commands and data to the computer system 10 via the input devices. Exemplary input devices include a keyboard, a pointing device and a clicking device. Data also is input to the computer via transportable disks or through I/O ports (not shown).

Ballard, 3:10-30.

Ballard

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 4 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Ballard, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p style="padding-left: 40px;">The log file corresponds to a specific computer program--the one being launched that triggered such log file to be created. When multiple programs are being launched at the same time, a log file is created for each such program. The interrupt service routine then sets a flag at step 78 to indicate that logging is enabled for such program. At step 80 the program returns. If the trigger for calling the routine 70 was for a secondary storage device access, then the steps at FIG. 4 also are performed before returning.</p> <p style="padding-left: 40px;">Log File System Activity</p> <p style="padding-left: 40px;">Once the launch of a computer program is detected and a log file is opened, all file system activity is monitored. Specifically, for each operating system call to the file system the call is analyzed to determine to which application being launched, if any, does the call pertain. Exemplary operating system calls to the file system are OPEN, READ, WRITE, and CLOSE. Referring to FIG. 4 routine 82 is entered at step 84 when both file system activity is detected and logging is enabled. If the call pertains to a computer program being launched, then an entry is appended to the appropriate log file (step 86). The routine 82 then returns at step 88.</p> <p style="padding-left: 40px;">The log entry includes a file identifier, the logical address(es) specified in the call and the time of access (e.g., system time; index value). Alternatively, the physical memory address(es) corresponding to the logical address(es) are stored in the log entry. In some embodiments, the operating system has already caused the physical addresses to be generated. If not, then the physical addresses are derived from the logical addresses using the operating system's file allocation table to translate the logical address into the physical address.</p>	

Ballard

“maintaining a list of boot data used for booting a computer system;”

Claim 1.1

Page 5 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

A logical address (also referred to as a virtual address) is the address which the computer program uses to access memory. A memory management unit translates this address into a physical address before the actual memory is read or written. A physical address is a memory location on the secondary storage device 16.

Ballard, 5:1-37

Detect Launch Completion

When completion of a launch sequence occurs and logging is enabled, then routine 90 is executed. Referring to FIG. 5, the routine enters at step 92. Conventional operating systems have a specific function that is called when a program is ready for normal execution. Under the Macintosh operating system, the function "Get Next Event" is called. For a computer program running under such operating system, such function is called by the computer program when the launch sequence is complete. According to one embodiment of this invention, step 92 is implemented by an interrupt service routine which is called whenever a computer program calls such function. The interrupt service routine clears the logging enabled flag for the corresponding application program.

In an alternative embodiment, access activity to the secondary storage device 16 is monitored to determine when activity has ceased for a threshold length of time (e.g., 3 seconds). Alternatively or in addition activity is monitored to determine when activity has gone below a threshold data throughput rate (e.g., 50 kilobytes per second) for a threshold period of time (e.g., 5 seconds). When there is insufficient activity for such threshold time, then the program launch is considered to be complete. The routine 90 then is executed.

Modify and Sort Log File

Once the launch sequence is determined to have been completed, then the log entry order is re-organized. The purpose is to eliminate redundant accesses to the same memory block and to optimize access time for the secondary storage device. If accesses occur faster, then the launch time (i.e., time elapsed from start to finish of launch sequence is less) is reduced. Thus, the launch of the computer program is accelerated.

Referring to FIG. 5, at step 94 the log file is processed to eliminate log

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

entries or log entry portions to redundant memory blocks.

Ballard, 5:55-6:23

Note in this example that the log includes redundant entries. Entry h2 is a subset of entry d. Entry i2 is the same as entry f. Entry l2 is the same as entry a. It is expected that a redundant access request results from a computer program launch sequence access specifying a different address in the same block as previously accessed.

Frequently the log file will include an entry specifying a single address. Even though only one address is specified, an entire memory block will be accessed (read or written). This is because the minimum file allocation unit is a memory block cluster. Thus, the smallest portion of the computer program than can be accessed is the cluster size (i.e., cluster size). Entries in the log file are tested at step 94 to identify any redundant accesses to portions of the computer program. To determine whether a later entry is an access to a redundant portion of the computer program, the cluster address for the access is identified. The cluster address is either stored in the log file or is derived from the address stored in the log file. For a FAT drive the cluster size is stored in the drive's boot sector. The boot sector includes information about the layout of the file system used for the drive partition. Following the boot sector are several reserved sectors. Following the reserved sectors is the file allocation table (FAT). Following the FAT are one or more backup copies of the FAT. Following the backup copies is the root directory. The size of the root directory is specified in the boot sector. After the root directory are the user's file and directory area. This is the area divided into clusters. Thus, from the information in the boot sector the starting address of cluster space is determined, along with the size of a cluster. Thus, the address boundaries for each cluster are known.

The address for any given cluster x is given by $Ax+B$, where A and B are constants determined from the boot partition. Thus, for any given file system call the cluster boundaries for such address are determinable. The log file stores either the accessed address, the cluster number (i.e., x) or the cluster address (e.g., start address, end address or some other identifying address) for each cluster accessed.

Ballard, 6:44-7:14

Following is a description of the redundancy testing. Consider the following access sequence: address 139, address 119, address 110, addresses 120-133, and addresses 138-140. Also consider that the memory block and cluster size is 10 addresses, and that blocks are located

Ballard

"maintaining a list of boot data used for booting a computer system;"

Claim 1.1

Page 7 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

at 100-109, 110-119, 120-129, 130-139, 140-149. When address 139 is accessed the contents within the block of addresses 130-139 is accessed. For an embodiment which stores a starting address of the cluster as the cluster address, the log entry includes address 130. When address 119 is accessed the contents within the block of addresses 110-119 is accessed. The log entry for such access includes address 110. The next access in the launch sequence specifies address 110, causing the block 110-119 to be accessed. The cluster address is 110 which is already in the log. This access is a redundant access to a cluster already specified. The redundant access is eliminated by deleting the log entry for address 110. The next access specifies addresses 120-133. This access spans two clusters 120-129 and 130-139. The accesses are logged separately. The log entry for cluster address 120 is not redundant. The log entry for cluster address 130, however, is redundant because the first log entry for address 139 encompasses the memory block of addresses 130-139. To eliminate the redundancy, the log entry for address 139 is removed. The next access specifies addresses 139-140. This access also spans two clusters with two log entries. The first of the two is for cluster 130-139. This is a redundant entry and thus is removed from the log file. The second of the two entries is for cluster 140-149. This is a nonredundant access. When the end of the log file is reached then redundancy testing (step 94) is complete.

In many instances the redundant accesses are eliminated from consideration by a cache operation performed by the computer instead of by step 94. Specifically, when caching is performed the second access to the same cluster will not result in a call to the hard drive because the data is in the cache. The cache will satisfy the request. Requests satisfied by the cache are ignored for purposes of creating a log of accesses. Thus, redundant entries do not get logged.

Ballard, 7:15-53.

See also Ballard, Abstract, Tables B-C, Figs. 4-6.

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Ballard, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p style="padding-left: 40px;">The log file corresponds to a specific computer program--the one being launched that triggered such log file to be created. When multiple programs are being launched at the same time, a log file is created for each such program. The interrupt service routine then sets a flag at step 78 to indicate that logging is enabled for such program. At step 80 the program returns. If the trigger for calling the routine 70 was for a secondary storage device access, then the steps at FIG. 4 also are performed before returning.</p> <p style="padding-left: 40px;">Log File System Activity</p> <p style="padding-left: 40px;">Once the launch of a computer program is detected and a log file is opened, all file system activity is monitored. Specifically, for each operating system call to the file system the call is analyzed to determine to which application being launched, if any, does the call pertain. Exemplary operating system calls to the file system are OPEN, READ, WRITE, and CLOSE. Referring to FIG. 4 routine 82 is entered at step 84 when both file system activity is detected and logging is enabled. If the call pertains to a computer program being launched, then an entry is appended to the appropriate log file (step 86). The routine 82 then returns at step 88.</p> <p style="padding-left: 40px;">The log entry includes a file identifier, the logical address(es) specified in the call and the time of access (e.g., system time; index value). Alternatively, the physical memory address(es) corresponding to the logical address(es) are stored in the log entry. In some embodiments, the operating system has already caused the physical addresses to be generated. If not, then the physical addresses are derived from the logical addresses using the operating system's file allocation table to translate the logical address into the physical address.</p>	

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

A logical address (also referred to as a virtual address) is the address which the computer program uses to access memory. A memory management unit translates this address into a physical address before the actual memory is read or written. A physical address is a memory location on the secondary storage device 16.

Ballard, 5:1-37

Detect Launch Completion

When completion of a launch sequence occurs and logging is enabled, then routine 90 is executed. Referring to FIG. 5, the routine enters at step 92. Conventional operating systems have a specific function that is called when a program is ready for normal execution. Under the Macintosh operating system, the function "Get Next Event" is called. For a computer program running under such operating system, such function is called by the computer program when the launch sequence is complete. According to one embodiment of this invention, step 92 is implemented by an interrupt service routine which is called whenever a computer program calls such function. The interrupt service routine clears the logging enabled flag for the corresponding application program.

In an alternative embodiment, access activity to the secondary storage device 16 is monitored to determine when activity has ceased for a threshold length of time (e.g., 3 seconds). Alternatively or in addition activity is monitored to determine when activity has gone below a threshold data throughput rate (e.g., 50 kilobytes per second) for a threshold period of time (e.g., 5 seconds). When there is insufficient activity for such threshold time, then the program launch is considered to be complete. The routine 90 then is executed.

Modify and Sort Log File

Once the launch sequence is determined to have been completed, then the log entry order is re-organized. The purpose is to eliminate redundant accesses to the same memory block and to optimize access time for the secondary storage device. If accesses occur faster, then the launch time (i.e., time elapsed from start to finish of launch sequence is less) is reduced. Thus, the launch of the computer program is accelerated.

Referring to FIG. 5, at step 94 the log file is processed to eliminate log

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

entries or log entry portions to redundant memory blocks.

Ballard, 5:55-6:23

Note in this example that the log includes redundant entries. Entry h2 is a subset of entry d. Entry i2 is the same as entry f. Entry l2 is the same as entry a. It is expected that a redundant access request results from a computer program launch sequence access specifying a different address in the same block as previously accessed.

Frequently the log file will include an entry specifying a single address. Even though only one address is specified, an entire memory block will be accessed (read or written). This is because the minimum file allocation unit is a memory block cluster. Thus, the smallest portion of the computer program than can be accessed is the cluster size (i.e., cluster size). Entries in the log file are tested at step 94 to identify any redundant accesses to portions of the computer program. To determine whether a later entry is an access to a redundant portion of the computer program, the cluster address for the access is identified. The cluster address is either stored in the log file or is derived from the address stored in the log file. For a FAT drive the cluster size is stored in the drive's boot sector. The boot sector includes information about the layout of the file system used for the drive partition. Following the boot sector are several reserved sectors. Following the reserved sectors is the file allocation table (FAT). Following the FAT are one or more backup copies of the FAT. Following the backup copies is the root directory. The size of the root directory is specified in the boot sector. After the root directory are the user's file and directory area. This is the area divided into clusters. Thus, from the information in the boot sector the starting address of cluster space is determined, along with the size of a cluster. Thus, the address boundaries for each cluster are known.

The address for any given cluster x is given by $Ax+B$, where A and B are constants determined from the boot partition. Thus, for any given file system call the cluster boundaries for such address are determinable. The log file stores either the accessed address, the cluster number (i.e., x) or the cluster address (e.g., start address, end address or some other identifying address) for each cluster accessed.

Ballard, 6:44-7:14

Following is a description of the redundancy testing. Consider the following access sequence: address 139, address 119, address 110, addresses 120-133, and addresses 138-140. Also consider that the memory block and cluster size is 10 addresses, and that blocks are located

Ballard

“initializing a central processing unit of the computer system;”

Claim 1.2

Page 11 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

at 100-109, 110-119, 120-129, 130-139, 140-149. When address 139 is accessed the contents within the block of addresses 130-139 is accessed. For an embodiment which stores a starting address of the cluster as the cluster address, the log entry includes address 130. When address 119 is accessed the contents within the block of addresses 110-119 is accessed. The log entry for such access includes address 110. The next access in the launch sequence specifies address 110, causing the block 110-119 to be accessed. The cluster address is 110 which is already in the log. This access is a redundant access to a cluster already specified. The redundant access is eliminated by deleting the log entry for address 110. The next access specifies addresses 120-133. This access spans two clusters 120-129 and 130-139. The accesses are logged separately. The log entry for cluster address 120 is not redundant. The log entry for cluster address 130, however, is redundant because the first log entry for address 139 encompasses the memory block of addresses 130-139. To eliminate the redundancy, the log entry for address 139 is removed. The next access specifies addresses 139-140. This access also spans two clusters with two log entries. The first of the two is for cluster 130-139. This is a redundant entry and thus is removed from the log file. The second of the two entries is for cluster 140-149. This is a nonredundant access. When the end of the log file is reached then redundancy testing (step 94) is complete.

In many instances the redundant accesses are eliminated from consideration by a cache operation performed by the computer instead of by step 94. Specifically, when caching is performed the second access to the same cluster will not result in a call to the hard drive because the data is in the cache. The cache will satisfy the request. Requests satisfied by the cache are ignored for purposes of creating a log of accesses. Thus, redundant entries do not get logged.

Ballard, 7:15-53.

See also Ballard, Abstract, Tables B-C, Figs. 4-6.

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Ballard, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p style="padding-left: 40px;">Launch time for a computer program is reduced by logging hard disk accesses during an initial launch, then processing the log file to accelerate subsequent launches. The log file is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. The disk access log entries are sorted by physical address or are grouped by file, then organized by logical address within each group. The processed log file is stored with the application program. When the application program is launched thereafter, the processed log file is accessed first. All the disk accesses in the log file are performed moving all the data into RAM cache. When the program launch resumes, the launch occurs faster because all the data is already in cache.</p> <p>Ballard, Abstract</p> <p style="padding-left: 40px;">It is common for an application program for a personal computer to be stored in multiple files on the secondary storage device. There often is an executable file, a preferences file and many other files. Some programs include a data base file or a default data file. During a launch of the program multiple files are opened and select portions are moved from the secondary storage device into the primary storage device. When purchasing a computer program the packaging often specifies the amount of RAM address space (i.e., primary storage device address space) required to be allocated to the program while active. By active it is meant that the program has been launched and is currently processing or is</p>	

Ballard

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

currently able to accept input commands.

Ballard, 1:51-63

According to another aspect of the invention, the launch access log is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. According to one approach the disk access log entries are sorted by physical address. According to another approach the disk access log entries are grouped by file, then organized by logical address within each group. The processed log file then is stored with the application program.

Ballard, 2:22-30

The primary storage device 14 typically is a storage device having a faster access time than that of the secondary storage device. An exemplary primary storage device 14 is random access memory (RAM). All or a portion of the RAM serves as a RAM cache 15. Portions of a computer program and/or data files are loaded into the RAM cache 15 to speed up execution of the program and processing of data. Mass produced computer software typically include specifications requiring a minimum amount of RAM required to run the program on a given computer system. During a launch sequence for starting such a computer program, portions of the program are copied from the secondary storage device into RAM.

A launch sequence as used herein means the sequence of steps executed by the computer system during the launch time which pertain to starting up a given computer program and getting the computer ready to accept input commands for the computer program. A launch sequence is executed for a computer program. Different computer programs have different launch sequences. Steps included in a launch sequence include copying portions of the computer program being launched from the secondary storage device to the primary storage device. Other steps may include allocating a port or device to serve as an input source and/or output receptor. The method of this invention for accelerating a program launch is directed to improving the speed for accessing the secondary storage device during a launch sequence.

Ballard, 3:40-67

Following is a description of the redundancy testing. Consider the following access sequence: address 139, address 119, address 110, addresses 120-133, and addresses 138-140. Also consider that the memory block and cluster size is 10 addresses, and that blocks are located at 100-109, 110-119, 120-129, 130-139, 140-149. When address

Ballard

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 14 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

139 is accessed the contents within the block of addresses 130-139 is accessed. For an embodiment which stores a starting address of the cluster as the cluster address, the log entry includes address 130. When address 119 is accessed the contents within the block of addresses 110-119 is accessed. The log entry for such access includes address 110. The next access in the launch sequence specifies address 110, causing the block 110-119 to be accessed. The cluster address is 110 which is already in the log. This access is a redundant access to a cluster already specified. The redundant access is eliminated by deleting the log entry for address 110. The next access specifies addresses 120-133. This access spans two clusters 120-129 and 130-139. The accesses are logged separately. The log entry for cluster address 120 is not redundant. The log entry for cluster address 130, however, is redundant because the first log entry for address 139 encompasses the memory block of addresses 130-139. To eliminate the redundancy, the log entry for address 139 is removed. The next access specifies addresses 139-140. This access also spans two clusters with two log entries. The first of the two is for cluster 130-139. This is a redundant entry and thus is removed from the log file. The second of the two entries is for cluster 140-149. This is a nonredundant access. When the end of the log file is reached then redundancy testing (step 94) is complete.

In many instances the redundant accesses are eliminated from consideration by a cache operation performed by the computer instead of by step 94. Specifically, when caching is performed the second access to the same cluster will not result in a call to the hard drive because the data is in the cache. The cache will satisfy the request. Requests satisfied by the cache are ignored for purposes of creating a log of accesses. Thus, redundant entries do not get logged.

Ballard, 7:15-53.

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Ballard, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p style="padding-left: 40px;">Launch time for a computer program is reduced by logging hard disk accesses during an initial launch, then processing the log file to accelerate subsequent launches. The log file is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. The disk access log entries are sorted by physical address or are grouped by file, then organized by logical address within each group. The processed log file is stored with the application program. When the application program is launched thereafter, the processed log file is accessed first. All the disk accesses in the log file are performed moving all the data into RAM cache. When the program launch resumes, the launch occurs faster because all the data is already in cache.</p> <p>Ballard, Abstract</p> <p style="padding-left: 40px;">A general purpose personal computer typically has many interactive application computer programs installed. A user is able to start-up multiple programs. With regard to an interactive computer program, the term "launch time", as used herein, means the time from when a processor</p>	

Ballard

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

receives a command to start the computer program until the time that the computer program is ready to accept input commands (e.g., user interface commands, batch-entry commands). The term "launch" as used herein means the process performed during the launch time to start up the computer program and get the computer ready to accept input commands for the computer progra[m].

Ballard, 1:38-50

According to another aspect of the invention, the launch access log is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. According to one approach the disk access log entries are sorted by physical address. According to another approach the disk access log entries are grouped by file, then organized by logical address within each group. The processed log file then is stored with the application program.

Ballard, 2:22-30

The primary storage device 14 typically is a storage device having a faster access time than that of the secondary storage device. An exemplary primary storage device 14 is random access memory (RAM). All or a portion of the RAM serves as a RAM cache 15. Portions of a computer program and/or data files are loaded into the RAM cache 15 to speed up execution of the program and processing of data. Mass produced computer software typically include specifications requiring a minimum amount of RAM required to run the program on a given computer system. During a launch sequence for starting such a computer program, portions of the program are copied from the secondary storage device into RAM.

A launch sequence as used herein means the sequence of steps executed by the computer system during the launch time which pertain to starting up a given computer program and getting the computer ready to accept input commands for the computer program. A launch sequence is executed for a computer program. Different computer programs have different launch sequences. Steps included in a launch sequence include copying portions of the computer program being launched from the secondary storage device to the primary storage device. Other steps may include allocating a port or device to serve as an input source and/or output receptor. The method of this invention for accelerating a program launch is directed to improving the speed for accessing the secondary

Ballard

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 17 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

storage device during a launch sequence.

Ballard, 3:40-67

Following is a description of the redundancy testing. Consider the following access sequence: address 139, address 119, address 110, addresses 120-133, and addresses 138-140. Also consider that the memory block and cluster size is 10 addresses, and that blocks are located at 100-109, 110-119, 120-129, 130-139, 140-149. When address 139 is accessed the contents within the block of addresses 130-139 is accessed. For an embodiment which stores a starting address of the cluster as the cluster address, the log entry includes address 130. When address 119 is accessed the contents within the block of addresses 110-119 is accessed. The log entry for such access includes address 110. The next access in the launch sequence specifies address 110, causing the block 110-119 to be accessed. The cluster address is 110 which is already in the log. This access is a redundant access to a cluster already specified. The redundant access is eliminated by deleting the log entry for address 110. The next access specifies addresses 120-133. This access spans two clusters 120-129 and 130-139. The accesses are logged separately. The log entry for cluster address 120 is not redundant. The log entry for cluster address 130, however, is redundant because the first log entry for address 139 encompasses the memory block of addresses 130-139. To eliminate the redundancy, the log entry for address 139 is removed. The next access specifies addresses 139-140. This access also spans two clusters with two log entries. The first of the two is for cluster 130-139. This is a redundant entry and thus is removed from the log file. The second of the two entries is for cluster 140-149. This is a nonredundant access. When the end of the log file is reached then redundancy testing (step 94) is complete.

In many instances the redundant accesses are eliminated from consideration by a cache operation performed by the computer instead of by step 94. Specifically, when caching is performed the second access to the same cluster will not result in a call to the hard drive because the data is in the cache. The cache will satisfy the request. Requests satisfied by the cache are ignored for purposes of creating a log of accesses. Thus, redundant entries do not get logged.

Ballard, 7:15-53.

Ballard

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 18 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Ballard, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Ballard discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

Launch time for a computer program is reduced by logging hard disk accesses during an initial launch, then processing the log file to accelerate subsequent launches. The log file is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. The disk access log entries are sorted by physical address or are grouped by file, then organized by logical address within each group. The processed log file is stored with the application program. When the application program is launched thereafter, the processed log file is accessed first. All the disk accesses in the log file are performed moving all the data into RAM cache. When the program launch resumes, the launch occurs faster because all the data is already in cache.

Ballard, Abstract

A general purpose personal computer typically has many interactive application computer programs installed. A user is able to start-up multiple programs. With regard to an interactive computer program, the term "launch time", as used herein, means the time from when a processor receives a command to start the computer program until the time that the computer program is ready to accept input commands (e.g., user interface commands, batch-entry commands). The term "launch" as used herein means the process performed during the launch time to start up the

Ballard

Claim 2

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

computer program and get the computer ready to accept input commands for the computer program.

It is common for an application program for a personal computer to be stored in multiple files on the secondary storage device. There often is an executable file, a preferences file and many other files. Some programs include a data base file or a default data file. During a launch of the program multiple files are opened and select portions are moved from the secondary storage device into the primary storage device. When purchasing a computer program the packaging often specifies the amount of RAM address space (i.e., primary storage device address space) required to be allocated to the program while active. By active it is meant that the program has been launched and is currently processing or is currently able to accept input commands.

Ballard, 1:38-63

The processor 12 serves to execute an operating system and one or more application computer programs. In some embodiments there are multiple processors for executing the operating system and application programs. System utilities and/or operating system extension programs also are executed according to some computer system 10 embodiments. Conventional operating systems include DOS, Windows, Windows NT, MacOS, OS/2 and various UNIX-based operating systems. The display device 18 and input devices 20 enable interaction between a user and the computer system 10. The computer system 10 in the process of executing the operating system and zero or more computer programs defines an operating environment for a user to interact with the computer, operating system and executing computer program. The display device 18 serves as an output device. Exemplary display devices include a CRT monitor or flat panel display. The user inputs commands and data to the computer system 10 via the input devices. Exemplary input devices include a keyboard, a pointing device and a clicking device. Data also is input to the computer via transportable disks or through I/O ports (not shown).

Ballard, 3:10-30.

Log File System Activity

Once the launch of a computer program is detected and a log file is opened, all file system activity is monitored. Specifically, for each operating system call to the file system the call is analyzed to determine to which application being launched, if any, does the call pertain. Exemplary operating system calls to the file system are OPEN, READ, WRITE, and CLOSE. Referring to FIG. 4 routine 82 is entered at step 84

Ballard

Claim 2

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Page 20 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

when both file system activity is detected and logging is enabled. If the call pertains to a computer program being launched, then an entry is appended to the appropriate log file (step 86). The routine 82 then returns at step 88.

The log entry includes a file identifier, the logical address(es) specified in the call and the time of access (e.g., system time; index value). Alternatively, the physical memory address(es) corresponding to the logical address(es) are stored in the log entry. In some embodiments, the operating system has already caused the physical addresses to be generated. If not, then the physical addresses are derived from the logical addresses using the operating system's file allocation table to translate the logical address into the physical address.

A logical address (also referred to as a virtual address) is the address which the computer program uses to access memory. A memory management unit translates this address into a physical address before the actual memory is read or written. A physical address is a memory location on the secondary storage device 16.

Ballard, 5:1-37

Ballard

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 21 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Ballard, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Ballard

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 22 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Ballard, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p><i>See also</i></p> <p>Launch time for a computer program is reduced by logging hard disk accesses during an initial launch, then processing the log file to accelerate subsequent launches. The log file is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. The disk access log entries are sorted by physical address or are grouped by file, then organized by logical address within each group. The processed log file is stored with the application program. When the application program is launched thereafter, the processed log file is accessed first. All the disk accesses in the log file are performed moving all the data into RAM cache. When the program launch resumes, the launch occurs faster because all the data is already in cache.</p> <p>Ballard, Abstract</p> <p>According to another aspect of the invention, the launch access log is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. According to one approach the disk access log entries are sorted by physical address. According to another approach the disk access log entries are grouped by file, then organized by logical address within each group. The processed log file then is stored with the application program.</p> <p>Ballard, 2:22-30</p> <p>Following is a description of the redundancy testing. Consider the following access sequence: address 139, address 119, address 110, addresses 120-133, and addresses 138-140. Also consider that the memory block and cluster size is 10 addresses, and that blocks are</p>	

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

located at 100-109, 110-119, 120-129, 130-139, 140-149. When address 139 is accessed the contents within the block of addresses 130-139 is accessed. For an embodiment which stores a starting address of the cluster as the cluster address, the log entry includes address 130. When address 119 is accessed the contents within the block of addresses 110-119 is accessed. The log entry for such access includes address 110. The next access in the launch sequence specifies address 110, causing the block 110-119 to be accessed. The cluster address is 110 which is already in the log. This access is a redundant access to a cluster already specified. The redundant access is eliminated by deleting the log entry for address 110. The next access specifies addresses 120-133. This access spans two clusters 120-129 and 130-139. The accesses are logged separately. The log entry for cluster address 120 is not redundant. The log entry for cluster address 130, however, is redundant because the first log entry for address 139 encompasses the memory block of addresses 130-139. To eliminate the redundancy, the log entry for address 139 is removed. The next access specifies addresses 139-140. This access also spans two clusters with two log entries. The first of the two is for cluster 130-139. This is a redundant entry and thus is removed from the log file. The second of the two entries is for cluster 140-149. This is a nonredundant access. When the end of the log file is reached then redundancy testing (step 94) is complete.

In many instances the redundant accesses are eliminated from consideration by a cache operation performed by the computer instead of by step 94. Specifically, when caching is performed the second access to the same cluster will not result in a call to the hard drive because the data is in the cache. The cache will satisfy the request. Requests satisfied by the cache are ignored for purposes of creating a log of accesses. Thus, redundant entries do not get logged.

The modified log file next is sorted at step 96. In one embodiment the log entries are grouped according to the file. Each access resulting in a log entry specifies a file and an address. All entries for a given file are grouped together, then arranged within the group by logical address. The groups are arranged chronologically according to which file is specified first in the log file. Alternatively other criteria for ordering the groups is used. In an alternative embodiment instead of grouping the entries by file, all the log entries are sorted according to physical address to optimize access time to the secondary storage device 16. In one embodiment the log entries define a queue processed according to the methods disclosed in U.S. patent application Ser. No. 08/656,372 filed May 31, 1996 for "Estimating Access Time for Hard Drive I/O Requests." The contents of such application are incorporated herein by

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

reference and made a part hereof. The log entries are rearranged in an order to optimize access time as described therein.

Ballard, 7:15-8:4.

See also Ballard, 5:1-7:14, Figs. 4-6

Ballard

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 25 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Ballard, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Ballard

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 26 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Ballard, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Ballard

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Ballard, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Ballard

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

7.1 a digital signal processor (DSP) or controller;	Ballard, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

7.2 a cache memory device; and;	Ballard, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Ballard, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Ballard

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Ballard, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Ballard, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Ballard

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 33 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Ballard, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Ballard discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

Launch time for a computer program is reduced by logging hard disk accesses during an initial launch, then processing the log file to accelerate subsequent launches. The log file is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. The disk access log entries are sorted by physical address or are grouped by file, then organized by logical address within each group. The processed log file is stored with the application program. When the application program is launched thereafter, the processed log file is accessed first. All the disk accesses in the log file are performed moving all the data into RAM cache. When the program launch resumes, the launch occurs faster because all the data is already in cache.

Ballard

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

Ballard, Abstract

A general purpose personal computer typically has many interactive application computer programs installed. A user is able to start-up multiple programs. With regard to an interactive computer program, the term "launch time", as used herein, means the time from when a processor receives a command to start the computer program until the time that the computer program is ready to accept input commands (e.g., user interface commands, batch-entry commands). The term "launch" as used herein means the process performed during the launch time to start up the computer program and get the computer ready to accept input commands for the computer program.

It is common for an application program for a personal computer to be stored in multiple files on the secondary storage device. There often is an executable file, a preferences file and many other files. Some programs include a data base file or a default data file. During a launch of the program multiple files are opened and select portions are moved from the secondary storage device into the primary storage device. When purchasing a computer program the packaging often specifies the amount of RAM address space (i.e., primary storage device address space) required to be allocated to the program while active. By active it is meant that the program has been launched and is currently processing or is currently able to accept input commands.

Ballard, 1:38-63

The processor 12 serves to execute an operating system and one or more application computer programs. In some embodiments there are multiple processors for executing the operating system and application programs. System utilities and/or operating system extension programs also are executed according to some computer system 10 embodiments. Conventional operating systems include DOS, Windows, Windows NT, MacOS, OS/2 and various UNIX-based operating systems. The display device 18 and input devices 20 enable interaction between a user and the computer system 10. The computer system 10 in the process of executing the operating system and zero or more computer programs defines an operating environment for a user to interact with the computer, operating system and executing computer program. The display device 18 serves as an output device. Exemplary display devices include a CRT monitor or flat panel display. The user inputs commands and data to the computer system 10 via the input devices. Exemplary input devices include a keyboard, a pointing device and a clicking device. Data also is input to

Ballard

"The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data"

Claim 8

Page 35 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

the computer via transportable disks or through I/O ports (not shown).

Ballard, 3:10-30.

Log File System Activity

Once the launch of a computer program is detected and a log file is opened, all file system activity is monitored. Specifically, for each operating system call to the file system the call is analyzed to determine to which application being launched, if any, does the call pertain. Exemplary operating system calls to the file system are OPEN, READ, WRITE, and CLOSE. Referring to FIG. 4 routine 82 is entered at step 84 when both file system activity is detected and logging is enabled. If the call pertains to a computer program being launched, then an entry is appended to the appropriate log file (step 86). The routine 82 then returns at step 88.

The log entry includes a file identifier, the logical address(es) specified in the call and the time of access (e.g., system time; index value). Alternatively, the physical memory address(es) corresponding to the logical address(es) are stored in the log entry. In some embodiments, the operating system has already caused the physical addresses to be generated. If not, then the physical addresses are derived from the logical addresses using the operating system's file allocation table to translate the logical address into the physical address.

A logical address (also referred to as a virtual address) is the address which the computer program uses to access memory. A memory management unit translates this address into a physical address before the actual memory is read or written. A physical address is a memory location on the secondary storage device 16.

Ballard, 5:1-37

Ballard

"The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data"

Claim 8

Page 36 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

9.1 maintaining a list of application data associated with an application program;	Ballard, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Ballard, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Ballard

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Ballard, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Ballard discloses this limitation:

See Claims 1.4, 2, and 8 above.

See also

Launch time for a computer program is reduced by logging hard disk accesses during an initial launch, then processing the log file to accelerate subsequent launches. The log file is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. The disk access log entries are sorted by physical address or are grouped by file, then organized by logical address within each group. The processed log file is stored with the application program. When the application program is launched thereafter, the processed log file is accessed first. All the disk accesses in the log file are performed moving all the data into RAM cache. When the program launch resumes, the launch occurs faster because all the data is already in cache.

Ballard, Abstract

A general purpose personal computer typically has many interactive

Ballard

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

application computer programs installed. A user is able to start-up multiple programs. With regard to an interactive computer program, the term "launch time", as used herein, means the time from when a processor receives a command to start the computer program until the time that the computer program is ready to accept input commands (e.g., user interface commands, batch-entry commands). The term "launch" as used herein means the process performed during the launch time to start up the computer program and get the computer ready to accept input commands for the computer program.

It is common for an application program for a personal computer to be stored in multiple files on the secondary storage device. There often is an executable file, a preferences file and many other files. Some programs include a data base file or a default data file. During a launch of the program multiple files are opened and select portions are moved from the secondary storage device into the primary storage device. When purchasing a computer program the packaging often specifies the amount of RAM address space (i.e., primary storage device address space) required to be allocated to the program while active. By active it is meant that the program has been launched and is currently processing or is currently able to accept input commands.

Ballard, 1:38-63

The processor 12 serves to execute an operating system and one or more application computer programs. In some embodiments there are multiple processors for executing the operating system and application programs. System utilities and/or operating system extension programs also are executed according to some computer system 10 embodiments. Conventional operating systems include DOS, Windows, Windows NT, MacOS, OS/2 and various UNIX-based operating systems. The display device 18 and input devices 20 enable interaction between a user and the computer system 10. The computer system 10 in the process of executing the operating system and zero or more computer programs defines an operating environment for a user to interact with the computer, operating system and executing computer program. The display device 18 serves as an output device. Exemplary display devices include a CRT monitor or flat panel display. The user inputs commands and data to the computer system 10 via the input devices. Exemplary input devices include a keyboard, a pointing device and a clicking device. Data also is input to the computer via transportable disks or through I/O ports (not shown).

Ballard, 3:10-30.

Ballard

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 40 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

Log File System Activity

Once the launch of a computer program is detected and a log file is opened, all file system activity is monitored. Specifically, for each operating system call to the file system the call is analyzed to determine to which application being launched, if any, does the call pertain. Exemplary operating system calls to the file system are OPEN, READ, WRITE, and CLOSE. Referring to FIG. 4 routine 82 is entered at step 84 when both file system activity is detected and logging is enabled. If the call pertains to a computer program being launched, then an entry is appended to the appropriate log file (step 86). The routine 82 then returns at step 88.

The log entry includes a file identifier, the logical address(es) specified in the call and the time of access (e.g., system time; index value). Alternatively, the physical memory address(es) corresponding to the logical address(es) are stored in the log entry. In some embodiments, the operating system has already caused the physical addresses to be generated. If not, then the physical addresses are derived from the logical addresses using the operating system's file allocation table to translate the logical address into the physical address.

A logical address (also referred to as a virtual address) is the address which the computer program uses to access memory. A memory management unit translates this address into a physical address before the actual memory is read or written. A physical address is a memory location on the secondary storage device 16.

Ballard, 5:1-37

Ballard

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 41 of 74

Appendix A3 Invalidity of U.S. Patent 7,181,608 based on Ballard


<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Ballard, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Ballard discloses this limitation:

Launch time for a computer program is reduced by logging hard disk accesses during an initial launch, then processing the log file to accelerate subsequent launches. The log file is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. The disk access log entries are sorted by physical address or are grouped by file, then organized by logical address within each group. The processed log file is stored with the application program. When the application program is launched thereafter, the processed log file is accessed first. All the disk accesses in the log file are performed moving all the data into RAM cache. When the program launch resumes, the launch occurs faster because all the data is already in cache.

Ballard, Abstract



Ballard


Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”


Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

Ballard, Fig. 4



Ballard, Fig. 5



Ballard, Fig. 6

It is common for an application program for a personal computer to be stored in multiple files on the secondary storage device. There often is an executable file, a preferences file and many other files. Some programs include a data base file or a default data file. During a launch of the program multiple files are opened and select portions are moved from the secondary storage device into the primary storage device. When purchasing a computer program the packaging often specifies the amount of RAM address space (i.e., primary storage device address space) required to be allocated to the program while active. By active it is meant that the program has been launched and is currently processing or is currently able to accept input commands.

Ballard

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 43 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

Ballard, 1:51-63

According to another aspect of the invention, the launch access log is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. According to one approach the disk access log entries are sorted by physical address. According to another approach the disk access log entries are grouped by file, then organized by logical address within each group. The processed log file then is stored with the application program.

Ballard, 2:22-30

The primary storage device 14 typically is a storage device having a faster access time than that of the secondary storage device. An exemplary primary storage device 14 is random access memory (RAM). All or a portion of the RAM serves as a RAM cache 15. Portions of a computer program and/or data files are loaded into the RAM cache 15 to speed up execution of the program and processing of data. Mass produced computer software typically include specifications requiring a minimum amount of RAM required to run the program on a given computer system. During a launch sequence for starting such a computer program, portions of the program are copied from the secondary storage device into RAM.

A launch sequence as used herein means the sequence of steps executed by the computer system during the launch time which pertain to starting up a given computer program and getting the computer ready to accept input commands for the computer program. A launch sequence is executed for a computer program. Different computer programs have different launch sequences. Steps included in a launch sequence include copying portions of the computer program being launched from the secondary storage device to the primary storage device. Other steps may include allocating a port or device to serve as an input source and/or output receptor. The method of this invention for accelerating a program launch is directed to improving the speed for accessing the secondary storage device during a launch sequence.

Ballard, 3:40-67

The log file corresponds to a specific computer program--the one being launched that triggered such log file to be created. When multiple programs are being launched at the same time, a log file is created for each such program. The interrupt service routine then sets a flag at step 78 to indicate that logging is enabled for such program. At step 80 the program returns. If the trigger for calling the routine 70 was for a secondary storage device access, then the steps at FIG. 4 also are

Ballard

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 44 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

performed before returning.

Log File System Activity

Once the launch of a computer program is detected and a log file is opened, all file system activity is monitored. Specifically, for each operating system call to the file system the call is analyzed to determine to which application being launched, if any, does the call pertain. Exemplary operating system calls to the file system are OPEN, READ, WRITE, and CLOSE. Referring to FIG. 4 routine 82 is entered at step 84 when both file system activity is detected and logging is enabled. If the call pertains to a computer program being launched, then an entry is appended to the appropriate log file (step 86). The routine 82 then returns at step 88.

The log entry includes a file identifier, the logical address(es) specified in the call and the time of access (e.g., system time; index value). Alternatively, the physical memory address(es) corresponding to the logical address(es) are stored in the log entry. In some embodiments, the operating system has already caused the physical addresses to be generated. If not, then the physical addresses are derived from the logical addresses using the operating system's file allocation table to translate the logical address into the physical address.

A logical address (also referred to as a virtual address) is the address which the computer program uses to access memory. A memory management unit translates this address into a physical address before the actual memory is read or written. A physical address is a memory location on the secondary storage device 16.

Ballard, 5:1-37

Detect Launch Completion

When completion of a launch sequence occurs and logging is enabled, then routine 90 is executed. Referring to FIG. 5, the routine enters at step 92. Conventional operating systems have a specific function that is called when a program is ready for normal execution. Under the Macintosh operating system, the function "Get Next Event" is called. For a computer program running under such operating system, such function is called by the computer program when the launch sequence is complete. According to one embodiment of this invention, step 92 is implemented by an interrupt service routine which is called whenever a computer program calls such function. The interrupt service routine clears the logging

Ballard

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device"

Claim 10

Page 45 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

enabled flag for the corresponding application program.

In an alternative embodiment, access activity to the secondary storage device 16 is monitored to determine when activity has ceased for a threshold length of time (e.g., 3 seconds). Alternatively or in addition activity is monitored to determine when activity has gone below a threshold data throughput rate (e.g., 50 kilobytes per second) for a threshold period of time (e.g., 5 seconds). When there is insufficient activity for such threshold time, then the program launch is considered to be complete. The routine 90 then is executed.

Modify and Sort Log File

Once the launch sequence is determined to have been completed, then the log entry order is re-organized. The purpose is to eliminate redundant accesses to the same memory block and to optimize access time for the secondary storage device. If accesses occur faster, then the launch time (i.e., time elapsed from start to finish of launch sequence is less) is reduced. Thus, the launch of the computer program is accelerated.

Referring to FIG. 5, at step 94 the log file is processed to eliminate log entries or log entry portions to redundant memory blocks.

Ballard, 5:55-6:23

Note in this example that the log includes redundant entries. Entry h2 is a subset of entry d. Entry i2 is the same as entry f. Entry l2 is the same as entry a. It is expected that a redundant access request results from a computer program launch sequence access specifying a different address in the same block as previously accessed.

Frequently the log file will include an entry specifying a single address. Even though only one address is specified, an entire memory block will be accessed (read or written). This is because the minimum file allocation unit is a memory block cluster. Thus, the smallest portion of the computer program than can be accessed is the cluster size (i.e., cluster size). Entries in the log file are tested at step 94 to identify any redundant accesses to portions of the computer program. To determine whether a later entry is an access to a redundant portion of the computer program, the cluster address for the access is identified. The cluster address is either stored in the log file or is derived from the address stored in the log file. For a FAT drive the cluster size is stored in the drive's boot sector. The boot sector includes information about the layout of the file system used for the drive partition. Following the boot sector are several reserved sectors. Following the reserved sectors is the file allocation table (FAT).

Ballard

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 46 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

Following the FAT are one or more backup copies of the FAT. Following the backup copies is the root directory. The size of the root directory is specified in the boot sector. After the root directory are the user's file and directory area. This is the area divided into clusters. Thus, from the information in the boot sector the starting address of cluster space is determined, along with the size of a cluster. Thus, the address boundaries for each cluster are known.

The address for any given cluster x is given by $Ax+B$, where A and B are constants determined from the boot partition. Thus, for any given file system call the cluster boundaries for such address are determinable. The log file stores either the accessed address, the cluster number (i.e., x) or the cluster address (e.g., start address, end address or some other identifying address) for each cluster accessed.

Ballard, 6:44-7:14

Following is a description of the redundancy testing. Consider the following access sequence: address 139, address 119, address 110, addresses 120-133, and addresses 138-140. Also consider that the memory block and cluster size is 10 addresses, and that blocks are located at 100-109, 110-119, 120-129, 130-139, 140-149. When address 139 is accessed the contents within the block of addresses 130-139 is accessed. For an embodiment which stores a starting address of the cluster as the cluster address, the log entry includes address 130. When address 119 is accessed the contents within the block of addresses 110-119 is accessed. The log entry for such access includes address 110. The next access in the launch sequence specifies address 110, causing the block 110-119 to be accessed. The cluster address is 110 which is already in the log. This access is a redundant access to a cluster already specified. The redundant access is eliminated by deleting the log entry for address 110. The next access specifies addresses 120-133. This access spans two clusters 120-129 and 130-139. The accesses are logged separately. The log entry for cluster address 120 is not redundant. The log entry for cluster address 130, however, is redundant because the first log entry for address 139 encompasses the memory block of addresses 130-139. To eliminate the redundancy, the log entry for address 139 is removed. The next access specifies addresses 139-140. This access also spans two clusters with two log entries. The first of the two is for cluster 130-139. This is a redundant entry and thus is removed from the log file. The second of the two entries is for cluster 140-149. This is a nonredundant access. When the end of the log file is reached then redundancy testing (step 94) is complete.

In many instances the redundant accesses are eliminated from consideration by a cache operation performed by the computer instead of

Ballard

Claim 10

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device"

Page 47 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

by step 94. Specifically, when caching is performed the second access to the same cluster will not result in a call to the hard drive because the data is in the cache. The cache will satisfy the request. Requests satisfied by the cache are ignored for purposes of creating a log of accesses. Thus, redundant entries do not get logged.

Ballard, 7:15-53.

See also Ballard, Tables B-C

Ballard

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 48 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Ballard, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Ballard discloses this limitation:

Launch time for a computer program is reduced by logging hard disk accesses during an initial launch, then processing the log file to accelerate subsequent launches. The log file is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining accesses. The disk access log entries are sorted by physical address or are grouped by file, then organized by logical address within each group. The processed log file is stored with the application program. When the application program is launched thereafter, the processed log file is accessed first. All the disk accesses in the log file are performed moving all the data into RAM cache. When the program launch resumes, the launch occurs faster because all the data is already in cache.

Ballard, Abstract

It is common for an application program for a personal computer to be stored in multiple files on the secondary storage device. There often is an executable file, a preferences file and many other files. Some programs include a data base file or a default data file. During a launch of the program multiple files are opened and select portions are moved from the secondary storage device into the primary storage device. When purchasing a computer program the packaging often specifies the amount of RAM address space (i.e., primary storage device address space) required to be allocated to the program while active. By active it is meant that the program has been launched and is currently processing or is currently able to accept input commands.

Ballard, 1:51-63

According to another aspect of the invention, the launch access log is processed by identifying all the file portions accessed during the launch, eliminating any duplicate cluster accesses, then sorting the remaining

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

accesses. According to one approach the disk access log entries are sorted by physical address. According to another approach the disk access log entries are grouped by file, then organized by logical address within each group. The processed log file then is stored with the application program.

Ballard, 2:22-30

The primary storage device 14 typically is a storage device having a faster access time than that of the secondary storage device. An exemplary primary storage device 14 is random access memory (RAM). All or a portion of the RAM serves as a RAM cache 15. Portions of a computer program and/or data files are loaded into the RAM cache 15 to speed up execution of the program and processing of data. Mass produced computer software typically include specifications requiring a minimum amount of RAM required to run the program on a given computer system. During a launch sequence for starting such a computer program, portions of the program are copied from the secondary storage device into RAM.

A launch sequence as used herein means the sequence of steps executed by the computer system during the launch time which pertain to starting up a given computer program and getting the computer ready to accept input commands for the computer program. A launch sequence is executed for a computer program. Different computer programs have different launch sequences. Steps included in a launch sequence include copying portions of the computer program being launched from the secondary storage device to the primary storage device. Other steps may include allocating a port or device to serve as an input source and/or output receptor. The method of this invention for accelerating a program launch is directed to improving the speed for accessing the secondary storage device during a launch sequence.

Ballard, 3:40-67

Following is a description of the redundancy testing. Consider the following access sequence: address 139, address 119, address 110, addresses 120-133, and addresses 138-140. Also consider that the memory block and cluster size is 10 addresses, and that blocks are located at 100-109, 110-119, 120-129, 130-139, 140-149. When address 139 is accessed the contents within the block of addresses 130-139 is accessed. For an embodiment which stores a starting address of the cluster as the cluster address, the log entry includes address 130. When address 119 is accessed the contents within the block of addresses 110-119 is accessed. The log entry for such access includes address 110. The next access in the launch sequence specifies address 110, causing the block 110-119 to be accessed. The cluster address is 110 which is

Ballard

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 50 of 74

Appendix A3

Invalidity of U.S. Patent 7,181,608 based on Ballard

already in the log. This access is a redundant access to a cluster already specified. The redundant access is eliminated by deleting the log entry for address 110. The next access specifies addresses 120-133. This access spans two clusters 120-129 and 130-139. The accesses are logged separately. The log entry for cluster address 120 is not redundant. The log entry for cluster address 130, however, is redundant because the first log entry for address 139 encompasses the memory block of addresses 130-139. To eliminate the redundancy, the log entry for address 139 is removed. The next access specifies addresses 139-140. This access also spans two clusters with two log entries. The first of the two is for cluster 130-139. This is a redundant entry and thus is removed from the log file. The second of the two entries is for cluster 140-149. This is a nonredundant access. When the end of the log file is reached then redundancy testing (step 94) is complete.

In many instances the redundant accesses are eliminated from consideration by a cache operation performed by the computer instead of by step 94. Specifically, when caching is performed the second access to the same cluster will not result in a call to the hard drive because the data is in the cache. The cache will satisfy the request. Requests satisfied by the cache are ignored for purposes of creating a log of accesses. Thus, redundant entries do not get logged.

Ballard, 7:15-53.

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Ballard, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Ballard

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 52 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Ballard, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Ballard discloses this limitation:

See Claims 1.3 and 1.4 above.

See also

The secondary storage device 16 serves as a permanent storage memory for one or more computer programs 24 to be executed by the processor 12. The secondary storage device 16 also stores data files for use with the application computer programs. Exemplary secondary storage devices include a hard disk drive, floppy disk drive, CD-ROM drive, bernoulli disk drive or other drive system for accessing permanent or replaceable disks, such as floppy disks, magnetic disks, magneto-optical disks, or optical disks.

Ballard, 3:31-39

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Ballard, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Ballard, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Ballard, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Ballard, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

22.1 maintaining a list of boot data used for booting a computer system;.	Ballard, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

22.2 initializing a central processing unit of the computer system;	Ballard, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Ballard, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Ballard

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 60 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Ballard, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Ballard

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 61 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Ballard, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Ballard, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Ballard

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 63 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Ballard, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Ballard

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 64 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

27.1 a boot device..	Ballard, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

27.2 a processor..	Ballard, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

27.3 cache memory; and.	Ballard, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

27.4 non-volatile memory for storing logic code for use by the processor,..	Ballard, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system	Ballard, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Ballard, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Ballard, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Ballard, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Ballard discloses this limitation:

See Claims 4, 10, and 11 above

Ballard

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 72 of 74

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Ballard, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ballard discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A3
Invalidity of U.S. Patent 7,181,608 based on Ballard

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Ballard, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Ballard discloses this limitation:

See Claims 16 and 27 above

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

U.S. Patent No. 5,307,497 to Feigenbaum (“Feigenbaum”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Feigenbaum, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p style="padding-left: 40px;">A data processing system, such as a personal computer, contains bootable DOS programs that are stored in a ROM as an alternate file system in which the files are stored in packed format. When the system is powered on, the programs are rapidly booted up or loaded from ROM into RAM and executed to "instantly" (as it appears to the user) place the system in operation.</p> <p>Feigenbaum, Abstract</p> <p style="padding-left: 40px;">This invention relates to the field of data processing, and, more particularly, to a method and apparatus for loading a personal computer disk operating system (DOS) from a read only memory (ROM) using an installable file system (IFS) interface.</p> <p>Feigenbaum, 1:7-12</p> <p style="padding-left: 40px;">When such personal computers are powered up, a power on self test (POST) routine or program is first executed, such program being stored in ROM. Upon the successful completion of such test, portions of DOS are read into the system memory from a hard disk or a floppy diskette and the system is booted up and initialized. The test, booting and initialization process can take many seconds. The present invention is directed to an improvement by which such process is significantly shortened in time. It is also common to start a personal computer by turning on not only a system unit but also a display, and the invention has an objective of accomplishing the start up process so that the system is available for use within the time required to warm up the display. That is, as soon as the system is turned on, the first screen becomes immediately visible on a display and gives the user the appearance of an "instant" load and initialization.</p> <p>Feigenbaum, 1:22-39</p>	

Feigenbaum

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

It is also known that the speed at which a ROM can be accessed is several orders of magnitude faster than the speed at which a hard disk or a floppy diskette can be accessed. The invention takes advantage of this known speed difference by storing portions of DOS in a ROM where such portions can be accessed at a speed much faster than the speed at which DOS could be accessed if such portions of DOS were stored on a hard disk or floppy diskette. However, the invention is more than simply substituting a ROM for a disk because of several problems. A first thought that might occur to many persons is that by storing DOS in a ROM, DOS can then be executed directly from the ROM. However, while certain portions of DOS, such as commands in the COMMAND.COM program, can be executed directly from ROM, other portions, such as IBMBIO.COM and IBMDOS.COM are altered and cannot be used in a read only device which precludes any alteration.

Feigenbaum, 1:40-57

One of the objects of the invention is to provide a ROM based DOS that rapidly tests, boots, and initializes a personal computer and appears to the user to "instantly" start up when the computer is turned on.

Feigenbaum, 3:30-33

A further object is to provide a ROM based DOS which uses an IFS that is accessible at the system level, as opposed to the device level, to rapidly load DOS programs from ROM into RAM for execution from such RAM.

Feigenbaum, 3:38-42

Briefly, in accordance with the subject invention, bootable DOS programs are stored in a ROM as an alternate file system in which the files are stored in packed format. When the system is powered on, the programs are rapidly booted up or loaded from ROM into RAM and executed to "instantly" (as it appears to the user) place the system in operation.

Feigenbaum, 3:53-59

When switch 35 is initially turned on, display 30 warms up within a relatively short period and the ROM based booting and system initialization, described in detail below, occurs within the period required for the display to warm up so that at the end of such period, the display screen becomes visible to the user to give the appearance of an instant startup.

Feigenbaum, 4:63-5:2

Feigenbaum

"A method for providing accelerated loading of an operating system, comprising the steps of:"

Claim 1 (Preamble)

Page 3 of 60

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

In summary, the invention of a ROM based DOS provides several features and advantages. DOS is rapidly loaded from ROM and executed in RAM to instantly boot up and present the user with a screen from a graphical user interface. Once booted, ROM DOS executes normally and acts the same as standard disk DOS and has the same system compatibility as disk DOS. Further, no DOS installation is required to be done by a user, and the user has no diskette dependencies. The invention is further advantageous by virtue of using the IFS interface and allowing the ROM to appear as a "drive", since this minimizes the number of changes to the basic DOS programs, which reduced development time and minimized the possibility of error being introduced by new code.

Feigenbaum, 10:18-33

Feigenbaum

"A method for providing accelerated loading of an operating system, comprising the steps of:"

Claim 1 (Preamble)

Page 4 of 60

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p style="padding-left: 40px;">A data processing system, such as a personal computer, contains bootable DOS programs that are stored in a ROM as an alternate file system in which the files are stored in packed format. When the system is powered on, the programs are rapidly booted up or loaded from ROM into RAM and executed to "instantly" (as it appears to the user) place the system in operation.</p> <p>Feigenbaum, Abstract</p> <p style="padding-left: 40px;">When such personal computers are powered up, a power on self test (POST) routine or program is first executed, such program being stored in ROM. Upon the successful completion of such test, portions of DOS are read into the system memory from a hard disk or a floppy diskette and the system is booted up and initialized. The test, booting and initialization process can take many seconds. The present invention is directed to an improvement by which such process is significantly shortened in time. It is also common to start a personal computer by turning on not only a system unit but also a display, and the invention has an objective of accomplishing the start up process so that the system is available for use within the time required to warm up the display. That is, as soon as the system is turned on, the first screen becomes immediately visible on a display and gives the user the appearance of an "instant" load and initialization.</p> <p>Feigenbaum, 1:22-39</p> <p style="padding-left: 40px;">It is also known that the speed at which a ROM can be accessed is several orders of magnitude faster than the speed at which a hard disk or a floppy diskette can be accessed. The invention takes advantage of this known speed difference by storing portions of DOS in a ROM where such portions can be accessed at a speed much faster than the speed at which DOS could be accessed if such portions of DOS were stored on a hard disk or floppy diskette. However, the invention is more than simply substituting a ROM for a disk because of several problems. A first thought that might occur to many persons is that by</p>	

Feigenbaum

“maintaining a list of boot data used for booting a computer system;”

Claim 1.1

Page 5 of 60

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

storing DOS in a ROM, DOS can then be executed directly from the ROM. However, while certain portions of DOS, such as commands in the COMMAND.COM program, can be executed directly from ROM, other portions, such as IBMBIO.COM and IBMDOS.COM are altered and cannot be used in a read only device which precludes any alteration.

Feigenbaum, 1:40-57

System 10 is further provided with a DOS 32 that comprises two major portions, ROM DOS 34 and DISK DOS 36 respectively stored in ROM 16 and disk 24. ROM DOS 34 includes the programs that are booted into the RAM when the system is initially powered on or when the system is reset, which programs provide the minimum level of operating system support to make system 10 operational to the user. The remaining portions of DOS, i.e. those programs and files that together form a complete DOS, are included in DISK DOS 36. DISK DOS 36 further includes DOS programs similar to those in ROM DOS so that the system can be booted up and operated from disk 24 at the option of the user, as described in more detail hereafter. Also stored in ROM 16 are a basic input/output system (BIOS) 38 and a power on self test (POST) routine 40. When system 10 is first turned on, or when it is restarted, POST 40 first performs the test and upon successful completion, it boots or loads a portion of DOS and transfers control to it in the manner described in detail below. Except for ROM DOS 34, the system as thus far described is constructed and operates in accordance with known principles of the prior art.

Feigenbaum, 5:3-25

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p style="padding-left: 40px;">A data processing system, such as a personal computer, contains bootable DOS programs that are stored in a ROM as an alternate file system in which the files are stored in packed format. When the system is powered on, the programs are rapidly booted up or loaded from ROM into RAM and executed to "instantly" (as it appears to the user) place the system in operation.</p> <p>Feigenbaum, Abstract</p> <p style="padding-left: 40px;">Referring now to the drawings, and first to FIG. 1, the invention is embodied in a personal computer system 10, and resides in the manner in which such system is programmed and operated. It is to be appreciated that such computers are complex and include many components and data processing devices, such as device controllers and adapters, which have been omitted from the drawings for simplicity of illustration. The description provided herein is limited to only those items which are useful in understanding the invention. System 10 includes a microprocessor 12, such as an Intel 80286 microprocessor, which is commercially available and functions in a known manner to execute programs stored in a RAM 14 and a ROM 16. Such ROM preferably comprises a plurality of ROM units which together form ROM 16 and provide sufficient storage capacity for all of the stored information described in more detail below.</p> <p>Feigenbaum, 4:10-27</p> <p style="padding-left: 40px;">With reference to FIG. 2, a memory map 39 is illustrated based on the full address space of sixteen megabytes (MB) using the twenty-four bit addressing capability of microprocessor 12. The lowest 640 kilobytes (KB) are assigned to RAM 14 and form a storage area, known as the DOS address space, for containing DOS programs in the lowest portion thereof and application programs in the upper or top portion thereof. Addresses immediately below the one megabyte (MB) region are assigned to that portion of ROM 20 containing POST 38 and BIOS 40. A video buffer occupies the space immediately above the DOS address space</p>	

Feigenbaum
“initializing a central processing unit of the computer system;”

Claim 1.2

Page 7 of 60

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

beginning at hex address A0000 H. ROM DOS 34 occupies a 256KB region at the top of the 16 MB address space beginning at hex address FC0000 H. Thus, the lowest one MB region is assigned to the same addresses and functions as such region is used in the prior art, while ROM DOS 34 is assigned to an address space which is not immediately addressable by DOS nor application programs running in the DOS address space. The remaining regions are unused memory addresses. Further, the low 1MB address range is accessible in the real mode of operation of microprocessor 12, while the address range above the real mode range is accessible in protected mode.

Feigenbaum, 5:26-49

The steps are performed by microprocessor 12 operating under program control to control the operation of the various components within system 10.

Feigenbaum, 8:34-37

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p style="padding-left: 40px;">A data processing system, such as a personal computer, contains bootable DOS programs that are stored in a ROM as an alternate file system in which the files are stored in packed format. When the system is powered on, the programs are rapidly booted up or loaded from ROM into RAM and executed to "instantly" (as it appears to the user) place the system in operation.</p> <p>Feigenbaum, Abstract</p> <p style="padding-left: 40px;">When such personal computers are powered up, a power on self test (POST) routine or program is first executed, such program being stored in ROM. Upon the successful completion of such test, portions of DOS are read into the system memory from a hard disk or a floppy diskette and the system is booted up and initialized. The test, booting and initialization process can take many seconds. The present invention is directed to an improvement by which such process is significantly shortened in time. It is also common to start a personal computer by turning on not only a system unit but also a display, and the invention has an objective of accomplishing the start up process so that the system is available for use within the time required to warm up the display. That is, as soon as the system is turned on, the first screen becomes immediately visible on a display and gives the user the appearance of an "instant" load and initialization.</p> <p>Feigenbaum, 1:22-39</p> <p style="padding-left: 40px;">It is also known that the speed at which a ROM can be accessed is several orders of magnitude faster than the speed at which a hard disk or a floppy diskette can</p>	

Feigenbaum

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

be accessed. The invention takes advantage of this known speed difference by storing portions of DOS in a ROM where such portions can be accessed at a speed much faster than the speed at which DOS could be accessed if such portions of DOS were stored on a hard disk or floppy diskette. However, the invention is more than simply substituting a ROM for a disk because of several problems. A first thought that might occur to many persons is that by storing DOS in a ROM, DOS can then be executed directly from the ROM. However, while certain portions of DOS, such as commands in the COMMAND.COM program, can be executed directly from ROM, other portions, such as IBMBIO.COM and IBMDOS.COM are altered and cannot be used in a read only device which precludes any alteration.

Feigenbaum, 1:40-57

System 10 is further provided with a DOS 32 that comprises two major portions, ROM DOS 34 and DISK DOS 36 respectively stored in ROM 16 and disk 24. ROM DOS 34 includes the programs that are booted into the RAM when the system is initially powered on or when the system is reset, which programs provide the minimum level of operating system support to make system 10 operational to the user. The remaining portions of DOS, i.e. those programs and files that together form a complete DOS, are included in DISK DOS 36. DISK DOS 36 further includes DOS programs similar to those in ROM DOS so that the system can be booted up and operated from disk 24 at the option of the user, as described in more detail hereafter. Also stored in ROM 16 are a basic input/output system (BIOS) 38 and a power on self test (POST) routine 40. When system 10 is first turned on, or when it is restarted, POST 40 first performs the test and upon successful completion, it boots or loads a portion of DOS and transfers control to it in the manner described in detail below. Except for ROM DOS 34, the system as thus far described is constructed and operates in accordance with known principles of the prior art.

Feigenbaum, 5:3-25

FIG. 3 also illustrates another facet of the invention which is that the data and programs of ROM DOS 34 are stored in ROM 16 in a file system using a packed format. In contrast, any data and files stored on disk 24, including those in RAM DOS 36, are stored in the conventional DOS FAT file system in which information is stored in clusters and sectors. In the FAT file system, if a particular program doesn't have the same number of bytes as are in a sector or cluster, space is wasted. On the average, about one half the number of bytes in a cluster or in a sector are wasted for each file. Since ROM units are more expensive than disk storage, any wasted space is inefficient. Thus, in ROM 16, the ROM DOS 34 files are stored beginning at a segment address, each segment being sixteen bytes. Each succeeding file begins immediately at the next segment location following the end of a preceding file so that on average only eight bytes per file would be

Feigenbaum

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 10 of 60

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

wasted, such number being far less than the average waste in a FAT file system. By way of example, suppose file 50 begins at ROM segment X and ends at Y. Then, the succeeding file 52 begins at segment Y+n, where n is less than sixteen. The other files are similarly stored.

Feigenbaum, 6:60-7:15

When system 11 is turned on, the general sequence of operations that occur are BIOSPOST 64, ROMBOOT 65, IBMINIT 66, SYSINIT 67, and COMMAND 68. BIOSPOST 64 first performs a power on self test 70 which is the same as or similar to what is done within the prior art. Upon successful completion of such test, step 72 then checks flag 58 to see if the fast boot process of the invention has been selected. If it has not, then the system would boot from disk 24 in accordance with the prior art. If such selection was made, then step 74 copies the first 512 bytes of ROM DOS 34 into RAM 14 at the top of such memory, the bytes thus copied including ROMBOOT 48. Control is then passed via step 75 to ROMBOOT 65 by jumping from POST to instruction 44 and then to the start of ROMBOOT program 48.

Feigenbaum, 8:37-52

ROMBOOT 65 first loads IBMBIO.COM 50, including RAM LOADER 51, from ROM 16 into RAM 14 by step 76. IBMBIO.COM includes two code segments, IBMINIT and SYSINIT. Step 78 then transfers control to IBMINIT 66. Step 80 initializes the system device drivers and hardware. Step 81 provides or sets up a hook into interrupt handler INT 2BH for the RAM LOADER. Step 82 relocates the initialization routine of IBMBIO.COM 50 to predetermined locations at the top of the DOS address space in RAM 16. Next, step 84 transfers control to SYSINIT 67 which first, by step 86, loads IBMDOS.COM 52 from ROM 16 into RAM 14. Step 88 then executes the initialization routine of IBMDOS.COM. Afterwards, step 90 attaches the IFS Handler as the next available drive which is drive D: because system 10 includes a fixed disk drive. Next, step 91 selects the ROM drive created by the IFS handler, as the default drive.

Feigenbaum, 8:53-9:2

In summary, the invention of a ROM based DOS provides several features and advantages. DOS is rapidly loaded from ROM and executed in RAM to instantly boot up and present the user with a screen from a graphical user interface. Once booted, ROM DOS executes normally and acts the same as standard disk DOS and has the same system compatibility as disk DOS. Further, no DOS installation is required to be done by a user, and the user has no diskette dependencies. The invention is further advantageous by virtue of using the IFS interface and allowing the ROM to appear as a "drive", since this minimizes the number of

Feigenbaum

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 11 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

changes to the basic DOS programs, which reduced development time and minimized the possibility of error being introduced by new code.

Feigenbaum, 10:18-33

Feigenbaum

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 12 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p style="padding-left: 40px;">A data processing system, such as a personal computer, contains bootable DOS programs that are stored in a ROM as an alternate file system in which the files are stored in packed format. When the system is powered on, the programs are rapidly booted up or loaded from ROM into RAM and executed to "instantly" (as it appears to the user) place the system in operation.</p> <p>Feigenbaum, Abstract</p> <p style="padding-left: 40px;">When such personal computers are powered up, a power on self test (POST) routine or program is first executed, such program being stored in ROM. Upon the successful completion of such test, portions of DOS are read into the system memory from a hard disk or a floppy diskette and the system is booted up and initialized. The test, booting and initialization process can take many seconds. The present invention is directed to an improvement by which such process is significantly shortened in time. It is also common to start a personal computer by turning on not only a system unit but also a display, and the invention has an objective of accomplishing the start up process so that the system is available for use within the time required to warm up the display. That is, as soon as the</p>	

Feigenbaum

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

system is turned on, the first screen becomes immediately visible on a display and gives the user the appearance of an "instant" load and initialization.

Feigenbaum, 1:22-39

System 10 is further provided with a DOS 32 that comprises two major portions, ROM DOS 34 and DISK DOS 36 respectively stored in ROM 16 and disk 24. ROM DOS 34 includes the programs that are booted into the RAM when the system is initially powered on or when the system is reset, which programs provide the minimum level of operating system support to make system 10 operational to the user. The remaining portions of DOS, i.e. those programs and files that together form a complete DOS, are included in DISK DOS 36. DISK DOS 36 further includes DOS programs similar to those in ROM DOS so that the system can be booted up and operated from disk 24 at the option of the user, as described in more detail hereafter. Also stored in ROM 16 are a basic input/output system (BIOS) 38 and a power on self test (POST) routine 40. When system 10 is first turned on, or when it is restarted, POST 40 first performs the test and upon successful completion, it boots or loads a portion of DOS and transfers control to it in the manner described in detail below. Except for ROM DOS 34, the system as thus far described is constructed and operates in accordance with known principles of the prior art.

Feigenbaum, 5:3-25

When system 10 is first setup, it is desirable to customize the system in a manner similar to that in which IBM PS/2 systems are configured. During the course of such customization the user has to make decisions and define what features are to be used. The primary decision pertinent to the invention is whether to boot the system from ROM, in accordance with the invention, or to boot the system from disk 24 in the manner of the prior art. The selection of the option is then coded into a flag 58 which is stored during customization in CMOS RAM 20. Other options for the user are whether the system will be started by using the ROM based CONFIG.SYS 62 and/or AUTOEXEC.BAT 61, or the user defined CONFIG.SYS 102 or AUTOEXEC.BAT 102 files stored on disk 24. Flag 58 will also be set to reflect such other options. Default values are provided for such options so that in the absence of selecting other options, the system will automatically boot from ROM 16 and process the AUTOEXEC.BAT and CONFIG.SYS files therein.

Feigenbaum, 7:15-35

Feigenbaum

"servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache."

Claim 1.4

Page 14 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Feigenbaum discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

With reference to FIG. 2, a memory map 39 is illustrated based on the full address space of sixteen megabytes (MB) using the twenty-four bit addressing capability of microprocessor 12. The lowest 640 kilobytes (KB) are assigned to RAM 14 and form a storage area, known as the DOS address space, for containing DOS programs in the lowest portion thereof and application programs in the upper or top portion thereof. Addresses immediately below the one megabyte (MB) region are assigned to that portion of ROM 20 containing POST 38 and BIOS 40. A video buffer occupies the space immediately above the DOS address space beginning at hex address A0000 H. ROM DOS 34 occupies a 256KB region at the top of the 16 MB address space beginning at hex address FC0000 H. Thus, the lowest one MB region is assigned to the same addresses and functions as such region is used in the prior art, while ROM DOS 34 is assigned to an address space which is not immediately addressable by DOS nor application programs running in the DOS address space. The remaining regions are unused memory addresses. Further, the low 1MB address range is accessible in the real mode of operation of microprocessor 12, while the address range above the real mode range is accessible in protected mode.

Feigenbaum, 5:26-49

IBMDOS.COM provides application support.

Feigenbaum, 6:11

Feigenbaum

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

RAM LOADER 51, IFS HANDLER 53, and CHECKC.COM 63 are new with the invention, while the remaining programs stored in ROM 16 perform functions previously commercially available. ROM 16 may optionally be of a larger size to store additional programs such as a code page switching program, a program providing extended keyboard layout, support for other national languages, etc. It may also contain alternative AUTOEXEC.BAT and CONFIG.SYS files 102 and 104 oriented to the use of such additional programs. The size of ROM 16 may thus vary dependent upon the size of and how many additional support programs are stored. Preferably, those items shown in FIG. 3 are stored in a 128K ROM unit and the additional programs are stored in a second 128 K ROM unit.

Feigenbaum, 6:45-59

FIG. 4 illustrates the relative position and use of IFS HANDLER 53. Within the prior art, an application program 110 can be thought of as sitting on top of FAT file system 112, which in turn sits on top of disk/diskette driver 114 which overlies the disk 24 containing the actual files and data. Application 110 uses interrupt INT 21H to access the file system through IBMDOS.COM, which acts through IBMBIO.COM to access the disk. In accordance with the invention, IFS HANDLER 53 is interposed at the file system level in the INT 21H process and decides in step 116 whether the desired file system access is to be made to ROM DISK D:. If not, the system proceeds as in the prior art to access the FAT file system. If the desired access is to be made to ROM DISK D:, it is done through the ROM file system 118 and RAM LOADER 51 by programs IBMDOS.COM 52 and IBMBIO.COM 50. The term "ROM DISK" is defined hereby to mean a ROM unit containing images of files storable on a hard disk or floppy diskette, which images are stored in a packed format in a ROM file system that is different from the FAT file system used to store files on a disk or diskette.

Feigenbaum, 9:39-60

Feigenbaum

"The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof."

Claim 2

Page 16 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Feigenbaum discloses this limitation:

See Claims 1.3, and 1.4 above.

Referring now to the drawings, and first to FIG. 1, the invention is embodied in a personal computer system 10, and resides in the manner in which such system is programmed and operated. It is to be appreciated that such computers are complex and include many components and data processing devices, such as device controllers and adapters, which have been omitted from the drawings for simplicity of illustration. The description provided herein is limited to only those items which are useful in understanding the invention. System 10 includes a microprocessor 12, such as an Intel 80286 microprocessor, which is commercially available and functions in a known manner to execute programs stored in a RAM 14 and a ROM 16. Such ROM preferably comprises a plurality of ROM units which together form ROM 16 and provide sufficient storage capacity for all of the stored information described in more detail below.

Feigenbaum, 4:10-27

The steps are performed by microprocessor 12 operating under program control to control the operation of the various components within system 10.

Feigenbaum, 8:34-37

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p style="padding-left: 40px;">Another solution that might occur would be to create the ROM within the DOS address space, or within the first one megabyte of memory mapped space, and then load or copy DOS into a RAM (random access memory) within such address space to occupy and execute from the same space in RAM and operate in the same manner as DOS currently does. The disadvantage of such a solution is that two copies of DOS would then exist in such limited address space, one copy being the unalterable ROM DOS and the other copy being the alterable one that is stored in and executed from the RAM. Having two copies of essentially the same program in such a limited address space would not be efficient use of memory nor acceptable by many users.</p> <p>Feigenbaum, 1:58-2:3</p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.

Feigenbaum, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Feigenbaum discloses this limitation:

See Claims 1 and 4 above.

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Feigenbaum

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 20 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Feigenbaum

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

7.1 a digital signal processor (DSP) or controller;	Feigenbaum, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p style="padding-left: 40px;">Referring now to the drawings, and first to FIG. 1, the invention is embodied in a personal computer system 10, and resides in the manner in which such system is programmed and operated. It is to be appreciated that such computers are complex and include many components and data processing devices, such as device controllers and adapters, which have been omitted from the drawings for simplicity of illustration. The description provided herein is limited to only those items which are useful in understanding the invention. System 10 includes a microprocessor 12, such as an Intel 80286 microprocessor, which is commercially available and functions in a known manner to execute programs stored in a RAM 14 and a ROM 16. Such ROM preferably comprises a plurality of ROM units which together form ROM 16 and provide sufficient storage capacity for all of the stored information described in more detail below.</p> <p>Feigenbaum, 4:10-27</p> <p style="padding-left: 40px;">The steps are performed by microprocessor 12 operating under program control to control the operation of the various components within system 10.</p> <p>Feigenbaum, 8:34-37</p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

7.2 a cache memory device; and;	Feigenbaum, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Feigenbaum

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 24 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Feigenbaum, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Feigenbaum

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Feigenbaum discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

With reference to FIG. 2, a memory map 39 is illustrated based on the full address space of sixteen megabytes (MB) using the twenty-four bit addressing capability of microprocessor 12. The lowest 640 kilobytes (KB) are assigned to RAM 14 and form a storage area, known as the DOS address space, for containing DOS programs in the lowest portion thereof and application programs in the upper or top portion thereof. Addresses immediately below the one megabyte (MB) region are assigned to that portion of ROM 20 containing POST 38 and BIOS 40. A video buffer occupies the space immediately above the DOS address space beginning at hex address A0000 H. ROM DOS 34 occupies a 256KB region at the top of the 16 MB address space beginning at hex address FC0000 H. Thus, the lowest one MB region is assigned to the same addresses and functions as such region is used in the prior art, while ROM DOS 34 is assigned to an address space which is not immediately addressable by DOS nor application programs running in the DOS address space. The remaining regions are unused memory addresses. Further, the low 1MB address

Feigenbaum

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

range is accessible in the real mode of operation of microprocessor 12, while the address range above the real mode range is accessible in protected mode.

Feigenbaum, 5:26-49

IBMDOS.COM provides application support.

Feigenbaum, 6:11

RAM LOADER 51, IFS HANDLER 53, and CHECKC.COM 63 are new with the invention, while the remaining programs stored in ROM 16 perform functions previously commercially available. ROM 16 may optionally be of a larger size to store additional programs such as a code page switching program, a program providing extended keyboard layout, support for other national languages, etc. It may also contain alternative AUTOEXEC.BAT and CONFIG.SYS files 102 and 104 oriented to the use of such additional programs. The size of ROM 16 may thus vary dependent upon the size of and how many additional support programs are stored. Preferably, those items shown in FIG. 3 are stored in a 128K ROM unit and the additional programs are stored in a second 128 K ROM unit.

Feigenbaum, 6:45-59

FIG. 4 illustrates the relative position and use of IFS HANDLER 53. Within the prior art, an application program 110 can be thought of as sitting on top of FAT file system 112, which in turn sits on top of disk/diskette driver 114 which overlies the disk 24 containing the actual files and data. Application 110 uses interrupt INT 21H to access the file system through IBMDOS.COM, which acts through IBMBIO.COM to access the disk. In accordance with the invention, IFS HANDLER 53 is interposed at the file system level in the INT 21H process and decides in step 116 whether the desired file system access is to be made to ROM DISK D:. If not, the system proceeds as in the prior art to access the FAT file system. If the desired access is to be made to ROM DISK D:, it is done through the ROM file system 118 and RAM LOADER 51 by programs IBMDOS.COM 52 and IBMBIO.COM 50. The term "ROM DISK" is defined hereby to mean a ROM unit containing images of files storable on a hard disk or floppy diskette, which images are stored in a packed format in a ROM file system, that is different from the FAT file system used to store files on a disk or diskette.

Feigenbaum, 9:39-60

Feigenbaum

"The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data"

Claim 8

Page 28 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum



Feigenbaum

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 29 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

9.1 maintaining a list of application data associated with an application program;	Feigenbaum, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Feigenbaum discloses this limitation:

See Claims 1.1, 2, and 8 above.

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Feigenbaum

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Feigenbaum discloses this limitation:

See Claims 1.4, 2, and 8 above.

With reference to FIG. 2, a memory map 39 is illustrated based on the full address space of sixteen megabytes (MB) using the twenty-four bit addressing capability of microprocessor 12. The lowest 640 kilobytes (KB) are assigned to RAM 14 and form a storage area, known as the DOS address space, for containing DOS programs in the lowest portion thereof and application programs in the upper or top portion thereof. Addresses immediately below the one megabyte (MB) region are assigned to that portion of ROM 20 containing POST 38 and BIOS 40. A video buffer occupies the space immediately above the DOS address space beginning at hex address A0000 H. ROM DOS 34 occupies a 256KB region at the top of the 16 MB address space beginning at hex address FC0000 H. Thus, the lowest one MB region is assigned to the same addresses and functions as such region is used in the prior art, while ROM DOS 34 is assigned to an address space which is not immediately addressable by DOS nor application programs running in the DOS address space. The remaining regions are unused memory addresses. Further, the low 1MB address range is accessible in the real mode of operation of microprocessor 12, while the address range above the real mode range is accessible in protected mode.

Feigenbaum

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

Feigenbaum, 5:26-49

IBMDOS.COM provides application support.

Feigenbaum, 6:11

RAM LOADER 51, IFS HANDLER 53, and CHECKC.COM 63 are new with the invention, while the remaining programs stored in ROM 16 perform functions previously commercially available. ROM 16 may optionally be of a larger size to store additional programs such as a code page switching program, a program providing extended keyboard layout, support for other national languages, etc. It may also contain alternative AUTOEXEC.BAT and CONFIG.SYS files 102 and 104 oriented to the use of such additional programs. The size of ROM 16 may thus vary dependent upon the size of and how many additional support programs are stored. Preferably, those items shown in FIG. 3 are stored in a 128K ROM unit and the additional programs are stored in a second 128 K ROM unit.

Feigenbaum, 6:45-59

FIG. 4 illustrates the relative position and use of IFS HANDLER 53. Within the prior art, an application program 110 can be thought of as sitting on top of FAT file system 112, which in turn sits on top of disk/diskette driver 114 which overlies the disk 24 containing the actual files and data. Application 110 uses interrupt INT 21H to access the file system through IBMDOS.COM, which acts through IBMBIO.COM to access the disk. In accordance with the invention, IFS HANDLER 53 is interposed at the file system level in the INT 21H process and decides in step 116 whether the desired file system access is to be made to ROM DISK D:. If not, the system proceeds as in the prior art to access the FAT file system. If the desired access is to be made to ROM DISK D:, it is done through the ROM file system 118 and RAM LOADER 51 by programs IBMDOS.COM 52 and IBMBIO.COM 50. The term "ROM DISK" is defined hereby to mean a ROM unit containing images of files storable on a hard disk or floppy diskette, which images are stored in a packed format in a ROM file system, that is different from the FAT file system used to store files on a disk or diskette.

Feigenbaum, 9:39-60

Feigenbaum

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 33 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p style="padding-left: 40px;">It is also known that the speed at which a ROM can be accessed is several orders of magnitude faster than the speed at which a hard disk or a floppy diskette can be accessed. The invention takes advantage of this known speed difference by storing portions of DOS in a ROM where such portions can be accessed at a speed much faster than the speed at which DOS could be accessed if such portions of DOS were stored on a hard disk or floppy diskette. However, the invention is more than simply substituting a ROM for a disk because of several problems. A first thought that might occur to many persons is that by storing DOS in a ROM, DOS can then be executed directly from the ROM. However, while certain portions of DOS, such as commands in the COMMAND.COM program, can be executed directly from ROM, other portions, such as IBMBIO.COM and IBMDOS.COM are altered and cannot be used in a read only device which precludes any alteration.</p> <p>Feigenbaum, 1:40-57</p>	

Feigenbaum

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Page 34 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Feigenbaum discloses this limitation:

When such personal computers are powered up, a power on self test (POST) routine or program is first executed, such program being stored in ROM. Upon the successful completion of such test, portions of DOS are read into the system memory from a hard disk or a floppy diskette and the system is booted up and initialized. The test, booting and initialization process can take many seconds. The present invention is directed to an improvement by which such process is significantly shortened in time. It is also common to start a personal computer by turning on not only a system unit but also a display, and the invention has an objective of accomplishing the start up process so that the system is available for use within the time required to warm up the display. That is, as soon as the system is turned on, the first screen becomes immediately visible on a display and gives the user the appearance of an "instant" load and initialization.

Feigenbaum, 1:22-39

One of the objects of the invention is to provide a ROM based DOS that rapidly tests, boots, and initializes a personal computer and appears to the user to "instantly" start up when the computer is turned on.

Feigenbaum, 3:30-33

When switch 35 is initially turned on, display 30 warms up within a relatively short period and the ROM based booting and system initialization, described in detail below, occurs within the period required for the display to warm up so that at the end of such period, the display screen becomes visible to the user to give the appearance of an instant startup.

Feigenbaum, 4:63-5:2

In summary, the invention of a ROM based DOS provides several features and advantages. DOS is rapidly loaded from ROM and executed in RAM to instantly boot up and present the user with a screen from a graphical user

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

interface. Once booted, ROM DOS executes normally and acts the same as standard disk DOS and has the same system compatibility as disk DOS. Further, no DOS installation is required to be done by a user, and the user has no diskette dependencies. The invention is further advantageous by virtue of using the IFS interface and allowing the ROM to appear as a "drive", since this minimizes the number of changes to the basic DOS programs, which reduced development time and minimized the possibility of error being introduced by new code.

Feigenbaum, 10:18-33

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Feigenbaum

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 37 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Feigenbaum discloses this limitation:

See Claims 1.3 and 1.4 above.

It is also known that the speed at which a ROM can be accessed is several orders of magnitude faster than the speed at which a hard disk or a floppy diskette can be accessed. The invention takes advantage of this known speed difference by storing portions of DOS in a ROM where such portions can be accessed at a speed much faster than the speed at which DOS could be accessed if such portions of DOS were stored on a hard disk or floppy diskette. However, the invention is more than simply substituting a ROM for a disk because of several problems. A first thought that might occur to many persons is that by storing DOS in a ROM, DOS can then be executed directly from the ROM. However, while certain portions of DOS, such as commands in the COMMAND.COM program, can be executed directly from ROM, other portions, such as IBMBIO.COM and IBMDOS.COM are altered and cannot be used in a read only device which precludes any alteration.

Feigenbaum, 1:40-57

FIG. 4 illustrates the relative position and use of IFS HANDLER 53. Within the prior art, an application program 110 can be thought of as sitting on top of FAT file system 112, which in turn sits on top of disk/diskette driver 114 which overlies the disk 24 containing the actual files and data. Application 110 uses interrupt INT 21H to access the file system through IBMDOS.COM, which acts through IBMBIO.COM to access the disk. In accordance with the invention, IFS HANDLER 53 is interposed at the file system level in the INT 21H process and decides in step 116 whether the desired file system access is to be made to ROM DISK D:. If not, the system proceeds as in the prior art to access the FAT file system. If the desired access is to be made to ROM DISK D:, it is done through the ROM file system 118 and RAM LOADER 51 by programs IBMDOS.COM 52 and IBMBIO.COM 50. The term "ROM DISK" is defined hereby to mean a ROM unit containing images of files storable on a hard disk or floppy diskette, which images are stored in a packed format in a ROM file system, that is different

Feigenbaum

“The method of claim 1, wherein the compressed boot data is accessed via direct memory access..”

Claim 13

Page 38 of 60

Appendix A4

Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

from the FAT file system used to store files on a disk or diskette.

Feigenbaum, 9:39-60

Programs 50 through 56 provide the minimum level of operating system support for operating data processing system 10. IBMBIO.COM 50 (except for RAM LOADER 51), IBMDOS.COM 52 (except for IFS handler 53), and COMMANDS 54 AND 56 (which together form the conventional COMMAND.COM DOS program) comprise the conventional DOS kernel. IBMBIO.COM provides low level device support. IBMDOS.COM provides application support. COMMAND.COM is the command processor. COMMAND 54 stays resident in RAM 14 once it is loaded while COMMAND 56 can be overlaid and later copied into RAM 14 as needed. ROMSHELL 57 provides a graphical user interface and is transient while SHELSTUB 59 is designed to be resident in the RAM for reloading the ROMSHELL program after quitting an application. The ROM DOS 34 programs when loaded into the RAM generally operate the same as the corresponding programs in DISK DOS 36, the only difference being that such programs are loaded from ROM 16 instead of disk 24. Relative to other portions of DOS and the system, ROM DOS 34 is transparent and appears to act the same as corresponding portions of DISK DOS 36. The ROM DOS files are stored in ROM 16 outside of the address space available for DOS programs, and RAM LOADER 51 is able to work outside such address space to copy such programs into the DOS address space in RAM 14. RAM LOADER 51 uses a standard method of moving blocks of data from the protected mode address space into the real mode DOS address space, such as by using the well known system service interrupt 15H of BIOS 40 which is invoked by setting the well known register AH (not shown) of microprocessor 12 to the MOVE BLOCK function 87H. Such function transfers a block of data from storage above the IMB protected mode address range by switching to the protected mode. RAM LOADER 51 is invoked using interrupt 2BH and accesses the information from items 42 and 46 to load the ROM header at initialization time, check for the existence of a module in ROM, load a module from ROM, and access flag 58 in CMOS RAM 20.

Feigenbaum, 6:3-45

Feigenbaum

“The method of claim 1, wherein the compressed boot data is accessed via direct memory access..”

Claim 13

Page 39 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Feigenbaum, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Feigenbaum, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Feigenbaum discloses this limitation:

See Claims 1.3, 1.4, and 15 above.

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

22.1 maintaining a list of boot data used for booting a computer system;.	Feigenbaum, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

22.2 initializing a central processing unit of the computer system;	Feigenbaum, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;

Feigenbaum, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Feigenbaum discloses this limitation:

See Claim 1.3 above

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtme contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Feigenbaum

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 47 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

27.1 a boot device..	Feigenbaum, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

27.2 a processor..	Feigenbaum, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

27.3 cache memory; and.	Feigenbaum, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

27.4 non-volatile memory for storing logic code for use by the processor,..	Feigenbaum, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Feigenbaum, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above</i></p>	

Feigenbaum

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 58 of 60

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A4
Invalidity of U.S. Patent 7,181,608 based on Feigenbaum

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Feigenbaum, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Feigenbaum discloses this limitation:</p> <p><i>See Claims 16 and 27 above</i></p>	

Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

U.S. Patent No. 5,836,013 to Greene (“Greene”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.


Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Greene, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Greene discloses this limitation:



Greene, Fig. 5.

“A chipset (platform)-independent method and apparatus for compressing and decompressing a system ROM of a computer (e.g., BIOS, setup program, and one or more option ROMs) are disclosed. The setup program, option ROM, and part of the BIOS are compressed using a lossless compression algorithm. A non-compressible portion of the BIOS includes a decompression algorithm and a shadow RAM block table of chipset-specific registers and bit patterns to write-enable

Greene

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

and read-enable shadow RAM (RAM that is mapped to the ROM address space). The compressed data is stored in a compressed data block format with the associated location in memory to decompress the compressed data.”

Greene, Abstract. *See also* 1:40-1:63.

“During the BIOS Power-On Self-Test (POST) process, the compressed system ROM is copied to conventional memory, and the decompression program is executed.”

Greene, Abstract. *See also* 1:64-2:13.

“System ROM 210 comprises BIOS (Basic Input/Output System) 310, and optionally setup program 320, and one or more option ROM images for input/output (I/O) devices associated with the computer 332. An "image" is a binary representation of code and/or data of a computer file. BIOS 310 comprises a plurality of routines that initialize the computer hardware and provide primitive I/O services that the operating system and application programs use to manipulate hardware associated with the computer. System setup program 320 is a utility that allows the end user to configure BIOS 310.”

Greene, 3:16-28, Fig. 3.


Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

1.1 maintaining a list of boot data used for booting a computer system;	Greene, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Greene discloses this limitation:



Greene, Fig. 5.

“A chipset (platform)-independent method and apparatus for compressing and decompressing a system ROM of a computer (e.g., BIOS, setup program, and one or more option ROMs) are disclosed. The setup program, option ROM, and part of the BIOS are compressed using a lossless compression algorithm. A non-compressible portion of the BIOS includes a decompression algorithm and a shadow RAM block table of chipset-specific registers and bit patterns to write-enable and read-enable shadow RAM (RAM that is mapped to the ROM

Greene
 “initializing a central processing unit of the computer system;”

Claim 1.2

Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

address space). The compressed data is stored in a compressed data block format with the associated location in memory to decompress the compressed data.”

Greene, Abstract. *See also* 1:40-1:63.

“During the BIOS Power-On Self-Test (POST) process, the compressed system ROM is copied to conventional memory, and the decompression program is executed.”

Greene, Abstract. *See also* 1:64-2:13.

“System ROM 210 comprises BIOS (Basic Input/Output System) 310, and optionally setup program 320, and one or more option ROM images for input/output (I/O) devices associated with the computer 332. An "image" is a binary representation of code and/or data of a computer file. BIOS 310 comprises a plurality of routines that initialize the computer hardware and provide primitive I/O services that the operating system and application programs use to manipulate hardware associated with the computer. System setup program 320 is a utility that allows the end user to configure BIOS 310.”

Greene, 3:16-28, Fig. 3.

“BIOS code 410, and optionally setup program code 430, and one or more option ROM code modules 432, are each developed, written (e.g., in any computer language such as C or Assembly language) and saved in a computer file. Code and data, as referred to herein, are used interchangeably and comprise computer code and/or data. BIOS code 410 is separated 412 into compressible BIOS code 414 and non-compressible BIOS code 420. Non-compressible BIOS code 420 comprises compression-related information table 424, decompression program 422, and shadow RAM block table 1104.”

Greene, 3:42-52.

“Continuing with FIG. 4, compressible BIOS code 414, non-compressible BIOS code 420 (comprising decompression program 422 (1102, 1106, 1108), compression-related information table 424, and shadow RAM block table 1104), and optionally setup program code 430, and option ROM code module(s) 432, are compiled or assembled and linked 434 to generate a modified system ROM image 440.”

Greene, 4:64-5:3.

Greene

“initializing a central processing unit of the computer system;”

Claim 1.2

Page 5 of 54


Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

1.2 initializing a central processing unit of the computer system;	Greene, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Greene discloses this limitation:



Greene, Fig. 5.

“A chipset (platform)-independent method and apparatus for compressing and decompressing a system ROM of a computer (e.g., BIOS, setup program, and one or more option ROMs) are disclosed. The setup program, option ROM, and part of the BIOS are compressed using a lossless compression algorithm. A non-compressible portion of the BIOS includes a decompression algorithm and a shadow RAM block table of chipset-specific registers and bit patterns to write-enable and read-enable shadow RAM (RAM that is mapped to the ROM

Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

address space). The compressed data is stored in a compressed data block format with the associated location in memory to decompress the compressed data.”

Greene, Abstract. *See also* 1:40-1:63.

“During the BIOS Power-On Self-Test (POST) process, the compressed system ROM is copied to conventional memory, and the decompression program is executed.”

Greene, Abstract. *See also* 1:64-2:13.

“System ROM 210 comprises BIOS (Basic Input/Output System) 310, and optionally setup program 320, and one or more option ROM images for input/output (I/O) devices associated with the computer 332. An "image" is a binary representation of code and/or data of a computer file. BIOS 310 comprises a plurality of routines that initialize the computer hardware and provide primitive I/O services that the operating system and application programs use to manipulate hardware associated with the computer. System setup program 320 is a utility that allows the end user to configure BIOS 310.”

Greene, 3:16-28, Fig. 3.

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Greene, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p style="padding-left: 40px;">“The compressed data is stored in a compressed data block format with the associated location in memory to decompress the compressed data. Thus, the data can be decompressed anywhere in memory of a target computer. For example, the BIOS is decompressed to shadow RAM and the setup program is decompressed to conventional memory.”</p> <p>Greene, Abstract.</p> <p style="padding-left: 40px;">“The decompression program scans the compressed system ROM for compressed data blocks and decompresses the compressed data therein to the associated locations in memory. If compressed data is located in shadow RAM, shadow RAM is enabled for writing and reading with reference to the chipset-specific information in the shadow RAM block table. If compressed data was decompressed to conventional memory space, this space is cleared before exiting the POST process.”</p> <p>Greene, Abstract.</p> <p style="padding-left: 40px;">“Compressed data is stored in a compressed data block comprising the compressed data and various associated information including the location in memory to place the compressed data when decompressed. The compressed system ROM is stored in ROM of a target computer.”</p> <p>Greene, 1:58-63.</p>	

Greene

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

“During the BIOS Power-On Self-Test (POST) process of the target computer, the compressed system ROM image is copied to conventional memory (e.g., RAM), and the decompression program is executed. The decompression program write-enables shadow RAM (with reference to the chipset-specific information in the shadow RAM block table), copies the non-compressible BIOS code image from conventional memory to shadow RAM, and read-enable shadow RAM. The decompression program scans the compressed system ROM image for compressed data blocks and decompresses the compressed data therein to the associated locations in memory.”

Greene, 1:64-2:8.

“In a preferred embodiment, the destination location in memory 100 (e.g., address space) of decompressed data is specified in decompressed data start 722. Thus, compressed data 702 can be placed anywhere in memory 100 upon decompression.”

Greene, 5:53-6:2

“Compressed system ROM image 632 is copied 802 from ROM 130 to conventional memory 110, (e.g., RAM 112).”

Greene, 7:27-29, Fig. 8a.

Greene

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 9 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Greene, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p style="padding-left: 40px;">“The compressed data is stored in a compressed data block format with the associated location in memory to decompress the compressed data. Thus, the data can be decompressed anywhere in memory of a target computer. For example, the BIOS is decompressed to shadow RAM and the setup program is decompressed to conventional memory.”</p> <p>Greene, Abstract.</p> <p style="padding-left: 40px;">“The decompression program scans the compressed system ROM for compressed data blocks and decompresses the compressed data therein to the associated locations in memory. If compressed data is located in shadow RAM, shadow RAM is enabled for writing and reading with reference to the chipset-specific information in the shadow RAM block table. If compressed data was decompressed to conventional memory space, this space is cleared before exiting the POST process.”</p> <p>Greene, Abstract.</p> <p style="padding-left: 40px;">“During the BIOS Power-On Self-Test (POST) process of the target</p>	

Greene

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

computer, the compressed system ROM image is copied to conventional memory (e.g., RAM), and the decompression program is executed. The decompression program write-enables shadow RAM (with reference to the the chipset-specific information in the shadow RAM block table), copies the non-compressible BIOS code image from conventional memory to shadow RAM, and read-enables shadow RAM. The decompression program scans the compressed system ROM image for compressed data blocks and decompresses the compressed data therein to the associated locations in memory. If data is located in shadow RAM, shadow RAM is write-enabled and read-enabled (with reference to the chipset-specific information in the shadow RAM block table). If compressed data was decompressed to conventional memory, this space is cleared before exiting the POST process.”

Greene, 1:64-2:13.

“Referring to FIG. 10, decompression program 422 comprises a decompression algorithm 1102. Decompression algorithm 1102 corresponds to the compression algorithm used (e.g., LZSS or LZARI).”

Greene, 3:66-4:2.

“Compressed system ROM 632 image must be decompressed before the compressed data therein can be used on the target computer. In a preferred embodiment, decompression is done early in the POST process.”

Greene, 7:21-24.

“Program execution control is transferred 804 to decompression program 422 (in non-compressible BIOS code image 520 of compressed system ROM image 632).”

Greene, 7:29-32, Fig. 8a. *See also* 7:33-7:64.

“The decompression scan process repeats 832 until each compressed data block 700 in compressed system ROM image 632 is decompressed. In a preferred embodiment, program execution control is then transferred 834 to BIOS 310, now running in shadow RAM 202. In one embodiment, if data was decompressed to conventional (RAM) memory 110, conventional memory 110 is cleared 836 at the end of the POST process and before the operating system is booted (for compatibility reasons).”

Greene, 7:65-8:21.

Greene

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 11 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Greene, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“BIOS 310 comprises a plurality of routines that initialize the computer hardware and provide primitive I/O services that the operating system and application programs use to manipulate hardware associated with the computer.”</p> <p>Greene, 3:21-25</p> <p style="padding-left: 40px;">“Conventional memory 110 comprises a random access memory (RAM) 112 address space that is set aside for use by operating systems and application programs.”</p> <p>Greene, 2:50-53.</p>	

Greene

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 12 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Greene, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Greene

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 13 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

4. The method of claim 1, further comprising updating the list of boot data.	Greene, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Greene, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Greene

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 15 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Greene, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Greene

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 16 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Greene, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Greene

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

7.1 a digital signal processor (DSP) or controller;	Greene, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.2, 1.3, and 1.4 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

7.2 a cache memory device; and;	Greene, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Greene, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Greene
 “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 20 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Greene, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Greene, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Greene

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 22 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Greene, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Greene discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“BIOS 310 comprises a plurality of routines that initialize the computer hardware and provide primitive I/O services that the operating system and application programs use to manipulate hardware associated with the computer.”

Greene, 3:21-25

“Conventional memory 110 comprises a random access memory (RAM) 112 address space that is set aside for use by operating systems and application programs.”

Greene, 2:50-53.

Greene

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

9.1 maintaining a list of application data associated with an application program;	Greene, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Greene, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Greene

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 25 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Greene, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“BIOS 310 comprises a plurality of routines that initialize the computer hardware and provide primitive I/O services that the operating system and application programs use to manipulate hardware associated with the computer.”</p> <p>Greene, 3:21-25</p> <p style="padding-left: 40px;">“Conventional memory 110 comprises a random access memory (RAM) 112 address space that is set aside for use by operating systems and application programs.”</p> <p>Greene, 2:50-53.</p>	

Greene

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 26 of 54


Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Greene, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Greene discloses this limitation:



Greene, Fig. 5.

“A chipset (platform)-independent method and apparatus for compressing and decompressing a system ROM of a computer (e.g., BIOS, setup program, and one or more option ROMs) are disclosed. The setup program, option ROM, and part of the BIOS are compressed using a lossless compression algorithm. A non-compressible portion of the BIOS includes a decompression algorithm and a shadow RAM

Greene

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

block table of chipset-specific registers and bit patterns to write-enable and read-enable shadow RAM (RAM that is mapped to the ROM address space). The compressed data is stored in a compressed data block format with the associated location in memory to decompress the compressed data.”

Greene, Abstract. *See also* 1:40-1:63.

“During the BIOS Power-On Self-Test (POST) process of the target computer, the compressed system ROM image is copied to conventional memory (e.g., RAM), and the decompression program is executed. The decompression program write-enables shadow RAM (with reference to the chipset-specific information in the shadow RAM block table), copies the non-compressible BIOS code image from conventional memory to shadow RAM, and read-enable shadow RAM. The decompression program scans the compressed system ROM image for compressed data blocks and decompresses the compressed data therein to the associated locations in memory.”

Greene, 1:64-2:8.

“The setup program code, option ROM code, compressible BIOS code, and non-compressible BIOS code are compiled or assembled and linked to create a modified system ROM image. The starting address of the non-compressible BIOS code image in the modified system ROM image is stored. A lossless compression algorithm is used to compress the modified system ROM image (up to the non-compressible BIOS code image address), thereby generating a compressed system ROM image. Compressed data is stored in a compressed data block comprising the compressed data and various associated information including the location in memory to place the compressed data when decompressed. The compressed system ROM is stored in ROM of a target computer.”

Greene, 1:50-63.

“BIOS code 410, and optionally setup program code 430, and one or more option ROM code modules 432, are each developed, written (e.g., in any computer language such as C or Assembly language) and saved in a computer file. Code and data, as referred to herein, are used interchangeably and comprise computer code and/or data. BIOS code 410 is separated 412 into compressible BIOS code 414 and non-compressible BIOS code 420. Non-compressible BIOS code 420 comprises compression-related information table 424, decompression

Greene

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 28 of 54

Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

program 422, and shadow RAM block table 1104.”

Greene, 3:42-52.

“Continuing with FIG. 4, compressible BIOS code 414, non-compressible BIOS code 420 (comprising decompression program 422 (1102, 1106, 1108), compression-related information table 424, and shadow RAM block table 1104), and optionally setup program code 430, and option ROM code module(s) 432, are compiled or assembled and linked 434 to generate a modified system ROM image 440.”

Greene, 4:64-5:3.

“Compression-related information table 424, comprises, for example, a preferred compression algorithm to use when compressing system ROM image 440 (see below step 630). In a preferred embodiment, compression algorithm is a lossless decompression algorithm, for example, LZSS or LZARI, which are commercially available compression/ decompression algorithms.”

Greene, 3:53-59.

“Referring now to FIG. 6, modified system ROM image 440 is input to compression utility 600. Compression utility 600 uses compression-related information table 424 (in modified system ROM image 440) to determine 610 a compression algorithm 612 to use in compressing modified system ROM image 440. As discussed above, compression algorithm 612 can be any lossless compression algorithm, but must correspond to the decompression algorithm (1102 below) used in the system ROM.”

Greene, 5:19-27, Fig. 6.

“Knowing the location of non-compressible BIOS code image 520 in modified system ROM image 440, compression utility 600 uses compression algorithm 612 to compress 630 each compressible image (514, 530, 532) in modified system ROM image 440. Each compressed image is stored in a compressed data block 700.”

Greene, 5:31-36.

Greene

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 29 of 54

Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Greene, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Greene discloses this limitation:

“During the BIOS Power-On Self-Test (POST) process of the target computer, the compressed system ROM image is copied to conventional memory (e.g., RAM), and the decompression program is executed. The decompression program write-enables shadow RAM (with reference to the the chipset-specific information in the shadow RAM block table), copies the non-compressible BIOS code image from conventional memory to shadow RAM, and read-enables shadow RAM. The decompression program scans the compressed system ROM image for compressed data blocks and decompresses the compressed data therein to the associated locations in memory. If data is located in shadow RAM, shadow RAM is write-enabled and read-enabled (with reference to the chipset-specific information in the shadow RAM block table). If compressed data was decompressed to conventional memory, this space is cleared before exiting the POST process.”

Greene, 1:64-2:13.

“Referring to FIG. 10, decompression program 422 comprises a decompression algorithm 1102. Decompression algorithm 1102 corresponds to the compression algorithm used (e.g., LZSS or LZARI).”

Greene, 3:66-4:2.

“Compressed system ROM 632 image must be decompressed before the compressed data therein can be used on the target computer. In a preferred embodiment, decompression is done early in the POST process.”

Greene, 7:21-24.

“Program execution control is transferred 804 to decompression program 422 (in non-compressible BIOS code image 520 of compressed system

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

ROM image 632).”

Greene, 7:29-32, Fig. 8a. *See also* 7:33-7:64.

“The decompression scan process repeats 832 until each compressed data block 700 in compressed system ROM image 632 is decompressed. In a preferred embodiment, program execution control is then transferred 834 to BIOS 310, now running in shadow RAM 202. In one embodiment, if data was decompressed to conventional (RAM) memory 110, conventional memory 110 is cleared 836 at the end of the POST process and before the operating system is booted (for compatibility reasons).”

Greene, 7:65-8:21.

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Greene, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Greene

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 32 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Greene, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A5

Invalidity of U.S. Patent 7,181,608 based on Greene

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Greene, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“A lossless compression algorithm is used to compress the modified system ROM image (up to the non-compressible BIOS code image address), thereby generating a compressed system ROM image.”</p> <p>Greene, 1:54-58.</p> <p style="padding-left: 40px;">“In a preferred embodiment, compression algorithm is a lossless decompression algorithm, for example, LZSS or LZARI, which are commercially available compression/ decompression algorithms. In general, LZSS decompresses faster than LZARI. LZARI generally compresses data better (smaller) than LZSS. For performance reasons, it is suggested that LZARI decompression code be used with an Intel 80486 or better CPU.”</p> <p>Greene, 3:56-63.</p> <p style="padding-left: 40px;">“Referring to FIG. 10, decompression program 422 comprises a decompression algorithm 1102. Decompression algorithm 1102 corresponds to the compression algorithm used (e.g., LZSS or LZARI).”</p> <p>Greene, 3:66-4:2.</p> <p style="padding-left: 40px;">“As discussed above, compression algorithm 612 can be any lossless compression algorithm, but must correspond to the decompression algorithm (1102 below) used in the system ROM.”</p> <p>Greene, 5:24-27.</p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Greene, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“A lossless compression algorithm is used to compress the modified system ROM image (up to the non-compressible BIOS code image address), thereby generating a compressed system ROM image.”</p> <p>Greene, 1:54-58.</p> <p style="padding-left: 40px;">“Referring now to FIG. 6, modified system ROM image 440 is input to compression utility 600. Compression utility 600 uses compression-related information table 424 (in modified system ROM image 440) to determine 610 a compression algorithm 612 to use in compressing modified system ROM image 440. As discussed above, compression algorithm 612 can be any lossless compression algorithm, but must correspond to the decompression algorithm (1102 below) used in the system ROM.”</p> <p>Greene, 5:19-27, Fig. 6.</p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Greene, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Greene, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

22.1 maintaining a list of boot data used for booting a computer system;.	Greene, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

22.2 initializing a central processing unit of the computer system;.	Greene, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;</p>	<p>Greene, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Greene, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Greene

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 41 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Greene, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Greene, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Greene, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 16 and 22 above.</i></p>	

Greene

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 44 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

27.1 a boot device..	Greene, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

27.2 a processor..	Greene, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

27.3 cache memory; and.	Greene, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

27.4 non-volatile memory for storing logic code for use by the processor,..	Greene, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Greene, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and</p>	<p>Greene, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Greene, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Greene, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Greene
 “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 52 of 54

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Greene, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A5
Invalidity of U.S. Patent 7,181,608 based on Greene

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Greene, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Greene discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Appendix A6

Invalidity of U.S. Patent 7,181,608 based on Hillis

U.S. Patent No. 6,421,776 to Hillis (“Hillis”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:	Hillis, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p style="padding-left: 40px;">“Another advantage is in reducing the time required for bootstrapping.”</p> <p>Hillis, 3:20-21.</p> <p style="padding-left: 40px;">“As has been described, this invention enables compression of most of the contents of the BIOS ROM and boot strapping of the system upon BIOS code decompression, by storing only the initial portion of the POST code in BIOS ROM, sufficient to enable the system memory.”</p> <p>Hillis, 7:66-8:3.</p>	

Hillis

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

1.1 maintaining a list of boot data used for booting a computer system;	Hillis, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p style="padding-left: 40px;">“After locating a disk with a valid boot record, the BIOS program reads the data stored on the first sector of the disk, and copies that data to specific locations in RAM. This information, found in the same location on every formatted disk, constitutes the DOS boot record. The BIOS then passes control to the boot record which instructs the PC on how to load the two hidden operating system files to RAM (the files named IBMBIO.COM and IBMDOS.COM on IBM computers). After loading other operating system files into RAM to carry out the rest of the boot up sequence, the boot record is no longer needed.”</p> <p>Hillis, 1:46-56.</p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Hillis, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p style="padding-left: 40px;">“Upon system initialization during a cold boot, the uncompressed portion of POST is executed from the ROM to enable the system memory, and then an image of the BIOS code is written to shadow memory.”</p> <p>Hillis, Abstract.</p> <p style="padding-left: 40px;">“In accordance with an aspect of the invention, the portion of the BIOS code that is uncompressed in ROM includes an initial portion of a power on system test (POST) code which is sufficient to enable the system memory, a remaining portion of which is compressed.”</p> <p>Hillis, 3:44-48.</p> <p style="padding-left: 40px;">“Upon cold boot, the initial portion POST is read directly from ROM to enable the system memory, and then an image of the entire BIOS code, the major portion of which is in compressed form, is written to RAM in the system memory, and control is transferred to the image.”</p> <p>Hillis, 3:54-58.</p> <p style="padding-left: 40px;">“The phase 1 POST code, which is stored in uncompressed (unpacked) form, consists of only that portion of POST that is necessary to enable the system memory. That is, under conventional BIOS protocol, the initial portion of POST is first read from the BIOS ROM to enable or “wake up” the system memory, usually composed of CMOS type random access semiconductor memory.”</p> <p>Hillis, 3:42-48.</p> <p style="padding-left: 40px;">“As shall be described in more detail hereinafter, upon system initialization (bootstrapping), an image of the BIOS ROM is copied to the</p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

upper 128 kbyte region of system memory, or shadow RAM, from Where system execution takes place for higher operating speed.”

Hillis: 6:1-4.

See also Hillis, 6:16-49.

Appendix A6

Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Hillis, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p style="padding-left: 40px;">“To increase the effective capacity of BIOS, an initial portion of the power on system reset (POST) code that is required to enable the system memory is stored in ROM in uncompressed form, and substantially the remaining portion of the BIOS code is stored in compressed form.”</p> <p>Hillis, Abstract.</p> <p style="padding-left: 40px;">“Upon system initialization during a cold boot, the uncompressed portion of POST is executed from the ROM to enable the system memory, and then an image of the BIOS code is written to shadow memory.”</p> <p>Hillis, Abstract.</p> <p style="padding-left: 40px;">“In accordance with an important aspect of the invention, an initial portion of the BIOS code that is required to enable the system memory is in uncompressed form and a remaining portion thereof for carrying out prescribed functions including converting operating signals developed by an operating system executed by the CPU into electrical signals compatible with devices that are responsive to signals provided by the CPU to the system bus, is in compressed form.”</p> <p>Hillis, 3:36-43.</p> <p style="padding-left: 40px;">“To reduce the time required for decompression of BIOS code, the code</p>	

Hillis

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 6 of 53

Appendix A6

Invalidity of U.S. Patent 7,181,608 based on Hillis

is transferred from ROM to the system memory in compressed form.”

Hillis, 3:49-51.

“Upon cold boot, the initial portion POST is read directly from ROM to enable the system memory, and then an image of the entire BIOS code, the major portion of which is in compressed form, is written to RAM in the system memory, and control is transferred to the image.”

Hillis, 3:54-58.

“The next layers of the BIOS ROM consist of compressed set-up data, including descriptive text, and compressed setup code. Next, all but the initial portion of the power on system test (POST) code (termed “phase 2 POST herein”) is stored in compressed form, the initial portion of POST (termed “phase 1 POST”) being stored in the next lower layer of BIOS ROM.”

Hillis, 5:35-41.

“Then, all the remaining portion of POST and other BIOS code are copied to memory in a region thereof termed “shadow RAM” or “shadow memory.”

Hillis, 5:48-55.

“As shall be described in more detail hereinafter, upon system initialization (bootstrapping), an image of the BIOS ROM is copied to the upper 128 kbyte region of system memory, or shadow RAM, from where system execution takes place for higher operating speed. Shadowing of the BIOS is well known. In accordance with the invention, however, most of the BIOS code is stored in ROM in compressed form.”

Hillis, 6:1-8.

“Next, for improved performance the entire ROM image is transferred to the system memory (step 50) and the microprocessor cache is turned on (step 52). Control of the system is now transferred to the RAM image of POST, shown in FIG. 4 (step 54).”

Hillis, 6:50-54.

“Next, the uncompressed images are copied from the current region of system RAM back into the shadow RAM (step 58)”

Hillis

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 7 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

Hillis, 6:61-63.

“As has been described, this invention enables compression of most of the contents of the BIOS ROM and boot strapping of the system upon BIOS code decompression, by storing only the initial portion of the POST code in BIOS ROM, sufficient to enable the system memory.”

Hillis, 7:66-8:3.

Hillis

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 8 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Hillis, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p style="padding-left: 40px;">“As BIOS code is needed during the remainder of the boot, the code is selectively decompressed from the shadow memory to another region of the system memory to which control is transferred.”</p> <p>Hillis, Abstract.</p> <p style="padding-left: 40px;">“A further advantage is in performing BIOS code decompression under different boot sceneries, cold and warm, and upon memory conditions of real and protect.”</p> <p>Hillis, 3:21-24.</p> <p style="padding-left: 40px;">“Then, after a jump from one location of the system memory to another, decompression of the code takes place.”</p> <p>Hillis, 3:51-53.</p> <p style="padding-left: 40px;">“As needed, portions of the BIOS code including POST, Setup (if invoked) and then other BIOS routines are selectively decompressed</p>	

Hillis

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Appendix A6

Invalidity of U.S. Patent 7,181,608 based on Hillis

from the shadow memory to another location of the system memory. Normal execution of POST and BIOS then proceeds until the boot is completed.”

Hillis, 3:58-63.

“Mapping from the BIOS ROM to the system memory is followed by decompression only of those BIOS routines that are necessary. Referring to FIG. 5 depicting the BIOS decompressed shadow RAM image, the upper 64K of shadow memory contains decompressed BIOS code, the lowest 32K portion of the upper 128 kbyte block contains decompressed phase 2 POST code, decompressed set-up data and code reside at the lowest 128K in system memory, and decompressed video and SES reside as shown.”

Hillis, 6:8-16.

“As BIOS routines are needed, they are now selectively decompressed from system RAM to system RAM (step 56). The POST may be decompressed into any other region of RAM within or outside the system RAM range of addresses including the region ultimately to be occupied by the operating system.”

Hillis, 6:55-60.

“Decompression occurs selectively in a similar manner for other compressed images of the BIOS code, other than setup which in this example has not yet been called (step 60). Control of the system is transferred to the shadow image of POST (step 62). Execution of POST continues.”

Hillis, 6:63-7:1.

“As has been described, this invention enables compression of most of the contents of the BIOS ROM and boot strapping of the system upon BIOS code decompression, by storing only the initial portion of the POST code in BIOS ROM, sufficient to enable the system memory.”

Hillis, 7:66-8:3.

Hillis

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 10 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Hillis, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“Next loaded from the boot disk into RAM is the file COMMAND.COM which is an operating system file containing, among other functions, fundamental DOS commands used throughout application program execution, and a file named AUTOEXECBAT created by the user and containing a series of DOS batch file commands or program names to be executed by the PC each time the computer is turned on.”</p> <p>Hillis, 1:65-2:5.</p> <p style="padding-left: 40px;">“This is followed in the same region of memory by the operating system, such as DOS, followed by any application programs.”</p> <p>Hillis, 2:14-16.</p>	

Hillis

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Hillis, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The computer 10 which preferably, but not necessarily, is of a type utilizing an IBM Personal Computer or similar system, includes a console housing 12 within which circuit boards containing the necessary circuitry including microprocessor and BIOS chips, controllers, random access memory and other hardware are arranged.”</p> <p>Hillis, 5:6-11.</p> <p style="padding-left: 40px;">“Data are stored in floppy, CD-ROM and hard disk drives 28, 32 and 34 for access by the CPU 24 through corresponding controllers 30. Display 14 is connected to the system bus 22 through a video controller 36.”</p> <p>Hillis, 5:20-25.</p>	

Hillis

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 12 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

4. The method of claim 1, further comprising updating the list of boot data.	Hillis, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Hillis

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 13 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Hillis, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Hillis

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 14 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Hillis, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Hillis

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 15 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Hillis, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Hillis

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

7.1 a digital signal processor (DSP) or controller;	Hillis, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The computer 10 which preferably, but not necessarily, is of a type utilizing an IBM Personal Computer or similar system, includes a console housing 12 within which circuit boards containing the necessary circuitry including microprocessor and BIOS chips, controllers, random access memory and other hardware are arranged.”</p> <p>Hillis, 5:6-11.</p> <p style="padding-left: 40px;">“Data are stored in floppy, CD-ROM and hard disk drives 28, 32 and 34 for access by the CPU 24 through corresponding controllers 30. Display 14 is connected to the system bus 22 through a video controller 36.”</p> <p>Hillis, 5:20-25.</p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

7.2 a cache memory device; and;	Hillis, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Hillis, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Hillis

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 19 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Hillis, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Hillis, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Hillis

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 21 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Hillis, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Hillis discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“Next loaded from the boot disk into RAM is the file COMMAND.COM which is an operating system file containing, among other functions, fundamental DOS commands used throughout application program execution, and a file named AUTOEXECBAT created by the user and containing a series of DOS batch file commands or program names to be executed by the PC each time the computer is turned on.”

Hillis, 1:65-2:5.

“This is followed in the same region of memory by the operating system, such as DOS, followed by any application programs.”

Hillis

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

Hillis, 2:14-16.

Hillis

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 23 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

9.1 maintaining a list of application data associated with an application program;	Hillis, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Hillis, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Hillis

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 25 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Hillis, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Hillis discloses this limitation:

See Claims 1.4, 2, and 8 above.

See also

“Next loaded from the boot disk into RAM is the file COMMAND.COM which is an operating system file containing, among other functions, fundamental DOS commands used throughout application program execution, and a file named AUTOEXECBAT created by the user and containing a series of DOS batch file commands or program names to be executed by the PC each time the computer is turned on.”

Hillis, 1:65-2:5.

“This is followed in the same region of memory by the operating system, such as DOS, followed by any application programs.”

Hillis, 2:14-16.

Hillis

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Hillis, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Hillis discloses this limitation:

“To increase the effective capacity of BIOS, an initial portion of the power on system reset (POST) code that is required to enable the system memory is stored in ROM in uncompressed form, and substantially the remaining portion of the BIOS code is stored in compressed form.”

Hillis, Abstract.

“After locating a disk with a valid boot record, the BIOS program reads the data stored on the first sector of the disk, and copies that data to specific locations in RAM. This information, found in the same location on every formatted disk, constitutes the DOS boot record. The BIOS then passes control to the boot record which instructs the PC on how to load the two hidden operating system files to RAM (the files named IBMBIO.COM and IBMDOS.COM on IBM computers). After loading other operating system files into RAM to carry out the rest of the boot up sequence, the boot record is no longer needed.”

Hillis, 1:46-56.

“In accordance with an important aspect of the invention, an initial portion of the BIOS code that is required to enable the system memory is in uncompressed form and a remaining portion thereof for carrying out prescribed functions including converting operating signals developed by an operating system executed by the CPU into electrical signals compatible with devices that are responsive to signals provided by the CPU to the system bus, is in compressed form.”

Hillis

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

Hillis, 3:36-43.

“The next layers of the BIOS ROM consist of compressed set-up data, including descriptive text, and compressed setup code. Next, all but the initial portion of the power on system test (POST) code (termed “phase 2 POST herein”) is stored in compressed form, the initial portion of POST (termed “phase 1 POST”) being stored in the next lower layer of BIOS ROM.”

Hillis, 5:35-41.

“As shall be described in more detail hereinafter, upon system initialization (bootstrapping), an image of the BIOS ROM is copied to the upper 128 kbyte region of system memory, or shadow RAM, from where system execution takes place for higher operating speed. Shadowing of the BIOS is well known. In accordance with the invention, however, most of the BIOS code is stored in ROM in compressed form.”

Hillis, 6:1-8.

“As has been described, this invention enables compression of most of the contents of the BIOS ROM and boot strapping of the system upon BIOS code decompression, by storing only the initial portion of the POST code in BIOS ROM, sufficient to enable the system memory.”

Hillis, 7:66-8:3.

Hillis

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 28 of 53

Appendix A6

Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Hillis, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p style="padding-left: 40px;">“A further advantage is in performing BIOS code decompression under different boot sceneries, cold and warm, and upon memory conditions of real and protect.”</p> <p>Hillis, 3:21-24.</p> <p style="padding-left: 40px;">“As needed, portions of the BIOS code including POST, Setup (if invoked) and then other BIOS routines are selectively decompressed from the shadow memory to another location of the system memory. Normal execution of POST and BIOS then proceeds until the boot is completed.”</p> <p>Hillis, 3:58-63.</p> <p style="padding-left: 40px;">“As BIOS routines are needed, they are now selectively decompressed from system RAM to system RAM (step 56). The POST may be decompressed into any other region of RAM within or outside the system RAM range of addresses including the region ultimately to be occupied by the operating system.”</p> <p>Hillis, 6:55-60.</p> <p style="padding-left: 40px;">“Decompression occurs selectively in a similar manner for other compressed images of the BIOS code, other than setup which in this example has not yet been called (step 60). Control of the system is transferred to the shadow image of POST (step 62).”</p> <p>Hillis, 6:63-67.</p> <p style="padding-left: 40px;">“As has been described, this invention enables compression of most of the contents of the BIOS ROM and boot strapping of the system upon BIOS code decompression, by storing only the initial portion of the POST</p>	

Hillis

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 29 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

code in BIOS ROM, sufficient to enable the system memory.”

Hillis, 7:66-8:3.

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Hillis, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Hillis

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 31 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Hillis, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Hillis

“The method of claim 1, wherein the compressed boot data is accessed via direct memory access.”

Claim 13

Page 32 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Hillis, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“Compression of set-up data and code, phase 2 POST, video, Smart Energy System (TM) and BIOS code is carried out by any commercially available LZ-1 or LZ-2 algorithm, such as the techniques identified in US. Pat. Nos. 4,701,745 and 5,016,009, incorporated herein by reference. Other suitable compression and decompression algorithms, can be used, however.”</p> <p>Hillis, 5:61-67.</p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Hillis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“As has been described, this invention enables compression of most of the contents of the BIOS ROM and boot strapping of the system upon BIOS code decompression, by storing only the initial portion of the POST code in BIOS ROM, sufficient to enable the system memory.”</p> <p>Hillis, 7:66-8:3.</p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Hillis, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Hillis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

22.1 maintaining a list of boot data used for booting a computer system;.	Hillis, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

22.2 initializing a central processing unit of the computer system;	Hillis, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Hillis, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Hillis

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 39 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Hillis, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Hillis

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 40 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Hillis, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Hillis, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Hillis

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 42 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Hillis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 16 and 22 above.</i></p>	

Hillis

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 43 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

27.1 a boot device..	Hillis, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

27.2 a processor..	Hillis, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

27.3 cache memory; and.	Hillis, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

27.4 non-volatile memory for storing logic code for use by the processor,..	Hillis, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Hillis, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Hillis, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Hillis, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Hillis, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Hillis

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 51 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Hillis, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Hillis

“The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 29

Page 52 of 53

Appendix A6
Invalidity of U.S. Patent 7,181,608 based on Hillis

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Hillis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hillis discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Hillis

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 53 of 53

Appendix A7

Invalidity of U.S. Patent 7,181,608 based on Horning

U.S. Patent No. 5,420,998 to Horning (“Horning”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.


Appendix A7 Invalidity of U.S. Patent 7,181,608 based on Horning

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:

Horning, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Horning discloses this limitation:



Horning, Fig. 1. See also Horning, 2:42-4:15, 4:42-68.

“Various strategies have been devised to increase the data transfer rate of hard disk technology. One such strategy combines a relatively small volatile solid state data cache together with a hard disk such that data items that are most frequently accessed are maintained in the cache. Since such a cache has a substantially higher data transfer rate than a

Horning

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

hard disk, a significant increase in host data processing efficiency can be obtained.”

Horning, 1:19-27.

“In summary, by coalescing a hard disk drive and a solid state disk drive into a single unit, this invention provides a large non-volatile data store and a smaller data store with extremely fast data transfers for data known to be accessed frequently.”

Horning, 3:59-63.

“The hard disk 42 data source provides persistent or nonvolatile data storage together with the necessary data accessing mechanisms and logic for reading and writing data. The buffer memory 50 is preferably solid state memory providing data storage plus data transfer rates much higher than the hard disk 42, in fact, preferably rates greater than the transfer rate of the host 18. Thus, both the cache memory 54 and the SSD memory 58 are intended to supply storage for those data items that are accessed frequently by the host 18. The cache memory 54 stores frequently accessed copies of hard disk 42 data items, preferably without any control bits relating to hard disk 42 data formatting. The SSD memory 58 stores frequently accessed data items in a “disk-like” format.”

Horning, 5:17-31.

Horning

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Horning, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p style="padding-left: 40px;">“The hard disk 42 data source provides persistent or nonvolatile data storage together with the necessary data accessing mechanisms and logic for reading and writing data. The buffer memory 50 is preferably solid state memory providing data storage plus data transfer rates much higher than the hard disk 42, in fact, preferably rates greater than the transfer rate of the host 18. Thus, both the cache memory 54 and the SSD memory 58 are intended to supply storage for those data items that are accessed frequently by the host 18. The cache memory 54 stores frequently accessed copies of hard disk 42 data items, preferably without any control bits relating to hard disk 42 data formatting. The SSD memory 58 stores frequently accessed data items in a “disk-like” format.”</p> <p>Horning, 5:17-31.</p> <p style="padding-left: 40px;">“Depending on the dual disk drive 10 configuration, the microcode instructions for the processor 30 can reside in either a read only memory (ROM) associated with processor 30 or, alternatively, the microcode can reside on the hard disk 42.”</p> <p>Horning, 7:46-50, Fig. 2.</p> <p style="padding-left: 40px;">“In step 68, the processor 30 requests the disk data transfer unit 38 to retrieve the SSD memory 58, or more generally the buffer memory 50, configuration parameter values from a manufacturer specified location on the hard disk 42.”</p> <p>Horning, 7:59-63. <i>See also</i> Horning, 7:59-8:2.</p> <p style="padding-left: 40px;">“The configuring is similar to step 220 in Fig. 4 in that it includes providing the cache/SSD data transfer unit 46 with: (i) the number of blocks to be read, “blk_cnt,” (ii) the initial header location address, in the</p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

SSD memory 58 where the data is to be read as determined from the physical address established in step 312 above, (iii) the expected value of the sector header at this location, and (iv) a signal indicating that the data to be received from the SSD memory 58 is to be transferred to the host 18 without header and error correction bits.”

Horning, 13:2-12.

Appendix A7


Invalidity of U.S. Patent 7,181,608 based on Horning

1.2 initializing a central processing unit of the computer system;

Horning, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Horning discloses this limitation:



Horning, Fig. 1.

“Additional software is also provided to initialize the dual disk drive and to assure SSD data integrity upon power failure. To make the initialization of the dual disk drive as simple as possible for system administration personnel, the initialization procedure has been constructed so that the dual disk drive can be initialized comparable to a conventional hard disk drive. In this case, the parameters for configuring the dual disk drive are supplied with default values during dual disk drive

Horning

“initializing a central processing unit of the computer system;”

Claim 1.2

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

initialization.”

Horning, 3:19-28. *See also*, Horning, 3:28-35.

“Returning to the controller 22, it includes: a host interface 26, a buffer controller 34, a disk data transfer unit 38 and a processor 30.”

Horning, 5:49-52.

“Referring now to FIG. 2, a preferred procedure is presented for initialization of the dual disk drive 10. In step 60 a user physically switches on power to the dual disk drive 10. Assuming the data connection between the dual disk drive 10 and the host 18 has been physically established, the user preferably activates all further initialization tasks from the host 18. In step 64, both the hard disk 42 and the processor 30 become fully functional. That is, the hard disk 42 is directed to spin-up (i.e. accelerate rotation of its included magnetic storage disk until the proper rotation rate is attained to allow data to be transferred) and the processor 30 is directed to boot-up.”

Horning, 7:34-46, Fig. 2.

“If the microcode resides in ROM, then the processor 30 can boot-up simultaneously with the hard disk 42 spin-up. Otherwise, the processor 30 boot-up will occur immediately after spin-up and the microcode is downloaded into processor 30.”

Horning, 7:50-55.

“Upon completion of the SSD memory 58 formatting, the cache/SSD data transfer unit 46 interrupts the processor 30 signaling that SSD memory 58 initialization is complete.”

Horning, 8:16-19.


Appendix A7 Invalidity of U.S. Patent 7,181,608 based on Horning

1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and

Horning, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Horning discloses this limitation:



Horning, Fig. 1.

Horning

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A7

Invalidity of U.S. Patent 7,181,608 based on Horning

“The solid state buffer memory, normally used as a data cache in a conventional hard disk drive, in accordance with the present invention, is partitioned into two portions one portion remains as the hard disk data cache as in the conventional hard disk drive configuration while the other portion is used as a memory for an SSD such that the SSD memory is considered by the host to be an entirely separate storage device from that of the hard disk.”

Horning, 2:46-55.

“The hard disk 42 data source provides persistent or nonvolatile data storage together with the necessary data accessing mechanisms and logic for reading and writing data. The buffer memory 50 is preferably solid state memory providing data storage plus data transfer rates much higher than the hard disk 42, in fact, preferably rates greater than the transfer rate of the host 18. Thus, both the cache memory 54 and the SSD memory 58 are intended to supply storage for those data items that are accessed frequently by the host 18. The cache memory 54 stores frequently accessed copies of hard disk 42 data items, preferably without any control bits relating to hard disk 42 data formatting. The SSD memory 58 stores frequently accessed data items in a “disk-like” format.”

Horning, 5:17-31.

“If the data transfer is directed to a hard disk 42 location, then preferably the transfer must be through the cache memory 54 regardless of whether the host request is a read or write. That is, if a data read is requested then a- valid copy of the requested data must either reside in the cache memory 54 or be transferred into the cache memory 54 from the hard disk 42 via the disk data transfer unit 38, the buffer controller 34 and the cache/SSD data transfer unit 46. In any case, the requested data is subsequently transferred from the cache memory 54 to the host 18, via the cache/SSD data transfer unit 46, the buffer controller 34 and the host interface 26.”

Horning, 6:33-45.

“Of course, there are well known caching strategies that can be employed to facilitate these data transfers.”

Horning, 6:52-54. *See also* Horning, 6:54-7:12.

“If the microcode resides in ROM, then the processor 30 can boot-up simultaneously with the hard disk 42 spin-up. Otherwise, the processor

Horning

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 9 of 59

Appendix A7

Invalidity of U.S. Patent 7,181,608 based on Horning

30 boot-up will occur immediately after spin-up and the microcode is downloaded into processor 30.”

Horning, 7:50-55.

“In step 68, the processor 30 requests the disk data transfer unit 38 to retrieve the SSD memory 58, or more generally the buffer memory 50, configuration parameter values from a manufacturer specified location on the hard disk 42.”

Horning, 7:59-63. *See also* Horning, 7:59-8:2.

“Referring to FIG. 5B, in step 324 the processor 30 configures the host interface 26 and the buffer controller 34 to transfer “blk_” number of data blocks from the cache/SSD data transfer unit 46 to the host 18. In step 328, the processor 30 instructs the host interface 26, the buffer controller 34 and the cache/SSD data transfer unit 46 to transfer data from the SSD memory 58 to the host 19. The requested data is transferred from the SSD memory 58 through the cache/SSD data transfer unit 46 a sector at a time.”

Horning, 13:12-22.

“In this step the processor 30 determines whether or not a current version of the data to be read is in the cache 54. If so, then in step 344, the processor assigns the address of the data cache location to the variable, -“cache_loc.” In step 348, the processor 30 configures the cache/SSD data transfer unit 46 to read “blk_cnt” data blocks from the cache 54 and transfer them to the buffer controller 34 without any modification or formatting. In step 352, the processor 30 configures the host interface 26 and the buffer controller 34 to transfer “blk_cnt” number of data blocks from the cache/SSD data transfer unit 46 to the host 18. Referring to FIG. 5C, in step 356, the processor 30 instructs the host interface 26, the buffer controller 34 and the cache/SSD data transfer unit 46 to transfer the data blocks from the cache 54 to the host 18.”

Horning, 13:47-62, Fig. 5A-5C.

“In step 364, the processor 30 determines a cache location where the data can be written from the hard disk 42 and assigns the address of this location to “cache_loc.” In step 368, the processor 30 configures the buffer controller 34 and the cache/SSD data transfer unit 46 to transfer “blk_cnt” number of data blocks from the disk data transfer unit 38 to the cache 54. Note, in this step, the cache/SSD data transfer unit 46 is

Horning

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 10 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

configured to write the data to the cache 54 without any modification or formatting. In step 372, the processor 30 waits for an interrupt from the disk data transfer unit 38 indicating the seek command has completed and successfully located the data to be read. In step 376, the processor instructs the disk transfer unit 38, the buffer controller 34 and the cache/SSD data transfer unit 42 to transfer the data located on the hard disk 42 to the cache 54. Preferably after a predetermined number of data bytes have been transferred to the cache 54, the host interface 26, the buffer controller 34 and the cache/SSD data transfer unit 46 will commence multiplexing the data transfer to the cache 54 with an additional data transfer of this same data from the cache 54 to the host 18.”

Horning, 14:1-23, Fig. 5A-5C.

Horning

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 11 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Horning, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p style="padding-left: 40px;">“The solid state buffer memory, normally used as a data cache in a conventional hard disk drive, in accordance with the present invention, is partitioned into two portions one portion remains as the hard disk data cache as in the conventional hard disk drive configuration while the other portion is used as a memory for an SSD such that the SSD memory is considered by the host to be an entirely separate storage device from that of the hard disk.”</p> <p>Horning, 2:46-55.</p> <p style="padding-left: 40px;">“The hard disk 42 data source provides persistent or nonvolatile data storage together with the necessary data accessing mechanisms and logic for reading and writing data. The buffer memory 50 is preferably solid state memory providing data storage plus data transfer rates much higher than the hard disk 42, in fact, preferably rates greater than the transfer rate of the host 18. Thus, both the cache memory 54 and the SSD memory 58 are intended to supply storage for those data items that are accessed frequently by the host 18. The cache memory 54 stores frequently accessed copies of hard disk 42 data items, preferably without any control</p>	

Horning

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A7

Invalidity of U.S. Patent 7,181,608 based on Horning

bits relating to hard disk 42 data formatting. The SSD memory 58 stores frequently accessed data items in a “disk-like” format.”

Horning, 5:17-31.

“If the data transfer is directed to a hard disk 42 location, then preferably the transfer must be through the cache memory 54 regardless of whether the host request is a read or write. That is, if a data read is requested then a- valid copy of the requested data must either reside in the cache memory 54 or be transferred into the cache memory 54 from the hard disk 42 via the disk data transfer unit 38, the buffer controller 34 and the cache/SSD data transfer unit 46. In any case, the requested data is subsequently transferred from the cache memory 54 to the host 18, via the cache/SSD data transfer unit 46, the buffer controller 34 and the host interface 26.”

Horning, 6:33-45.

“Of course, there are well known caching strategies that can be employed to facilitate these data transfers.”

Horning, 6:52-54. *See also* Horning, 6:54-7:12.

“If the microcode resides in ROM, then the processor 30 can boot-up simultaneously with the hard disk 42 spin-up. Otherwise, the processor 30 boot-up will occur immediately after spin-up and the microcode is downloaded into processor 30.”

Horning, 7:50-55.

“In step 68, the processor 30 requests the disk data transfer unit 38 to retrieve the SSD memory 58, or more generally the buffer memory 50, configuration parameter values from a manufacturer specified location on the hard disk 42.”

Horning, 7:59-63. *See also* Horning, 7:59-8:2.

“Referring to FIG. 5B, in step 324 the processor 30 configures the host interface 26 and the buffer controller 34 to transfer “blk_” number of data blocks from the cache/SSD data transfer unit 46 to the host 18. In step 328, the processor 30 instructs the host interface 26, the buffer controller 34 and the cache/SSD data transfer unit 46 to transfer data from the SSD memory 58 to the host 19. The requested data is transferred from the SSD memory 58 through the cache/SSD data transfer unit 46 a sector at a time.”

Horning

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A7

Invalidity of U.S. Patent 7,181,608 based on Horning

Horning, 13:12-22.

“In this step the processor 30 determines whether or not a current version of the data to be read is in the cache 54. If so, then in step 344, the processor assigns the address of the data cache location to the variable, -“cache_loc.” In step 348, the processor 30 configures the cache/SSD data transfer unit 46 to read “blk_cnt” data blocks from the cache 54 and transfer them to the buffer controller 34 without any modification or formatting. In step 352, the processor 30 configures the host interface 26 and the buffer controller 34 to transfer “blk_cnt” number of data blocks from the cache/SSD data transfer unit 46 to the host 18. Referring to FIG. SC, in step 356, the processor 30 instructs the host interface 26, the buffer controller 34 and the cache/SSD data transfer unit 46 to transfer the data blocks from the cache 54 to the host 18.”

Horning, 13:47-62, Fig. 5A-5C.

“In step 364, the processor 30 determines a cache location where the data can be written from the hard disk 42 and assigns the address of this location to “cache_loc.” In step 368, the processor 30 configures the buffer controller 34 and the cache/SSD data transfer unit 46 to transfer “blk_cnt” number of data blocks from the disk data transfer unit 38 to the cache 54. Note, in this step, the cache/SSD data transfer unit 46 is configured to write the data to the cache 54 without any modification or formatting. In step 372, the processor 30 waits for an interrupt from the disk data transfer unit 38 indicating the seek command has completed and successfully located the data to be read. In step 376, the processor instructs the disk transfer unit 38, the buffer controller 34 and the cache/SSD data transfer unit 42 to transfer the data located on the hard disk 42 to the cache 54. Preferably after a predetermined number of data bytes have been transferred to the cache 54, the host interface 26, the buffer controller 34 and the cache/SSD data transfer unit 46 will commence multiplexing the data transfer to the cache 54 with an additional data transfer of this same data from the cache 54 to the host 18.”

Horning, 14:1-23, Fig. 5A-5C.

Horning

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 14 of 59

Appendix A7

Invalidity of U.S. Patent 7,181,608 based on Horning

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Horning, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“In particular, since most of the information for anticipating future data requirements of host applications reside in the host, for most efficient cache use, the host must make decisions as to what data should be retained in the cache.”</p> <p>Horning, 1:31-35.</p> <p style="padding-left: 40px;">“The embodiment described hereinabove is further intended to explain the best mode presently known of practicing the invention and to enable other skilled in the art to utilized the invention is such, or other embodiments, and with the various modifications required by their particular application or uses of the invention. It is intended that the appended claims be construed to include alternative embodiments to the extent permitted by the prior art.”</p> <p>Horning, 14:47-55.</p>	

Horning

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A7 Invalidity of U.S. Patent 7,181,608 based on Horning

3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.


Horning, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Horning discloses this limitation:

See Claims 1.3, and 1.4 above.

See also



Horning, Fig. 1. See also Fig. 4B, 4C, 5B, 5C.

“The disk controller, therefore, is left with the responsibility of managing the data transfer between the cache, the hard disk and the

Horning

Claim 3

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

host. In such cases the controller usually supplies a relatively simple, and less than optimal, data caching strategy such as the strategy where the most recently accessed data is always stored in the cache regardless of the access frequency.”

Horning, 1:42-49. *See also* Horning, 2:14-26, 3:50-51, 4:4-6, 5:5-17, 5:42-6:10, 6:37-7:18, 10:37-14:29.

Horning

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 17 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

4. The method of claim 1, further comprising updating the list of boot data.	Horning, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Horning

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 18 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Horning, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Horning, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Horning

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Horning, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Horning

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A7 Invalidity of U.S. Patent 7,181,608 based on Horning

7.1 a digital signal processor (DSP) or controller;


Horning, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Horning discloses this limitation:

See Claims 1.2, 1.3, and 1.4 above.

See also



Horning, Fig. 1. See also Fig. 4B, 4C, 5B, 5C

“The disk controller, therefore, is left with the responsibility of managing the data transfer between the cache, the hard disk and the host. In such cases the controller usually supplies a relatively simple, and less than optimal, data caching strategy such as the strategy where the most

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

recently accessed data is always stored in the cache regardless of the access frequency.”

Horning, 1:42-49. *See also* Horning, 2:14-26, 3:50-51, 4:4-6, 5:5-17, 5:42-6:10, 6:37-7:18, 10:37-14:29.

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

7.2 a cache memory device; and;	Horning, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Horning, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Horning

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 25 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Horning, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Horning, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Horning

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Horning, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Horning discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“In particular, since most of the information for anticipating future data requirements of host applications reside in the host, for most efficient cache use, the host must make decisions as to what data should be retained in the cache.”

Horning, 1:31-35.

“The embodiment described hereinabove is further intended to explain the best mode presently known of practicing the invention and to enable other skilled in the art to utilized the invention is such, or other embodiments, and with the various modifications required by their particular application or uses of the invention. It is intended that the appended claims be construed to include alternative embodiments to the

Horning

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

extent permitted by the prior art.”

Horning, 14:47-55

Horning

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 29 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

9.1 maintaining a list of application data associated with an application program;	Horning, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Horning, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Horning

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 31 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Horning, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Horning discloses this limitation:

See Claims 1.4, 2, and 8 above.

See also

“In particular, since most of the information for anticipating future data requirements of host applications reside in the host, for most efficient cache use, the host must make decisions as to what data should be retained in the cache.”

Horning, 1:31-35.

“The embodiment described hereinabove is further intended to explain the best mode presently known of practicing the invention and to enable other skilled in the art to utilized the invention is such, or other embodiments, and with the various modifications required by their particular application or uses of the invention. It is intended that the appended claims be construed to include alternative embodiments to the extent permitted by the prior art.”

Horning, 14:47-55.

Horning

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

data”

Appendix A7

Invalidity of U.S. Patent 7,181,608 based on Horning

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Horning, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Horning discloses this limitation:

“The hard disk 42 data source provides persistent or nonvolatile data storage together with the necessary data accessing mechanisms and logic for reading and writing data. The buffer memory 50 is preferably solid state memory providing data storage plus data transfer rates much higher than the hard disk 42, in fact, preferably rates greater than the transfer rate of the host 18. Thus, both the cache memory 54 and the SSD memory 58 are intended to supply storage for those data items that are accessed frequently by the host 18. The cache memory 54 stores frequently accessed copies of hard disk 42 data items, preferably without any control bits relating to hard disk 42 data formatting. The SSD memory 58 stores frequently accessed data items in a “disk-like” format.”

Horning, 5:17-31.

“Depending on the dual disk drive 10 configuration, the microcode instructions for the processor 30 can reside in either a read only memory (ROM) associated with processor 30 or, alternatively, the microcode can reside on the hard disk 42.”

Horning, 7:46-50, Fig. 2.

“In step 68, the processor 30 requests the disk data transfer unit 38 to retrieve the SSD memory 58, or more generally the buffer memory 50, configuration parameter values from a manufacturer specified location on the hard disk 42.”

Horning, 7:59-63. *See also* Horning, 7:59-8:2.

Horning

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

“The configuring is similar to step 220 in Fig. 4 in that it includes providing the cache/SSD data transfer unit 46 with: (i) the number of blocks to be read, “blk_cnt,” (ii) the initial header location address, in the SSD memory 58 where the data is to be read as determined from the physical address established in step 312 above, (iii) the expected value of the sector header at this location, and (iv) a signal indicating that the data to be received from the SSD memory 58 is to be transferred to the host 18 without header and error correction bits.”

Horning, 13:2-12.

Horning

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 34 of 59

Appendix A7

Invalidity of U.S. Patent 7,181,608 based on Horning

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Horning, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Horning discloses this limitation:

“Referring to FIG. 5B, in step 324 the processor 30 configures the host interface 26 and the buffer controller 34 to transfer “blk_” number of data blocks from the cache/SSD data transfer unit 46 to the host 18. In step 328, the processor 30 instructs the host interface 26, the buffer controller 34 and the cache/SSD data transfer unit 46 to transfer data from the SSD memory 58 to the host 19. The requested data is transferred from the SSD memory 58 through the cache/SSD data transfer unit 46 a sector at a time.”

Horning, 13:12-22.

“In this step the processor 30 determines whether or not a current version of the data to be read is in the cache 54. If so, then in step 344, the processor assigns the address of the data cache location to the variable, -“cache_loc.” In step 348, the processor 30 configures the cache/SSD data transfer unit 46 to read “blk_cnt” data blocks from the cache 54 and transfer them to the buffer controller 34 without any modification or formatting. In step 352, the processor 30 configures the host interface 26 and the buffer controller 34 to transfer “blk_cnt” number of data blocks from the cache/SSD data transfer unit 46 to the host 18. Referring to FIG. 5C, in step 356, the processor 30 instructs the host interface 26, the buffer controller 34 and the cache/SSD data transfer unit 46 to transfer the data blocks from the cache 54 to the host 18.”

Horning, 13:47-62, Fig. 5A-5C.

“In step 364, the processor 30 determines a cache location where the data can be written from the hard disk 42 and assigns the address of this location to “cache_loc.” In step 368, the processor 30 configures the buffer controller 34 and the cache/SSD data transfer unit 46 to transfer “blk_cnt” number of data blocks from the disk data transfer unit 38 to the

Horning

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 35 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

cache 54. Note, in this step, the cache/SSD data transfer unit 46 is configured to write the data to the cache 54 without any modification or formatting. In step 372, the processor 30 waits for an interrupt from the disk data transfer unit 38 indicating the seek command has completed and successfully located the data to be read. In step 376, the processor instructs the disk transfer unit 38, the buffer controller 34 and the cache/SSD data transfer unit 42 to transfer the data located on the hard disk 42 to the cache 54. Preferably after a predetermined number of data bytes have been transferred to the cache 54, the host interface 26, the buffer controller 34 and the cache/SSD data transfer unit 46 will commence multiplexing the data transfer to the cache 54 with an additional data transfer of this same data from the cache 54 to the host 18.”

Horning, 14:1-23, Fig. 5A-5C.

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Horning, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Horning discloses this limitation:

See Claims 10 and 11 above.

Horning

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 37 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Horning, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Horning, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Horning, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.3, 1.4, and 15 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Horning, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Horning, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

22.1 maintaining a list of boot data used for booting a computer system;.	Horning, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

22.2 initializing a central processing unit of the computer system;	Horning, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Horning, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Horning

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 45 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Horning, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Horning

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 46 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Horning, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Horning, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Horning

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 48 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..

Horning, as evidenced by the example citations below, discloses
“a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Horning discloses this limitation:

See Claims 16 and 22 above.

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

27.1 a boot device..	Horning, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

27.2 a processor..	Horning, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

27.3 cache memory; and.	Horning, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

27.4 non-volatile memory for storing logic code for use by the processor,..	Horning, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Horning, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Horning, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Horning, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Horning, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Horning

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 57 of 59

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Horning, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Horning discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A7
Invalidity of U.S. Patent 7,181,608 based on Horning

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Horning, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Horning discloses this limitation:

See Claims 16 and 27 above.

Appendix A8

Invalidity of U.S. Patent 7,181,608 based on Hovis

U.S. Patent No. 5,812,817 to Hovis (“Hovis”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A8


Invalidity of U.S. Patent 7,181,608 based on Hovis

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:

Hovis, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Hovis discloses this limitation:



Hovis, Fig. 1. Hovis, 1:39-51, 2:18-24, 2:34-43.

“The function of the setup table 14 is to provide a directory for the memory locations which are in the compressed storage 16. When an access to the memory 10 misses the cache 12, it generates an access to the setup table 14. The data from this access contains the location of the data within compressed storage 16. The address results in an access to the compressed storage 16 which in turn results in compressed data being accessed and processed by the compression engine 28, which performs compression and decompression on the data. The now uncompressed data is placed in the uncompressed cache 12 and transferred to the requesting element (for a fetch), or updated and maintained within the uncompressed cache 12 (for a store).”

Hovis, 3:3-15.

Hovis

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 53

Appendix A8

Invalidity of U.S. Patent 7,181,608 based on Hovis

1.1 maintaining a list of boot data used for booting a computer system;	Hovis, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p style="padding-left: 40px;">“The function of the setup table 14 is to provide a directory for the memory locations which are in the compressed storage 16. When an access to the memory 10 misses the cache 12, it generates an access to the setup table 14. The data from this access contains the location of the data within compressed storage 16. The address results in an access to the compressed storage 16 which in turn results in compressed data being accessed and processed by the compression engine 28, which performs compression and decompression on the data. The now uncompressed data is placed in the uncompressed cache 12 and transferred to the requesting element (for a fetch), or updated and maintained within the uncompressed cache 12 (for a store).”</p> <p>Hovis, 3:3-15. <i>See also</i> Fig. 2, 3:23-38.</p> <p style="padding-left: 40px;">“When an access to memory misses the uncompressed cache 12, it results in an access to the setup table 14 in order to fetch pointer information for indicating where the compressed data resides in the compressed storage 16. This data is sent to the compression engine which in turn uses the addresses to fetch the necessary compressed data from compressed storage 16. The data is then uncompressed and sent back to the requesting element and uncompressed cache in the memory by the compression engine 28.”</p> <p>Hovis, 3:63-4:4.</p> <p style="padding-left: 40px;">“Also, the directory for the uncompressed cache must be updated when new locations are added or when old (the least recently used) locations are removed to compressed memory 16.”</p> <p>Hovis, 4:18-21.</p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

“If the cache was not full, the system uses the setup table to retrieve the compressed data (34) and sends the compressed data to a compression engine for decompressing (38). The system continues as if data was in the cache.”

Hovis, 4:40-44.

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

1.2 initializing a central processing unit of the computer system;	Hovis, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Hovis, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p style="padding-left: 40px;">“The architecture includes a cache section, a setup table, and a compressed storage, all of which are partitioned from a computer memory. The cache section is used for storing uncompressed data and is a fast access memory for data which is frequently referenced. The compressed storage is used for storing compressed data. The setup table is used for specifying locations of compressed data stored within the compressed storage. A high speed uncompressed cache directory is coupled to the memory for determining if data is stored in the cache section or compressed storage and for locating data in the cache.”</p> <p>Hovis, Abstract. Hovis, 1:39-51, 2:18-24, 2:34-43.</p> <p style="padding-left: 40px;">“The function of the setup table 14 is to provide a directory for the memory locations which are in the compressed storage 16. When an access to the memory 10 misses the cache 12, it generates an access to the setup table 14. The data from this access contains the location of the data within compressed storage 16. The address results in an access to the compressed storage 16 which in turn results in compressed data being accessed and processed by the compression engine 28, which performs compression and decompression on the data. The now uncompressed data is placed in the uncompressed cache 12 and transferred to the requesting element (for a fetch), or updated and maintained within the uncompressed cache 12 (for a store).”</p>	

Hovis

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 6 of 53

Appendix A8

Invalidity of U.S. Patent 7,181,608 based on Hovis

Hovis, 3:3-15.

“When an access to memory misses the uncompressed cache 12, it results in an access to the setup table 14 in order to fetch pointer information for indicating where the compressed data resides in the compressed storage 16. This data is sent to the compression engine which in turn uses the addresses to fetch the necessary compressed data from compressed storage 16. The data is then uncompressed and sent back to the requesting element and uncompressed cache in the memory by the compression engine 28.”

Hovis, 3:63-4:4.

“If the cache was not full, the system uses the setup table to retrieve the compressed data (34) and sends the compressed data to a compression engine for decompressing (38). The system continues as if data was in the cache.”

Hovis, 4:40-44.

Hovis

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 7 of 53

Appendix A8

Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Hovis, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p style="padding-left: 40px;">“The architecture includes a cache section, a setup table, and a compressed storage, all of which are partitioned from a computer memory. The cache section is used for storing uncompressed data and is a fast access memory for data which is frequently referenced. The compressed storage is used for storing compressed data. The setup table is used for specifying locations of compressed data stored within the compressed storage. A high speed uncompressed cache directory is coupled to the memory for determining if data is stored in the cache section or compressed storage and for locating data in the cache.”</p> <p>Hovis, Abstract. Hovis, 1:39-51, 2:18-24, 2:34-43.</p> <p style="padding-left: 40px;">“This invention provides a hardware assisted compression architecture that significantly reduces the typical latency to processor memory as compared to conventional compression techniques. Instead of compressing the entire contents of memory, which adds to the memory latency of all accesses, the present invention reserves a portion of memory as an uncompressed cache storage. Since most memory references are to a relatively small percentage of the stored data, which is</p>	

Hovis

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A8

Invalidity of U.S. Patent 7,181,608 based on Hovis

preferably stored within the cache, the present invention typically avoids accesses that require additional delay to compress or decompress data while increasing memory capacity.”

Hovis, 2:5-16.

“In order to improve performance, the uncompressed cache directory typically has a fast access time. Within the general scheme of processor memory accesses, most memory accesses fall within a small range of the total available memory storage. A memory architecture, according to the present invention, can be used with a most recently used control scheme to maintain the most active segments of memory within the uncompressed storage cache 12. The directory 18 for uncompressed storage preferably must have a short access time in comparison to the overall access time of the uncompressed cache 12 in order to minimally impact typical accesses to memory.”

Hovis, 2:44-55.

“Since most accesses will be to uncompressed cache, additional performance degradations associated with going through compression are usually not encountered. This is true even with the proportionately small uncompressed cache.”

Hovis, 2:60-63.

“The function of the setup table 14 is to provide a directory for the memory locations which are in the compressed storage 16. When an access to the memory 10 misses the cache 12, it generates an access to the setup table 14. The data from this access contains the location of the data within compressed storage 16. The address results in an access to the compressed storage 16 which in turn results in compressed data being accessed and processed by the compression engine 28, which performs compression and decompression on the data. The now uncompressed data is placed in the uncompressed cache 12 and transferred to the requesting element (for a fetch), or updated and maintained within the uncompressed cache 12 (for a store).”

Hovis, 3:3-15.

“Access latency over conventional systems without compression is typically only degraded by the amount of time it takes to access the

Hovis

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 9 of 53

Appendix A8

Invalidity of U.S. Patent 7,181,608 based on Hovis

uncompressed cache directory 18.”

Hovis, 3:58-60.

“When an access to memory misses the uncompressed cache 12, it results in an access to the setup table 14 in order to fetch pointer information for indicating where the compressed data resides in the compressed storage 16. This data is sent to the compression engine which in turn uses the addresses to fetch the necessary compressed data from compressed storage 16. The data is then uncompressed and sent back to the requesting element and uncompressed cache in the memory by the compression engine 28.”

Hovis, 3:63-4:4.

“If the cache was not full, the system uses the setup table to retrieve the compressed data (34) and sends the compressed data to a compression engine for decompressing (38). The system continues as if data was in the cache.”

Hovis, 4:40-44.

Hovis

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 10 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Hovis, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Hovis

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 11 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Hovis, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Hovis

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 12 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Hovis, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The function of the setup table 14 is to provide a directory for the memory locations which are in the compressed storage 16. When an access to the memory 10 misses the cache 12, it generates an access to the setup table 14. The data from this access contains the location of the data within compressed storage 16. The address results in an access to the compressed storage 16 which in turn results in compressed data being accessed and processed by the compression engine 28, which performs compression and decompression on the data. The now uncompressed data is placed in the uncompressed cache 12 and transferred to the requesting element (for a fetch), or updated and maintained within the uncompressed cache 12 (for a store).”</p> <p>Hovis, 3:3-15. <i>See also</i> Fig. 2, 3:23-38.</p> <p style="padding-left: 40px;">“Also, the directory for the uncompressed cache must be updated when new locations are added or when old (the least recently used) locations are removed to compressed memory 16.”</p> <p>Hovis, 4:18-21.</p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Hovis, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Hovis, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Hovis

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 15 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Hovis, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Hovis

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

7.1 a digital signal processor (DSP) or controller;	Hovis, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.2, 1.3, and 1.4 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

7.2 a cache memory device; and;	Hovis, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Hovis, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Hovis

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 19 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Hovis, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Hovis, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Hovis

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 21 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Hovis, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Hovis discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

Hovis

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

9.1 maintaining a list of application data associated with an application program;	Hovis, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Hovis, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Hovis

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 24 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Hovis, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.4, 2, and 8 above.</i></p>	

Hovis

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3


Page 25 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Hovis, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Hovis discloses this limitation:



Hovis, Fig. 1. Hovis, 2:34-43.

“The architecture includes a cache section, a setup table, and a compressed storage, all of which are partitioned from a computer memory. The cache section is used for storing uncompressed data and is a fast access memory for data which is frequently referenced. The compressed storage is used for storing compressed data. The setup table is used for specifying locations of compressed data stored within the compressed storage.”

Hovis

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Appendix A8

Invalidity of U.S. Patent 7,181,608 based on Hovis

Hovis, Abstract. Hovis, 1:39-51, 2:18-24.

“The function of the setup table 14 is to provide a directory for the memory locations which are in the compressed storage 16. When an access to the memory 10 misses the cache 12, it generates an access to the setup table 14. The data from this access contains the location of the data within compressed storage 16. The address results in an access to the compressed storage 16 which in turn results in compressed data being accessed and processed by the compression engine 28, which performs compression and decompression on the data. The now uncompressed data is placed in the uncompressed cache 12 and transferred to the requesting element (for a fetch), or updated and maintained within the uncompressed cache 12 (for a store).”

Hovis, 3:3-15. *See also* Fig. 2, 3:23-38.

“Fig. 4 shows a basic dataflow structure of the memory 10 with a hardware assist compression engine 28. A memory control 24 interfaces with the memory 10, compression engine 28, and processor units 22. The purpose of a hardware based compression engine 28 is to provide the necessary bandwidth and latency required by memory entities that reside close to the processor data/instruction units (i.e. L1, L2, L3). Typical software based compression techniques have limited bandwidth and significantly greater latency which would substantially degrade the processor performance.”

Hovis, 3:39-50, Fig. 4.

“When an access to memory misses the uncompressed cache 12, it results in an access to the setup table 14 in order to fetch pointer information for indicating where the compressed data resides in the compressed storage 16. This data is sent to the compression engine which in turn uses the addresses to fetch the necessary compressed data from compressed storage 16. The data is then uncompressed and sent back to the requesting element and uncompressed cache in the memory by the compression engine 28.”

Hovis, 3:63-4:4.

“Also, the directory for the uncompressed cache must be updated when new locations are added or when old (the least recently used) locations are removed to compressed memory 16.”

Hovis, 4:18-21.

Hovis

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Page 27 of 53

Appendix A8

Invalidity of U.S. Patent 7,181,608 based on Hovis

“If the cache was not full, the system uses the setup table to retrieve the compressed data (34) and sends the compressed data to a compression engine for decompressing (38). The system continues as if data was in the cache.”

Hovis, 4:40-44.

“Aspects of the control of the hardware assisted memory compression can be implemented either by hardware, software (operating system, namely memory management), or a combination of both. The present invention is not dependent upon a particular hardware or software control scheme. The compression engine is preferably implemented in hardware in order to perform the compression and decompression in a timely fashion and with sufficient bandwidth.”

Hovis, 5:4-11.

“The implementation involves a hardware compression engine and the control can be via hardware, software, or a combination of both.”

Hovis, 5:27-30.

Hovis

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 28 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Hovis, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Hovis discloses this limitation:

“The function of the setup table 14 is to provide a directory for the memory locations which are in the compressed storage 16. When an access to the memory 10 misses the cache 12, it generates an access to the setup table 14. The data from this access contains the location of the data within compressed storage 16. The address results in an access to the compressed storage 16 which in turn results in compressed data being accessed and processed by the compression engine 28, which performs compression and decompression on the data. The now uncompressed data is placed in the uncompressed cache 12 and transferred to the requesting element (for a fetch), or updated and maintained within the uncompressed cache 12 (for a store).”

Hovis, 3:3-15.

“When an access to memory misses the uncompressed cache 12, it results in an access to the setup table 14 in order to fetch pointer information for indicating where the compressed data resides in the compressed storage 16. This data is sent to the compression engine which in turn uses the addresses to fetch the necessary compressed data from compressed storage 16. The data is then uncompressed and sent back to the requesting element and uncompressed cache in the memory by the compression engine 28.”

Hovis, 3:63-4:4.

“If the cache was not full, the system uses the setup table to retrieve the compressed data (34) and sends the compressed data to a compression engine for decompressing (38). The system continues as if data was in the cache.”

Hovis, 4:40-44.

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Hovis, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Hovis

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 30 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Hovis, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Hovis discloses this limitation:

See Claims 1.3 and 1.4 above.

“Within the general scheme of processor memory accesses, most memory accesses fall Within a small range of the total available memory storage. A memory architecture, according to the present invention, can be used with a most recently used control scheme to maintain the most active segments of memory within the uncompressed storage cache 12. The directory 18 for uncompressed storage preferably must have a short access time in comparison to the overall access time of the uncompressed cache 12 in order to minimally impact typical accesses to memory.”

Hovis, 2:45-55.

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Hovis, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p style="padding-left: 40px;">“A compression technique is typically used With this memory architecture. For example, loss-less compression techniques used with the present invention could provide a two times or greater improvement in real memory capacity. This gain is dependent on both data patterns and the chosen compression algorithm. The present invention is not dependent on any particular compression algorithm; it can use any lossless compression algorithm in general.”</p> <p>Hovis, 2:23-30.</p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Hovis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p style="padding-left: 40px;">“A compression technique is typically used with this memory architecture. For example, loss-less compression techniques used with the present invention could provide a two times or greater improvement in real memory capacity. This gain is dependent on both data patterns and the chosen compression algorithm. The present invention is not dependent on any particular compression algorithm; it can use any lossless compression algorithm in general.”</p> <p>Hovis, 2:23-30.</p> <p style="padding-left: 40px;">“The address results in an access to the compressed storage 16 Which in turn results in compressed data being accessed and processed by the compression engine 28, Which performs compression and decompression on the data.”</p> <p>Hovis, 3:8-12.</p> <p style="padding-left: 40px;">“FIG. 4 shows a basic data flow structure of the memory 10 with a hardware assist compression engine 28. A memory control 24 interfaces With the memory 10, compression engine 28, and processor units 22. The purpose of a hardware based compression engine 28 is to provide the necessary bandwidth and latency required by memory entities that reside close to the processor data/instruction units (i.e. L1,L2,L3).”</p> <p>Hovis, 3:41-46</p> <p style="padding-left: 40px;">“The data is then uncompressed and sent back to the requesting element and uncompressed cache in the memory by the compression engine 28.”</p>	

Appendix A8

Invalidity of U.S. Patent 7,181,608 based on Hovis

Hovis, 4:2-4.

“If the cache is full, then the system must do a cast out and transfer the least recently used data element in the cache to the compressed storage (48), Which requires sending the data to the compression engine for compressing (46). The system then updates the data element in the cache (50) and continues as if the cache Was not full. If the cache Was not full, the system uses the setup table to retrieve the compressed data (34) and sends the compressed data to a compression engine for decompressing (38).”

Hovis, 4:34-44.

“Aspects of the control of the hardware assisted memory compression can be implemented either by hardware, software (operating system, namely memory management), or a combination of both. The present invention is not dependent upon a particular hardware or software control scheme. The compression engine is preferably implemented in hardware in order to perform the compression and decompression in a timely fashion and With sufficient bandwidth.”

Hovis, 5:4-11.

“The implementation involves a hardware compression engine and the control can be via hardware, software, or a combination of both.”

Hovis, 5:27-30.

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Hovis, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Hovis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

22.1 maintaining a list of boot data used for booting a computer system;.	Hovis, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

22.2 initializing a central processing unit of the computer system;	Hovis, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Hovis, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Hovis

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 39 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Hovis, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Hovis

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 40 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Hovis, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Hovis, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Hovis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Hovis

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 43 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

27.1 a boot device..	Hovis, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

27.2 a processor..	Hovis, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

27.3 cache memory; and.	Hovis, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

27.4 non-volatile memory for storing logic code for use by the processor,..	Hovis, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Hovis, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Hovis, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Hovis, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Hovis, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Hovis

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 51 of 53

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Hovis, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Hovis discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A8
Invalidity of U.S. Patent 7,181,608 based on Hovis

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Hovis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Hovis discloses this limitation:

See Claims 16 and 27 above.

Appendix A9

Invalidity of U.S. Patent 7,181,608 based on Ingvar

G.B. Patent No. 2276257 to Ingvar (“Ingvar”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:	Ingvar, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p style="padding-left: 40px;">“A method for enabling the transfer of stored firmware during start-up of a computer, comprising the steps of reading configuration information stored in a air configuration table in the first memory device (40), transferring selected software modules from the first memory device to a second memory device (130, 60, 50), and storing the selected software modules at selected address areas in the second memory device; in all accordance with the configuration information.”</p> <p>Ingvar, Abstract.</p> <p style="padding-left: 40px;">“In order to provide quicker access to the program modules, these modules are normally copied from the PROM-packages to a system-contained main memory which has shorter access times.”</p> <p>Ingvar at 6.</p>	

Ingvar

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 53

Appendix A9

Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Ingvar, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p style="padding-left: 40px;">“A method for enabling the transfer of stored firmware during start-up of a computer, comprising the steps of reading configuration information stored in a air configuration table in the first memory device (40), transferring selected software modules from the first memory device to a second memory device (130, 60, 50), and storing the selected software modules at selected address areas in the second memory device; in all accordance with the configuration information.”</p> <p>Ingvar, Abstract.</p> <p style="padding-left: 40px;">“The resultant configuration data or information can be stored in a configuration table which will thus disclose those program modules which are required by the computer system in respect of the current configuration of said system.”</p> <p>Ingvar at 11-12. <i>See also</i> Ingvar at 12, ¶¶ 1-2.</p> <p style="padding-left: 40px;">“The area c may include the aforesaid configuration table containing information as to which software modules shall be used, and information as to which addresses and software modules respectively shall be work-stored.”</p> <p>Ingvar at 13.</p> <p style="padding-left: 40px;">“In Step S150, the startup program can use the information in the configuration table to decide which of the program modules shall be used in the computer system and to obtain information as to where, i.e. at which addresses, respective software modules shall be placed in the working memory 130 for future use, until the computer unit is stopped and restarted.”</p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

Ingvar at 14-15.

“Step S250 According to one embodiment of the invention, there is inserted in Step S250 configuration information which may also be stored in the first memory device. The configuration information may have the form of a data table which discloses, among other things, the memory addresses at which the various software modules shall be stored when decompressed. The table may also include information as to which software modules shall be work-stored in the working memory and/or the addresses at which the modules shall be work-stored when carrying out the first method according to the invention, as described above.”

Ingvar at 18.

Ingvar

“maintaining a list of boot data used for booting a computer system;”

Claim 1.1

Page 4 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Ingvar, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p style="padding-left: 40px;">“According to one aspect on the present invention there is provided a method for use when starting up a computer system arrangement, the arrangement comprising at least one computer unit and at least one first memory device which includes at least one first data block with information stored as firmware, the method including the step of initiating the start of the computer unit and the step of transferring software modules from the first memory device to a second memory device, characterized by the steps of reading changeable configuration information stored in a configuration table in the first memory device; transferring selected modules among said software modules from the first memory device to the second memory device, and storing the selected software modules at selected address areas in the second memory device in accordance with the configuration information.”</p> <p>Ingvar at 10.</p> <p style="padding-left: 40px;">“When starting-up the computer unit 20, the data processing device 30 reads information contained in a memory device 40.”</p> <p>Ingvar at 10.</p> <p style="padding-left: 40px;">“Step S120 and S130 In Step S120, the data processing unit 30 included in the computer unit executes a first startup program. This startup program can be executed and when executed, the first startup program may include a routine which requires a check to be made as to which peripheral units are included in the hardware included in the computer system, as illustrated by Step S130 in Fig. 2.”</p> <p>Ingvar at 11.</p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Ingvar, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p style="padding-left: 40px;">“A method for enabling the transfer of stored firmware during start-up of a computer, comprising the steps of reading configuration information stored in a air configuration table in the first memory device (40), transferring selected software modules from the first memory device to a second memory device (130, 60, 50), and storing the selected software modules at selected address areas in the second memory device; in all accordance with the configuration information.”</p> <p>Ingvar, Abstract.</p> <p style="padding-left: 40px;">“The memory device 40 may include firmware, such as startup software and BIOS program modules. According to the invention, certain software modules may be stored in a compressed form in the memory device 40. A compressed data packet which includes one or more software modules will take up less memory space than that taken up by a corresponding amount of data or information stored in an uncompressed state, as is well known to the person skilled in this art.”</p> <p>Ingvar at 10.</p> <p style="padding-left: 40px;">“The data processing device 30 can avail itself of the memory device 40 precisely when starting-up the computer unit 20, when working with addresses within the range between mid~addr and max~addr, and can avail itself of a memory device 50 when working with data at addresses which lie within the range between min~addr and mid~addr. The memory</p>	

Ingvar

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A9

Invalidity of U.S. Patent 7,181,608 based on Ingvar

device 50 may be a volatile memory.”

Ingvar at 10.

“Step S140 also involves copying the software modules a, c and e to a memory area 125 in the memory device 50 (Fig. 3B). This means that the executing program can copy itself and then continue to execute from the memory area 125.”

Ingvar at 14.

“Steps S220 and S230 The selected software is compressed in Step S220 and is stored in Step S230 in a selected memory area in the first memory device 40, which will retain its data content in the absence of an applied voltage.”

Ingvar at 18.

Ingvar

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 7 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p style="padding-left: 40px;">“Step 5140 In Step S140, the first startup program summons a decompression or decompaction program which unpacks or decompresses the firmware modules that are given in the configuration table and that are stored in a compressed state. According to another embodiment of the inventive method, the first decompression program decompresses all firmware modules stored in the memory device 40, wherein the choice of those modules that shall be used is made in accordance with the configuration table after said decompression.”</p> <p>Ingvar at 12.</p> <p style="padding-left: 40px;">“Step S240 In Step S240, there is inserted a decompression program, which can also be stored in the first memory device 40.”</p> <p>Ingvar at 18.</p>	

Ingvar

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Ingvar discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

“Another object of the present invention is to-enable the selection of which software modules shall be placed in which memory positions with the aid of software.”

Ingvar at 7.

“According to one aspect on the present invention there is provided a method for use when starting up a computer system arrangement, the arrangement comprising at least one computer unit and at least one first memory device which includes at least one first data block with information stored as firmware, the method including the step of initiating the start of the computer unit and the step of transferring software modules from the first memory device to a second memory device, characterized by the steps of reading changeable configuration information stored in a configuration table in the first memory device; transferring selected modules among said software modules from the first memory device to the second memory device, and storing the selected software modules at selected address areas in the second memory device in accordance with the configuration information.”

Ingvar at 10.

Ingvar

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

“The invention also relates to a method of storing firmware in a computer unit so that software modules stored as firmware can be easily made movable to selected addresses in the working memory 130.”

Ingvar at 18.

Ingvar

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 10 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Ingvar

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 11 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p><i>See also</i></p> <p style="padding-left: 40px;">“A further object of the present invention is to provide a method to enable program modules or data tables which are stored as firmware when starting-up the computer system to be repositioned such that the remaining unoccupied memory space can be readily utilized.”</p> <p>Ingvar at 7.</p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Ingvar

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 14 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Ingvar, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Ingvar

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Page 15 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

7.1 a digital signal processor (DSP) or controller;	Ingvar, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.2, 1.3, and 1.4 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

7.2 a cache memory device; and;	Ingvar, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Ingvar, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Ingvar

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Ingvar, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Ingvar, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Ingvar

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 20 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Ingvar discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“Another object of the present invention is to-enable the selection of which software modules shall be placed in which memory positions with the aid of software.”

Ingvar at 7.

“According to one aspect on the present invention there is provided a method for use when starting up a computer system arrangement, the arrangement comprising at least one computer unit and at least one first memory device which includes at least one first data block with information stored as firmware, the method including the step of initiating the start of the computer unit and the step of transferring software modules from the first memory device to a second memory device, characterized by the steps of reading changeable configuration

Ingvar

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

information stored in a configuration table in the first memory device; transferring selected modules among said software modules from the first memory device to the second memory device, and storing the selected software modules at selected address areas in the second memory device in accordance with the configuration information.”

Ingvar at 10.

“The invention also relates to a method of storing firmware in a computer unit so that software modules stored as firmware can be easily made movable to selected addresses in the working memory 130.”

Ingvar at 18.

Ingvar

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 22 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

9.1 maintaining a list of application data associated with an application program;	Ingvar, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Ingvar, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Ingvar

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 24 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Ingvar discloses this limitation:

See Claims 1.4, 2, and 8 above.

See also

“Another object of the present invention is to-enable the selection of which software modules shall be placed in which memory positions with the aid of software.”

Ingvar at 7.

“According to one aspect on the present invention there is provided a method for use when starting up a computer system arrangement, the arrangement comprising at least one computer unit and at least one first memory device which includes at least one first data block with information stored as firmware, the method including the step of initiating the start of the computer unit and the step of transferring software modules from the first memory device to a second memory device, characterized by the steps of reading changeable configuration information stored in a configuration table in the first memory device; transferring selected modules among said software modules from the

Ingvar

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

first memory device to the second memory device, and storing the selected software modules at selected address areas in the second memory device in accordance with the configuration information.”

Ingvar at 10.

“The invention also relates to a method of storing firmware in a computer unit so that software modules stored as firmware can be easily made movable to selected addresses in the working memory 130.”

Ingvar at 18.

Ingvar

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 26 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Ingvar discloses this limitation:

“A method for enabling the transfer of stored firmware during start-up of a computer, comprising the steps of reading configuration information stored in a air configuration table in the first memory device (40), transferring selected software modules from the first memory device to a second memory device (130, 60, 50), and storing the selected software modules at selected address areas in the second memory device; in all accordance with the configuration information.”

Ingvar, Abstract.

“The memory device 40 may include firmware, such as startup software and BIOS program modules. According to the invention, certain software modules may be stored in a compressed form in the memory device 40. A compressed data packet which includes one or more software modules will take up less memory space than that taken up by a corresponding amount of data or information stored in an uncompressed state, as is well known to the person skilled in this art.”

Ingvar at 10.

“The resultant configuration data or information can be stored in a configuration table which will thus disclose those program modules which are required by the computer system in respect of the current configuration of said system.”

Ingvar at 11-12. *See also* Ingvar at 12, ¶¶ 1-2.

Ingvar

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Appendix A9

Invalidity of U.S. Patent 7,181,608 based on Ingvar

“The area c may include the aforesaid configuration table containing information as to which software modules shall be used, and information as to which addresses and software modules respectively shall be work-stored.”

Ingvar at 13.

“In Step S150, the startup program can use the information in the configuration table to decide which of the program modules shall be used in the computer system and to obtain information as to where, i.e. at which addresses, respective software modules shall be placed in the working memory 130 for future use, until the computer unit is stopped and restarted.”

Ingvar at 14-15.

“According to this embodiment, when the configuration table is stored in a compressed state in the memory device 40, the reconfiguration command can provide access to the decompressed configuration table in the working memory 130. According to this latter embodiment of the invention, the user is able to initiate compression and storage of the modified table in the permanent memory device 40.”

Ingvar at 17.

“Steps S220 and S230 The selected software is compressed in Step S220 and is stored in Step S230 in a selected memory area in the first memory device 40, which will retain its data content in the absence of an applied voltage.”

Ingvar at 18.

“Step S250 According to one embodiment of the invention, there is inserted in Step S250 configuration information which may also be stored in the first memory device. The configuration information may have the form of a data table which discloses, among other things, the memory addresses at which the various software modules shall be stored when decompressed. The table may also include information as to which software modules shall be work-stored in the working memory and/or the addresses at which the modules shall be work-stored when carrying out the first method according to the invention, as described above.”

Ingvar at 18.

“According to another embodiment of the invention, the software

Ingvar

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 28 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

modules are stored in the permanent memory device 40 in an uncompressed state, together with the aforesaid configuration information and startup program.”

Ingvar at 19.

Ingvar

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 29 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

11. The method of claim 1, wherein the decompressing is provided by a data compression engine.	Ingvar, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p style="padding-left: 40px;">“Step 5140 In Step S140, the first startup program summons a decompression or decompaction program which unpacks or decompresses the firmware modules that are given in the configuration table and that are stored in a compressed state. According to another embodiment of the inventive method, the first decompression program decompresses all firmware modules stored in the memory device 40, wherein the choice of those modules that shall be used is made in accordance with the configuration table after said decompression.”</p> <p>Ingvar at 12.</p> <p style="padding-left: 40px;">“Step S240 In Step S240, there is inserted a decompression program, which can also be stored in the first memory device 40.”</p> <p>Ingvar at 18.</p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Ingvar

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 31 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Ingvar, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Ingvar, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The memory area c may also include the aforesaid decompression program, which can be used to decompress compressed data. The memory area d may be a memory area which contains compressed software modules.”</p> <p>Ingvar at 13.</p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“Yet another object is to reduce the amount of hardware required by a computer system, for instance such hardware as address decoders, jumpers, permanent memory sockets, etc.”</p> <p>Ingvar at 8.</p> <p style="padding-left: 40px;">“The memory area c may also include the aforesaid decompression program, which can be used to decompress compressed data. The memory area d may be a memory area which contains compressed software modules.”</p> <p>Ingvar at 13.</p> <p style="padding-left: 40px;">“According to this embodiment, when the configuration table is stored in a compressed state in the memory device 40, the reconfiguration command can provide access to the decompressed configuration table in the working memory 130. According to this latter embodiment of the invention, the user is able to initiate compression and storage of the modified table in the permanent memory device 40.”</p> <p>Ingvar at 17.</p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Ingvar, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Ingvar, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 16 above.</p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

22.1 maintaining a list of boot data used for booting a computer system;.	Ingvar, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

22.2 initializing a central processing unit of the computer system;.	Ingvar, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Ingvar, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Ingvar, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Ingvar

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 40 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Ingvar, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 16 and 22 above.</i></p>	

Ingvar

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 43 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

27.1 a boot device..	Ingvar, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

27.2 a processor..	Ingvar, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

27.3 cache memory; and.	Ingvar, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

27.4 non-volatile memory for storing logic code for use by the processor,..	Ingvar, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Ingvar, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Ingvar, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Ingvar, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Ingvar, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Ingvar

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 51 of 53

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A9
Invalidity of U.S. Patent 7,181,608 based on Ingvar

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Ingvar, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Ingvar discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

PCT Application No. WO 94/19768 to Kikinis (“Kikinis”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis


<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Kikinis, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Kikinis discloses this claim limitation:

A means of providing a BIOS routine from an EPROM to RAM in a general purpose computer, where the BIOS routine is greater in number of lines of code than the line capacity of the EPROM is provided. The BIOS routine is stored in EPROM in three portions (11). A first portion (13) is uncompressed, and loadable and operable by the CPU of the computer to initialize RAM. A second portion (17) is compressed by one of a number of schemes. A third portion (15) is a decompression utility loadable and operable by the computer CPU to decompress the compressed portion from EPROM and copy the resulting code to RAM, resulting in a BIOS in RAM (4).

Kikinis, Abstract




Kikinis, Fig. 1

Kikinis

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis



Kikinis

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Kikinis, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this claim limitation:</p> <p style="padding-left: 40px;">A means of providing a BIOS routine from an EPROM to RAM in a general purpose computer, where the BIOS routine is greater in number of lines of code than the line capacity of the EPROM is provided. The BIOS routine is stored in EPROM in three portions (11). A first portion (13) is uncompressed, and loadable and operable by the CPU of the computer to initialize RAM. A second portion (17) is compressed by one of a number of schemes. A third portion (15) is a decompression utility loadable and operable by the computer CPU to decompress the compressed portion from EPROM and copy the resulting code to RAM, resulting in a BIOS in RAM (4).</p> <p>Kikinis, Abstract</p> <p style="padding-left: 40px;">A firmware device according to a preferred embodiment of the invention provides a BIOS routine for a general-purpose computer having a CPU microprocessor, comprising a programmable non-volatile memory device, and a BIOS routine stored on the programmable non-volatile memory device. The BIOS routine has a compressed portion, an uncompressed portion operable by the CPU to initialize random access memory in the general-purpose computer, and a decompression utility code operable by the CPU to load the compressed portion, decompress it, and copy the decompressed code to the random access memory. In a preferred embodiment the programmable memory device is an EPROM device</p> <p>Kikinis, 2-3</p> <p style="padding-left: 40px;">In typical general-purpose computers, as soon as the system receives power, the BIOS tests and initializes system RAM, then copies (shadows) itself from the EPROM to the RAM. The BIOS continues to run in RAM. The purpose of shadowing the BIOS in RAM is to give the</p>	

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

CPU microprocessor much faster access to the BIOS code than it would have by accessing the EPROM every time a BIOS code sequence is needed in continuing operations.

Kikinis, 4

Fig. 2 is a flow chart showing the operation of a computer from startup following a BIOS routine according to the present invention. From powerup signal 19, which is typically derived from the act of closing the power on switch, operation goes to initialization operation 21, during which system RAM is initialized. In operation 21, the system runs portion 13 of Fig. 1.

Next, decompression utility 15 (Fig. 1) is accessed and run in operation 23. The decompression utility processes the balance of the BIOS code (compressed), translates it into operable code, and shadows it to system RAM. Although such decompression utilities are available, the code pointing to the compressed portion of the BIOS, and that which causes the decompressed code to be shadowed to RAM is not a part of a conventional decompression routine. These commands are added to the BIOS of the invention.

After the BIOS is shadowed operation continues (25) from the BIOS in system RAM. All remaining BIOS processes, including testing and initializing the remainder of the computer subsystems are accomplished in this operating portion.

Kikinis, 5-6

See also Kikinis Fig. 1-3.

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Kikinis, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this claim limitation:</p> <p style="padding-left: 40px;">A means of providing a BIOS routine from an EPROM to RAM in a general purpose computer, where the BIOS routine is greater in number of lines of code than the line capacity of the EPROM is provided. The BIOS routine is stored in EPROM in three portions (11). A first portion (13) is uncompressed, and loadable and operable by the CPU of the computer to initialize RAM. A second portion (17) is compressed by one of a number of schemes. A third portion (15) is a decompression utility loadable and operable by the computer CPU to decompress the compressed portion from EPROM and copy the resulting code to RAM, resulting in a BIOS in RAM (4).</p> <p>Kikinis, Abstract</p> <p style="padding-left: 40px;">As is well known in the art, a computer system, to be of any use, must comprise all the computer hardware, such as the CPU, memory devices, communication buses, and so forth. There must also be instruction sets (programs/software) for the CPU to follow to accomplish tasks. The programmed information (application software) is typically stored on an internal or peripheral memory device to be accessed by the CPU as needed.</p> <p>Kikinis, 1</p> <p style="padding-left: 40px;">A firmware device according to a preferred embodiment of the invention provides a BIOS routine for a general-purpose computer having a CPU microprocessor, comprising a programmable non-volatile memory device, and a BIOS routine stored on the programmable non-volatile memory device. The BIOS routine has a compressed portion, an uncompressed portion operable by the CPU to initialize random access memory in the general-purpose computer, and a decompression utility code operable by the CPU to load the compressed portion, decompress</p>	

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

it, and copy the decompressed code to the random access memory. In a preferred embodiment the programmable memory device is an EPROM device

Kikinis, 2-3

In most BIOS systems for general purpose computers, the BIOS is stored in an EPROM device as described in the background section above. Upon power up the BIOS initializes the system, doing basic tasks like accessing and checking the operation of on-board random-access memory RAM, and typically, somewhere during the initialization, at least a part of the BIOS code is copied (the BIOS copies itself) into a portion of the on-board RAM.

Kikinis, 4

In typical general-purpose computers, as soon as the system receives power, the BIOS tests and initializes system RAM, then copies (shadows) itself from the EPROM to the RAM. The BIOS continues to run in RAM. The purpose of shadowing the BIOS in RAM is to give the CPU microprocessor much faster access to the BIOS code than it would have by accessing the EPROM every time a BIOS code sequence is needed in continuing operations.

Kikinis, 4

Fig. 1 is a diagrammatical representation of a compressed BIOS 11 according to the present invention. There are three different portions of the code. Portion 13 is code to perform all operations to initialize and test the system RAM, and make it ready for use, and is a familiar portion of conventional BIOS routines. This portion in some applications needs to perform such functions as initializing and testing a memory controller and cache controllers and cache memory. Portion 15 is a decompression utility. Portion 17 represents the balance of the BIOS code in compressed form. It will be apparent to those with skill in the art that there are a number of compression schemes and related decompression routines that might be used.

Kikinis 5

Fig. 2 is a flow chart showing the operation of a computer from startup following a BIOS routine according to the present invention. From powerup signal 19, which is typically derived from the act of closing the power on switch, operation goes to initialization operation 21, during

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

which system RAM is initialized. In operation 21, the system runs portion 13 of Fig. 1.

Next, decompression utility 15 (Fig. 1) is accessed and run in operation 23. The decompression utility processes the balance of the BIOS code (compressed), translates it into operable code, and shadows it to system RAM. Although such decompression utilities are available, the code pointing to the compressed portion of the BIOS, and that which causes the decompressed code to be shadowed to RAM is not a part of a conventional decompression routine. These commands are added to the BIOS of the invention.

After the BIOS is shadowed operation continues (25) from the BIOS in system RAM. All remaining BIOS processes, including testing and initializing the remainder of the computer subsystems are accomplished in this operating portion.

Kikinis, 5-6

See also Kikinis Fig. 1-3.

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Kikinis, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this claim limitation:</p> <p style="padding-left: 40px;">A means of providing a BIOS routine from an EPROM to RAM in a general purpose computer, where the BIOS routine is greater in number of lines of code than the line capacity of the EPROM is provided. The BIOS routine is stored in EPROM in three portions (11). A first portion (13) is uncompressed, and loadable and operable by the CPU of the computer to initialize RAM. A second portion (17) is compressed by one of a number of schemes. A third portion (15) is a decompression utility loadable and operable by the computer CPU to decompress the compressed portion from EPROM and copy the resulting code to RAM, resulting in a BIOS in RAM (4).</p> <p>Kikinis, Abstract</p> <p style="padding-left: 40px;">As is well known in the art, a computer system, to be of any use, must comprise all the computer hardware, such as the CPU, memory devices, communication buses, and so forth. There must also be instruction sets (programs/software) for the CPU to follow to accomplish tasks. The programmed information (application software) is typically stored on an internal or peripheral memory device to be accessed by the CPU as needed.</p> <p>Kikinis, 1</p> <p style="padding-left: 40px;">A firmware device according to a preferred embodiment of the invention provides a BIOS routine for a general-purpose computer</p>	

Kikinis

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

having a CPU microprocessor, comprising a programmable non-volatile memory device, and a BIOS routine stored on the programmable non-volatile memory device. The BIOS routine has a compressed portion, an uncompressed portion operable by the CPU to initialize random access memory in the general-purpose computer, and a decompression utility code operable by the CPU to load the compressed portion, decompress it, and copy the decompressed code to the random access memory. In a preferred embodiment the programmable memory device is an EPROM device

Kikinis, 2-3

In most BIOS systems for general purpose computers, the BIOS is stored in an EPROM device as described in the background section above. Upon power up the BIOS initializes the system, doing basic tasks like accessing and checking the operation of on-board random-access memory RAM, and typically, somewhere during the initialization, at least a part of the BIOS code is copied (the BIOS copies itself) into a portion of the on-board RAM.

Kikinis, 4

In typical general-purpose computers, as soon as the system receives power, the BIOS tests and initializes system RAM, then copies (shadows) itself from the EPROM to the RAM. The BIOS continues to run in RAM. The purpose of shadowing the BIOS in RAM is to give the CPU microprocessor much faster access to the BIOS code than it would have by accessing the EPROM every time a BIOS code sequence is needed in continuing operations.

Kikinis, 4

The present invention comprises a means of compressing at least a significant portion of the BIOS code, storing all of the BIOS code, including the compressed portion, in EPROM, and releasing the compressed code on powerup, so all of the code is available for the computer to use. Also on powerup, the entire code is shadowed to RAM

Kikinis, 4-5

Fig. 1 is a diagrammatical representation of a compressed BIOS 11 according to the present invention. There are three different portions of the code. Portion 13 is code to perform all operations to initialize and test the system RAM, and make it ready for use, and is a familiar portion of conventional BIOS routines. This portion in some

Kikinis

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 10 of 60

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

applications needs to perform such functions as initializing and testing a memory controller and cache controllers and cache memory. Portion 15 is a decompression utility. Portion 17 represents the balance of the BIOS code in compressed form. It will be apparent to those with skill in the art that there are a number of compression schemes and related decompression routines that might be used.

Kikinis 5

Fig. 2 is a flow chart showing the operation of a computer from startup following a BIOS routine according to the present invention. From powerup signal 19, which is typically derived from the act of closing the power on switch, operation goes to initialization operation 21, during which system RAM is initialized. In operation 21, the system runs portion 13 of Fig. 1.

Next, decompression utility 15 (Fig. 1) is accessed and run in operation 23. The decompression utility processes the balance of the BIOS code (compressed), translates it into operable code, and shadows it to system RAM. Although such decompression utilities are available, the code pointing to the compressed portion of the BIOS, and that which causes the decompressed code to be shadowed to RAM is not a part of a conventional decompression routine. These commands are added to the BIOS of the invention.

After the BIOS is shadowed operation continues (25) from the BIOS in system RAM. All remaining BIOS processes, including testing and initializing the remainder of the computer subsystems are accomplished in this operating portion.

Kikinis, 5-6

One means by which the BIOS code may be compressed is based on the fact that BIOS routines, as is common in most other coded instruction sets, make use of frequently repeated code sequences. EPROMs used for BIOS are typically byte-wide devices, that is, the device can store "words" of 8 bits. A sixteen bit word requires, then, two lines of BIOS code.

Kikinis, 6

See also Kikinis Fig. 1-3

Kikinis

Claim 1.3

"preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and"

Page 11 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this claim limitation:</p> <p style="padding-left: 40px;">A means of providing a BIOS routine from an EPROM to RAM in a general purpose computer, where the BIOS routine is greater in number of lines of code than the line capacity of the EPROM is provided. The BIOS routine is stored in EPROM in three portions (11). A first portion (13) is uncompressed, and loadable and operable by the CPU of the computer to initialize RAM. A second portion (17) is compressed by one of a number of schemes. A third portion (15) is a decompression utility loadable and operable by the computer CPU to decompress the compressed portion from EPROM and copy the resulting code to RAM, resulting in a BIOS in RAM (4).</p> <p>Kikinis, Abstract</p> <p style="padding-left: 40px;">As is well known in the art, a computer system, to be of any use, must comprise all the computer hardware, such as the CPU, memory devices, communication buses, and so forth. There must also be instruction sets (programs/software) for the CPU to follow to accomplish tasks. The programmed information (application software) is typically stored on an</p>	

Kikinis

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

internal or peripheral memory device to be accessed by the CPU as needed.

Kikinis, 1

A firmware device according to a preferred embodiment of the invention provides a BIOS routine for a general-purpose computer having a CPU microprocessor, comprising a programmable non-volatile memory device, and a BIOS routine stored on the programmable non-volatile memory device. The BIOS routine has a compressed portion, an uncompressed portion operable by the CPU to initialize random access memory in the general-purpose computer, and a decompression utility code operable by the CPU to load the compressed portion, decompress it, and copy the decompressed code to the random access memory. In a preferred embodiment the programmable memory device is an EPROM device

Kikinis, 2-3

In most BIOS systems for general purpose computers, the BIOS is stored in an EPROM device as described in the background section above. Upon power up the BIOS initializes the system, doing basic tasks like accessing and checking the operation of on-board random-access memory RAM, and typically, somewhere during the initialization, at least a part of the BIOS code is copied (the BIOS copies itself) into a portion of the on-board RAM.

Kikinis, 4

In typical general-purpose computers, as soon as the system receives power, the BIOS tests and initializes system RAM, then copies (shadows) itself from the EPROM to the RAM. The BIOS continues to run in RAM. The purpose of shadowing the BIOS in RAM is to give the CPU microprocessor much faster access to the BIOS code than it would have by accessing the EPROM every time a BIOS code sequence is needed in continuing operations.

Kikinis, 4

The present invention comprises a means of compressing at least a significant portion of the BIOS code, storing all of the BIOS code, including the compressed portion, in EPROM, and releasing the compressed code on powerup, so all of the code is available for the computer to use. Also on powerup, the entire code is shadowed to RAM

Kikinis

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 13 of 60

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

Kikinis, 4-5

Fig. 2 is a flow chart showing the operation of a computer from startup following a BIOS routine according to the present invention. From powerup signal 19, which is typically derived from the act of closing the power on switch, operation goes to initialization operation 21, during which system RAM is initialized. In operation 21, the system runs portion 13 of Fig. 1.

Next, decompression utility 15 (Fig. 1) is accessed and run in operation 23. The decompression utility processes the balance of the BIOS code (compressed), translates it into operable code, and shadows it to system RAM. Although such decompression utilities are available, the code pointing to the compressed portion of the BIOS, and that which causes the decompressed code to be shadowed to RAM is not a part of a conventional decompression routine. These commands are added to the BIOS of the invention.

After the BIOS is shadowed operation continues (25) from the BIOS in system RAM. All remaining BIOS processes, including testing and initializing the remainder of the computer subsystems are accomplished in this operating portion.

Kikinis, 5-6

Fig. 3 is a diagrammatical representation of the token decompression scheme described above. After the BIOS according to the embodiment of the invention has initialized and tested the RAM, the decompression utility is booted, and begins to read the compressed portion of the BIOS at Start 27. At 29 the decompression utility loads the first/next byte from the compressed portion of the EPROM BIOS. If this byte is hex FF (31), it is recognized as a token, and control goes to 33, where the system reads the byte following the token flag. This byte is always a pointer to a code sequence.

Kikinis, 7

See also Kikinis Fig. 1-3.

Kikinis

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 14 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Kikinis

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">Fig. 1 is a diagrammatical representation of a compressed BIOS 11 according to the present invention. There are three different portions of the code. Portion 13 is code to perform all operations to initialize and test the system RAM, and make it ready for use, and is a familiar portion of conventional BIOS routines. This portion in some applications needs to perform such functions as initializing and testing a memory controller and cache controllers and cache memory. Portion 15 is a decompression utility. Portion 17 represents the balance of the BIOS code in compressed form. It will be apparent to those with skill in the art that there are a number of compression schemes and related decompression routines that might be used.</p> <p>Kikinis, 5</p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

4. The method of claim 1, further comprising updating the list of boot data.	Kikinis, as evidenced by the example citations below, discloses “updating the list of boot data.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Kikinis

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 17 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p>	

Kikinis

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 18 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Kikinis

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 19 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Kikinis, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Kikinis

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

7.1 a digital signal processor (DSP) or controller;	Kikinis, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">Fig. 1 is a diagrammatical representation of a compressed BIOS 11 according to the present invention. There are three different portions of the code. Portion 13 is code to perform all operations to initialize and test the system RAM, and make it ready for use, and is a familiar portion of conventional BIOS routines. This portion in some applications needs to perform such functions as initializing and testing a memory controller and cache controllers and cache memory. Portion 15 is a decompression utility. Portion 17 represents the balance of the BIOS code in compressed form. It will be apparent to those with skill in the art that there are a number of compression schemes and related decompression routines that might be used.</p> <p>Kikinis, 5</p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

7.2 a cache memory device; and;	Kikinis, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Kikinis, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Kikinis discloses this limitation:

See Claims 1.1, 1.3, 2, 3, and 7.1 above.

Kikinis

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 23 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Kikinis, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Kikinis, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Kikinis

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 25 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Kikinis discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

Kikinis

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

9.1 maintaining a list of application data associated with an application program;	Kikinis, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Kikinis, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See</i> Claims 1.3, 2, and 8 above.</p>	

Kikinis

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 28 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 1.4, 2, and 8 above.</i></p>	

Kikinis

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 29 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis


<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Kikinis discloses this limitation:</p> <p style="padding-left: 40px;">A means of providing a BIOS routine from an EPROM to RAM in a general purpose computer, where the BIOS routine is greater in number of lines of code than the line capacity of the EPROM is provided. The BIOS routine is stored in EPROM in three portions (11). A first portion (13) is uncompressed, and loadable and operable by the CPU of the computer to initialize RAM. A second portion (17) is compressed by one of a number of schemes. A third portion (15) is a decompression utility loadable and operable by the computer CPU to decompress the compressed portion from EPROM and copy the resulting code to RAM, resulting in a BIOS in RAM (4).</p> <p>Kikinis, Abstract</p>	

Kikinis


“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis



Kikinis, Fig. 1



Kikinis, Fig 2

As is well known in the art, a computer system, to be of any use, must comprise all the computer hardware, such as the CPU, memory devices, communication buses, and so forth. There must also be instruction sets

Kikinis

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

(programs/software) for the CPU to follow to accomplish tasks. The programmed information (application software) is typically stored on an internal or peripheral memory device to be accessed by the CPU as needed.

Kikinis, 1

A firmware device according to a preferred embodiment of the invention provides a BIOS routine for a general-purpose computer having a CPU microprocessor, comprising a programmable non-volatile memory device, and a BIOS routine stored on the programmable non-volatile memory device. The BIOS routine has a compressed portion, an uncompressed portion operable by the CPU to initialize random access memory in the general-purpose computer, and a decompression utility code operable by the CPU to load the compressed portion, decompress it, and copy the decompressed code to the random access memory. In a preferred embodiment the programmable memory device is an EPROM device

Kikinis, 2-3

In most BIOS systems for general purpose computers, the BIOS is stored in an EPROM device as described in the background section above. Upon power up the BIOS initializes the system, doing basic tasks like accessing and checking the operation of on-board random-access memory RAM, and typically, somewhere during the initialization, at least a part of the BIOS code is copied (the BIOS copies itself) into a portion of the on-board RAM.

Kikinis, 4

In typical general-purpose computers, as soon as the system receives power, the BIOS tests and initializes system RAM, then copies (shadows) itself from the EPROM to the RAM. The BIOS continues to run in RAM. The purpose of shadowing the BIOS in RAM is to give the CPU microprocessor much faster access to the BIOS code than it would have by accessing the EPROM every time a BIOS code sequence is needed in continuing operations.

Kikinis, 4

The present invention comprises a means of compressing at least a significant portion of the BIOS code, storing all of the BIOS code, including the compressed portion, in EPROM, and releasing the

Kikinis

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 32 of 60

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

compressed code on powerup, so all of the code is available for the computer to use. Also on powerup, the entire code is shadowed to RAM

Kikinis, 4-5

Fig. 1 is a diagrammatical representation of a compressed BIOS 11 according to the present invention. There are three different portions of the code. Portion 13 is code to perform all operations to initialize and test the system RAM, and make it ready for use, and is a familiar portion of conventional BIOS routines. This portion in some applications needs to perform such functions as initializing and testing a memory controller and cache controllers and cache memory. Portion 15 is a decompression utility. Portion 17 represents the balance of the BIOS code in compressed form. It will be apparent to those with skill in the art that there are a number of compression schemes and related decompression routines that might be used.

Kikinis 5

Fig. 2 is a flow chart showing the operation of a computer from startup following a BIOS routine according to the present invention. From powerup signal 19, which is typically derived from the act of closing the power on switch, operation goes to initialization operation 21, during which system RAM is initialized. In operation 21, the system runs portion 13 of Fig. 1.

Next, decompression utility 15 (Fig. 1) is accessed and run in operation 23. The decompression utility processes the balance of the BIOS code (compressed), translates it into operable code, and shadows it to system RAM. Although such decompression utilities are available, the code pointing to the compressed portion of the BIOS, and that which causes the decompressed code to be shadowed to RAM is not a part of a conventional decompression routine. These commands are added to the BIOS of the invention.

After the BIOS is shadowed operation continues (25) from the BIOS in system RAM. All remaining BIOS processes, including testing and initializing the remainder of the computer subsystems are accomplished in this operating portion.

Kikinis, 5-6

One means by which the BIOS code may be compressed is based on the fact that BIOS routines, as is common in most other coded instruction sets, make use of frequently repeated code sequences. EPROMs used

Kikinis

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 33 of 60

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

for BIOS are typically byte-wide devices, that is, the device can store "words" of 8 bits. A sixteen bit word requires, then, two lines of BIOS code.

Kikinis, 6

Fig. 3 is a diagrammatical representation of the token decompression scheme described above. After the BIOS according to the embodiment of the invention has initialized and tested the RAM, the decompression utility is booted, and begins to read the compressed portion of the BIOS at Start 27. At 29 the decompression utility loads the first/next byte from the compressed portion of the EPROM BIOS. If this byte is hex FF (31), it is recognized as a token, and control goes to 33, where the system reads the byte following the token flag. This byte is always a pointer to a code sequence.

Kikinis, 7

See also Kikinis Fig. 3.

Kikinis

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device"

Claim 10

Page 34 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Kikinis discloses this limitation:

A means of providing a BIOS routine from an EPROM to RAM in a general purpose computer, where the BIOS routine is greater in number of lines of code than the line capacity of the EPROM is provided. The BIOS routine is stored in EPROM in three portions (11). A first portion (13) is uncompressed, and loadable and operable by the CPU of the computer to initialize RAM. A second portion (17) is compressed by one of a number of schemes. A third portion (15) is a decompression utility loadable and operable by the computer CPU to decompress the compressed portion from EPROM and copy the resulting code to RAM, resulting in a BIOS in RAM (4).

Kikinis, Abstract

As is well known in the art, a computer system, to be of any use, must comprise all the computer hardware, such as the CPU, memory devices, communication buses, and so forth. There must also be instruction sets (programs/software) for the CPU to follow to accomplish tasks. The programmed information (application software) is typically stored on an internal or peripheral memory device to be accessed by the CPU as needed.

Kikinis, 1

A firmware device according to a preferred embodiment of the invention provides a BIOS routine for a general-purpose computer having a CPU microprocessor, comprising a programmable non-volatile memory device, and a BIOS routine stored on the programmable non-volatile memory device. The BIOS routine has a compressed portion, an uncompressed portion operable by the CPU to initialize random access memory in the general-purpose computer, and a decompression utility code operable by the CPU to load the compressed portion, decompress it, and copy the decompressed code to the random access memory. In a

Kikinis

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 35 of 60

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

preferred embodiment the programmable memory device is an EPROM device

Kikinis, 2-3

In most BIOS systems for general purpose computers, the BIOS is stored in an EPROM device as described in the background section above. Upon power up the BIOS initializes the system, doing basic tasks like accessing and checking the operation of on-board random-access memory RAM, and typically, somewhere during the initialization, at least a part of the BIOS code is copied (the BIOS copies itself) into a portion of the on-board RAM.

Kikinis, 4

In typical general-purpose computers, as soon as the system receives power, the BIOS tests and initializes system RAM, then copies (shadows) itself from the EPROM to the RAM. The BIOS continues to run in RAM. The purpose of shadowing the BIOS in RAM is to give the CPU microprocessor much faster access to the BIOS code than it would have by accessing the EPROM every time a BIOS code sequence is needed in continuing operations.

Kikinis, 4

The present invention comprises a means of compressing at least a significant portion of the BIOS code, storing all of the BIOS code, including the compressed portion, in EPROM, and releasing the compressed code on powerup, so all of the code is available for the computer to use. Also on powerup, the entire code is shadowed to RAM

Kikinis, 4-5

Fig. 2 is a flow chart showing the operation of a computer from startup following a BIOS routine according to the present invention. From powerup signal 19, which is typically derived from the act of closing the power on switch, operation goes to initialization operation 21, during which system RAM is initialized. In operation 21, the system runs portion 13 of Fig. 1.

Next, decompression utility 15 (Fig. 1) is accessed and run in operation 23. The decompression utility processes the balance of the BIOS code (compressed), translates it into operable code, and shadows it to system RAM. Although such decompression utilities are available, the code pointing to the compressed portion of the BIOS, and that which causes

Kikinis

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 36 of 60

Appendix A10

Invalidity of U.S. Patent 7,181,608 based on Kikinis

the decompressed code to be shadowed to RAM is not a part of a conventional decompression routine. These commands are added to the BIOS of the invention.

After the BIOS is shadowed operation continues (25) from the BIOS in system RAM. All remaining BIOS processes, including testing and initializing the remainder of the computer subsystems are accomplished in this operating portion.

Kikinis, 5-6

Fig. 3 is a diagrammatical representation of the token decompression scheme described above. After the BIOS according to the embodiment of the invention has initialized and tested the RAM, the decompression utility is booted, and begins to read the compressed portion of the BIOS at Start 27. At 29 the decompression utility loads the first/next byte from the compressed portion of the EPROM BIOS. If this byte is hex FF (31), it is recognized as a token, and control goes to 33, where the system reads the byte following the token flag. This byte is always a pointer to a code sequence.

Kikinis, 7

See also Kikinis Fig. 1-3.

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Kikinis discloses this limitation:

See Claims 10 and 11 above.

Kikinis

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Kikinis, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Kikinis

“The method of claim 1, wherein the compressed boot data is accessed via direct memory access..”

Claim 13

Page 39 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Kikinis, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">In a particular compression scheme compression is accomplished by a substituting a two line token for a longer sequence, where the longer sequence is a sequence often repeated in the BIOS. The value of the first line is a flag to the decompression routine that the next line is to be used to correlate to the longer sequence and copy that longer sequence in decompression.</p> <p>Kikinis, 3</p> <p style="padding-left: 40px;">It is also true that there are a truly large number of compression schemes that might be employed to compress a portion of the BIOS. The invention should not be limited by the specific code relationship determined to compress the BIOS code.</p> <p>Kikinis, 8</p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">In a particular compression scheme compression is accomplished by a substituting a two line token for a longer sequence, where the longer sequence is a sequence often repeated in the BIOS. The value of the first line is a flag to the decompression routine that the next line is to be used to correlate to the longer sequence and copy that longer sequence in decompression.</p> <p>Kikinis, 3</p> <p style="padding-left: 40px;">It is also true that there are a truly large number of compression schemes that might be employed to compress a portion of the BIOS. The invention should not be limited by the specific code relationship determined to compress the BIOS code.</p> <p>Kikinis, 8</p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Kikinis, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

22.1 maintaining a list of boot data used for booting a computer system;.	Kikinis, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

22.2 initializing a central processing unit of the computer system;	Kikinis, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Kikinis, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Kikinis

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 46 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Kikinis, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Kikinis

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 47 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..

Kikinis, as evidenced by the example citations below, discloses
“a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Kikinis discloses this limitation:

See Claims 16 and 22 above

Kikinis

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 50 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

27.1 a boot device..	Kikinis, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

27.2 a processor..	Kikinis, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

27.3 cache memory; and.	Kikinis, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

27.4 non-volatile memory for storing logic code for use by the processor,..	Kikinis, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Kikinis, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Kikinis, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and</p>	<p>Kikinis, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Kikinis, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Kikinis discloses this limitation:

See Claims 4, 10, and 11 above

Kikinis

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 58 of 60

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Kikinis, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Kikinis discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A10
Invalidity of U.S. Patent 7,181,608 based on Kikinis

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Kikinis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Kikinis discloses this limitation:

See Claims 16 and 27 above

Appendix A11

Invalidity of U.S. Patent 7,181,608 based on Krockner

U.S. Patent No. 6,073,232 to Krockner (“Krockner”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

locations and lengths of the records of an application program requested by the host computer during an initial power-on/reset.”

Krocker, Abstract.

“The present invention relates generally to peripheral storage apparatus for computers, and more particularly to shortening the load time of computer programs from a hard disk drive to a host computer.”

Krocker, 1:9-12.

“Accordingly, it is an object of the present invention to provide a method for rapidly communicating a computer program from a disk drive to a host computer.”

Krocker, 2:66-67.

Krocker

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 57

Appendix A11

Invalidity of U.S. Patent 7,181,608 based on Krockner

1.1 maintaining a list of boot data used for booting a computer system;

Krockner, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Krockner discloses this limitation:




FIG. 3

Krockner, Fig. 3.

“A method for increasing boot speed of a host computer with associated hard disk drive generates a prefetch table that contains pointers to disk locations and lengths of the records of an application program requested

Krockner

Claim 1.1

“maintaining a list of boot data used for booting a computer system;”

Page 4 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

by the host computer during an initial power-on/reset.”

Krocker, Abstract.

“In accordance with the present invention, steps executed by the digital processing apparatus include, after an initial power-up or reset of the hard disk drive and a host computer associated with the drive, receiving an initial read command from the host computer for transferring to the host computer a plurality of data records of a program stored on the disk. A prefetch table is then generated, with the table representing a disk location and length of each data record requested by the initial read command.”

Krocker, 2:20-37.

“When the command is a read command, code means generate a prefetch table representative of at least the disk location of the records requested by the read command for transfer of the records from the disk to the cache for a subsequent power-on or reset of the host computer. Moreover, code means are provided for determining whether the records have been stored in the cache in response to a previous power-on or reset of the host computer, and the records are communicated to the host computer in response.”

Krocker, 3:21-29.

“As discussed further below, the prefetch table contains a listing of the disk locations and lengths of data records that were requested by the host computer 14 in the immediately previous power-on/reset. Additionally, a copy of a prefetch flag, if enabled by the user, is created and set active at block 28.”

Krocker, 3:3-9. *See also* Krocker, 3:9-16.

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

the host computer when the host computer requests it.”

Krocker, Abstract.

“Then, after a subsequent power-on or reset of the hard disk drive, and during a second power-on or reset of the host computer, the prefetch table is accessed to read into the data cache the data records.”

Krocker, 2:37-40.

“As disclosed in detail below, these code means are for enhanced loading of the program from the hard disk drive to the host computer during power-on or reset of the host computer. In accordance with the present invention, code means receive a command from the host computer during a power-up or reset of the host computer.”

Krocker, 3:15-20.

“Commencing at start state 26, the process moves to block 28, wherein a prefetch table is read from a reserved area of the disks 16 into the RAM cache 18.”

Krocker, 5:1-3.

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Krockner, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p style="padding-left: 40px;">“During the next power-on/reset, before the host computer is ready for data but after the disk drive has completed its reset routine, using the prefetch table the disk drive accesses the previously requested data and copies it onto the cache of the disk drive, from where it is transferred to the host computer when the host computer requests it.”</p> <p>Krockner, Abstract.</p> <p style="padding-left: 40px;">“This invention is realized in a critical machine component that causes a digital processing apparatus to adaptively store a computer program on the cache of the hard disk drive and communicate the program to the host computer.”</p> <p>Krockner, 2:23-26.</p> <p style="padding-left: 40px;">“Then, after a subsequent power-on or reset of the hard disk drive, and during a second power-on or reset of the host computer, the prefetch table is accessed to read into the data cache the data records. In response to a subsequent read command from the host computer, it is determined whether records requested by the subsequent read command are stored in the data cache. If they are, the records are communicated from the cache to the host computer; otherwise, the records are communicated from the disk to the host computer.”</p>	

Krockner

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 8 of 57

Appendix A11

Invalidity of U.S. Patent 7,181,608 based on Krocker

Krocker, 2:37-46.

“In still another aspect, a computer hard disk drive includes at least one data storage disk and a data storage cache. Furthermore, the hard disk drive includes means for recording onto the cache, immediately after a hardware reset of the hard disk drive, data on the disk that has been requested by a host computer during a first hardware reset of the host computer.”

Krocker, 3:30-36.

“Additionally, as intended by the present invention the onboard controller 20 includes an adaptive cache module 24. Per the present invention, the adaptive cache module 24 is executed by the onboard controller 20 as a series of computer-executable instructions.”

Krocker, 4:16-20.

“From block 44, or from decision diamonds 38 or 42 when the decisions there are negative, the process moves to decision diamond 46 to determine whether the requested data exists in cache.”

Krocker, 5:65-6:1.

“From block 50, or from decision diamond 46 if it was determined that the requested data exists in cache, the process moves to block 52 to transfer the record from cache 18 to the host computer 14.”

Krocker, 5:65-6:1.

Krocker

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 9 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Krockner, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p style="padding-left: 40px;">“Then, after a subsequent power-on or reset of the hard disk drive, and during a second power-on or reset of the host computer, the prefetch table is accessed to read into the data cache the data records. In response to a subsequent read command from the host computer, it is determined whether records requested by the subsequent read command are stored in the data cache. If they are, the records are communicated from the cache to the host computer; otherwise, the records are communicated from the disk to the host computer.”</p> <p>Krockner, 2:37-46.</p> <p style="padding-left: 40px;">“Preferably, the accessing and determining steps are repeated for each power-on or reset of the host computer.”</p> <p>Krockner, 2:47-48.</p> <p style="padding-left: 40px;">“Additionally, the disk drive includes means for communicating the data from the cache to the host computer during a second hardware reset of</p>	

Krockner

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A11

Invalidity of U.S. Patent 7,181,608 based on Krockner

the host computer.”

Krockner, 3:36-38.

“Additionally, as intended by the present invention the onboard controller 20 includes an adaptive cache module 24. Per the present invention, the adaptive cache module 24 is executed by the onboard controller 20 as a series of computer-executable instructions.”

Krockner, 4:16-20.

“If it is active, the logic, at block 56, uses the next entry in the prefetch table to build a task control block (TCB) to fetch data into the same segment of the cache 18 that the just-transferred record had occupied prior to being communicated to the host computer 14. In accordance with the present invention, the TCB in block 50 is activated as though a command otherwise was received across the device/file interface. In other words, when the host computer 14 is a PC, the TCB in block 50 is activated as though a command otherwise was received across the SCSI (or IDE)--disk drive interface. In this way, the relatively small amount of cache storage space can be optimally used during the adaptive caching process until all records designated in the prefetch table have been loaded into cache and then transferred to the host computer 14.”

Krockner, 6:16-31.

“If the command is not a write command, the process moves to block 60 to proceed using existing data access and command processing methods, and then the process continues back to the idle state 32.”

Krockner, 6:44-48.

Krockner

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 11 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Krockner, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p> <p style="padding-left: 40px;">“A method for increasing boot speed of a host computer with associated hard disk drive generates a prefetch table that contains pointers to disk locations and lengths of the records of an application program requested by the host computer during an initial power-on/reset.”</p> <p>Krockner, Abstract.</p> <p style="padding-left: 40px;">“As recognized by the present invention, however, it is possible to provide, without operating system intervention, a method for adaptively preparing a disk drive to effect rapid application program loading to a host computer.”</p> <p>Krockner, 1:55-58.</p> <p style="padding-left: 40px;">“And, the hard disk drive 12 can be any hard disk drive suitable for computer applications, provided that the hard disk drive 12 includes at least one, and typically a plurality of, data storage disks 16 and an on-board, solid state, random access memory (RAM) data cache 18.”</p> <p>Krockner, 4:5:10.</p>	

Krockner

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A11

Invalidity of U.S. Patent 7,181,608 based on Krocker


3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.

Krocker, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Krocker discloses this limitation:

See Claims 1.3, and 1.4 above.



Krocker, Fig. 1.

Krocker

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Appendix A11

Invalidity of U.S. Patent 7,181,608 based on Krocker

“Indeed, the host computer 14 can be an embedded controller that is part of a music synthesizer, or part of an industrial instrument.”

Krocker, 4:3-6.

“As shown in FIG. 1, the hard disk drive 12 also includes an onboard controller 20. In accordance with principles well-known in the art, the onboard controller 20 is a digital processor Which, among other things, controls read heads 22 in the disk drive 12 for effecting data transfer to and from the disks 16.”

Krocker, 4:11-16.

“Additionally, as intended by the present invention the onboard controller 20 includes an adaptive cache module 24. Per the present invention, the adaptive cache module 24 is executed by the onboard controller 20 as a series of computer-executable instructions. These instructions are embodied as microcode in a memory, e.g., read-only memory (ROM) of the onboard controller 20. Such a ROM is indicated by reference numeral 21 in FIG. 2.”

Krocker, 4:17-24.

“Manifestly, the invention may be practiced in its essential embodiment by a machine component, embodied by the ROM 21, that renders the computer program code elements in a form that instructs a digital processing apparatus (e.g., the onboard controller 20) to perform a sequence of function steps corresponding to those shown in the Figures. The machine component is shown in FIGS. 1 and 2 as a combination of program code elements A—C in computer readable form that are embodied in a computer usable data medium (the ROM 21) of the onboard controller 20.”

Krocker, 4:43-53, Fig. 3.

Appendix A11

Invalidity of U.S. Patent 7,181,608 based on Krocker

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Krocker, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krocker discloses this limitation:</p> <p><i>See</i> Claim 1.1 above.</p> <p style="padding-left: 40px;">“The prefetch table is updated to reflect disk location changes for the various records, or to reflect new records that were requested by the host computer but not found in cache during the previous power-on/reset.”</p> <p>Krocker, Abstract.</p> <p style="padding-left: 40px;">“In accordance with the present invention, steps executed by the digital processing apparatus include, after an initial power-up or reset of the hard disk drive and a host computer associated with the drive, receiving an initial read command from the host computer for transferring to the host computer a plurality of data records of a program stored on the disk. A prefetch table is then generated, with the table representing a disk location and length of each data record requested by the initial read command.”</p> <p>Krocker, 2:20-37.</p> <p style="padding-left: 40px;">“Additionally, the steps further include updating the data prefetch table, communicating the records from the disk to the host computer when the read counter exceeds a predetermined threshold, and setting a prefetch flag to inactive when the read counter exceeds the predetermined threshold.”</p> <p>Krocker, 2:59-64.</p> <p style="padding-left: 40px;">“When the command is a read command, code means generate a prefetch table representative of at least the disk location of the records requested by the read command for transfer of the records from the disk to the cache for a subsequent power-on or reset of the host computer. Moreover, code means are provided for determining whether the records have been stored in the cache in response to a previous power-on or reset of the host computer, and the records are communicated to the host computer in</p>	

Krocker

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 15 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

response.”

Krocker, 3:21-29.

“As discussed further below, the prefetch table contains a listing of the disk locations and lengths of data records that were requested by the host computer 14 in the immediately previous power-on/reset. Additionally, a copy of a prefetch flag, if enabled by the user, is created and set active at block 28.”

Krocker, 3:3-9. *See also* Krocker, 3:9-16.

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Krockner, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Krockner, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Krockner

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 18 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Krockner, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Krockner

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A11 Invalidity of U.S. Patent 7,181,608 based on Krocker


7.1 a digital signal processor (DSP) or controller;	Krocker, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Krocker discloses this limitation:

See Claims 1.2, 1.3, and 1.4 above.

See also *Look for additional references to controller or data storage controller*



Appendix A11

Invalidity of U.S. Patent 7,181,608 based on Krocker

Krocker, Fig. 1.

“Indeed, the host computer 14 can be an embedded controller that is part of a music synthesizer, or part of an industrial instrument.”

Krocker, 4:3-6.

“As shown in FIG. 1, the hard disk drive 12 also includes an onboard controller 20. In accordance with principles well-known in the art, the onboard controller 20 is a digital processor Which, among other things, controls read heads 22 in the disk drive 12 for effecting data transfer to and from the disks 16.”

Krocker, 4:11-16.

“Additionally, as intended by the present invention the onboard controller 20 includes an adaptive cache module 24. Per the present invention, the adaptive cache module 24 is executed by the onboard controller 20 as a series of computer-executable instructions. These instructions are embodied as microcode in a memory, e.g., read-only memory (ROM) of the onboard controller 20. Such a ROM is indicated by reference numeral 21 in FIG. 2.”

Krocker, 4:17-24.

“Manifestly, the invention may be practiced in its essential embodiment by a machine component, embodied by the ROM 21, that renders the computer program code elements in a form that instructs a digital processing apparatus (e.g., the onboard controller 20) to perform a sequence of function steps corresponding to those shown in the Figures. The machine component is shown in FIGS. 1 and 2 as a combination of program code elements A—C in computer readable form that are embodied in a computer usable data medium (the ROM 21) of the onboard controller 20.”

Krocker, 4:43-53, Fig. 3.

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

7.2 a cache memory device; and;	Krocker, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krocker discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Krockner, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Krockner

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 23 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Krockner, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Krockner, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Krockner

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 25 of 57

Appendix A11

Invalidity of U.S. Patent 7,181,608 based on Krocker

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Krocker, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Krocker discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“A method for increasing boot speed of a host computer with associated hard disk drive generates a prefetch table that contains pointers to disk locations and lengths of the records of an application program requested by the host computer during an initial power-on/reset.”

Krocker, Abstract.

“As recognized by the present invention, however, it is possible to provide, without operating system intervention, a method for adaptively preparing a disk drive to effect rapid application program loading to a host computer.”

Krocker, 1:55-58.

Krocker

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

“And, the hard disk drive 12 can be any hard disk drive suitable for computer applications, provided that the hard disk drive 12 includes at least one, and typically a plurality of, data storage disks 16 and an on-board, solid state, random access memory (RAM) data cache 18.”

Krocker, 4:5:10.

Krocker

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 27 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

9.1 maintaining a list of application data associated with an application program;	Krocker, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krocker discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Krockner, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Krockner

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Krockner, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Krockner discloses this limitation:

See Claims 1.4, 2, and 8 above.

See also

“A method for increasing boot speed of a host computer with associated hard disk drive generates a prefetch table that contains pointers to disk locations and lengths of the records of an application program requested by the host computer during an initial power-on/reset.”

Krockner, Abstract.

“As recognized by the present invention, however, it is possible to provide, without operating system intervention, a method for adaptively preparing a disk drive to effect rapid application program loading to a host computer.”

Krockner, 1:55-58.

“And, the hard disk drive 12 can be any hard disk drive suitable for computer applications, provided that the hard disk drive 12 includes at

Krockner

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

least one, and typically a plurality of, data storage disks 16 and an on-board, solid state, random access memory (RAM) data cache 18.”

Krocker, 4:5:10.

Krocker

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 31 of 57

Appendix A11

Invalidity of U.S. Patent 7,181,608 based on Krocker

Krocker, Fig. 3.

“A method for increasing boot speed of a host computer with associated hard disk drive generates a prefetch table that contains pointers to disk locations and lengths of the records of an application program requested by the host computer during an initial power-on/reset.”

Krocker, Abstract.

“The present invention relates generally to peripheral storage apparatus for computers, and more particularly to shortening the load time of computer programs from a hard disk drive to a host computer.”

Krocker, 1:9-12.

“In accordance with the present invention, steps executed by the digital processing apparatus include, after an initial power-up or reset of the hard disk drive and a host computer associated with the drive, receiving an initial read command from the host computer for transferring to the host computer a plurality of data records of a program stored on the disk. A prefetch table is then generated, with the table representing a disk location and length of each data record requested by the initial read command.”

Krocker, 2:20-37.

“When the command is a read command, code means generate a prefetch table representative of at least the disk location of the records requested by the read command for transfer of the records from the disk to the cache for a subsequent power-on or reset of the host computer. Moreover, code means are provided for determining whether the records have been stored in the cache in response to a previous power-on or reset of the host computer, and the records are communicated to the host computer in response.”

Krocker, 3:21-29.

“As discussed further below, the prefetch table contains a listing of the disk locations and lengths of data records that were requested by the host computer 14 in the immediately previous power-on/reset. Additionally, a copy of a prefetch flag, if enabled by the user, is created and set active at block 28.”

Krocker, 3:3-9. *See also* Krocker, 3:9-16.

Krocker

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 33 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

11. The method of claim 1, wherein the decompressing is provided by a data compression engine.	Krockner, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Krockner, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Krockner

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 35 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Krockner, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Krockner, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Krockner, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1.3, 1.4, and 15 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Krocker, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krocker discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Krockner, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

22.1 maintaining a list of boot data used for booting a computer system;.	Krockner, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

22.2 initializing a central processing unit of the computer system;	Krockner, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Krocker, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krocker discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Krocker

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 43 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Krockner, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Krockner

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 44 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Krockner, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Krockner, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Krockner

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 46 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Krockner, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See</i> Claims 16 and 22 above.</p>	

Krockner

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 47 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

27.1 a boot device..	Krockner, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

27.2 a processor..	Krocker, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krocker discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

27.3 cache memory; and.	Krockner, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

27.4 non-volatile memory for storing logic code for use by the processor,..	Krockner, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Krockner, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Krockner, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and</p>	<p>Krockner, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Krockner, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Krockner

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 55 of 57

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krocker

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Krocker, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Krocker discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A11
Invalidity of U.S. Patent 7,181,608 based on Krockner

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Krockner, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Krockner discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Appendix A12

Invalidity of U.S. Patent 7,181,608 based on Lee

U.S. Patent Application Publication No. 2001/0039612 Lee (“Lee”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.


Appendix A12 Invalidity of U.S. Patent 7,181,608 based on Lee

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:

Lee, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Lee discloses this limitation:




Lee, Fig.2.

Lee

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee



Lee, Fig. 3.

“Assuming that the correct first diskette is inserted into the system, the ROM-based code retrieves the master boot record from sector 0 of the first diskette.”

Lee, ¶ 0014.

“The ROM-based code then copies the OS loader into RAM from the first

Lee

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A12

Invalidity of U.S. Patent 7,181,608 based on Lee

diskette, starting at the address indicated in the master boot record and continuing for a length indicated by the offset provided by the master boot record. After copying the OS loader into RAM, the ROM-based code jumps to the OS loader.”

Lee, ¶ 0014.

“The OS loader is more sophisticated than the ROM-based code and performs certain preliminary functions, such as sizing memory. After performing preliminary functions, the OS loader copies into RAM a portion of the operating system known as the “kernel.””

Lee, ¶ 0015.

“It is therefore an object of the present invention to provide a computer system to reduce booting time.”

Lee, ¶ 0023.

It is another object of the invention to provide a method for shutting off and booting a computer system to reduce booting time.”

Lee, ¶ 0024.

“The BIOS ROM 106 and the boot image memory 108 are capable of setting and storing an initial state of main memory by a manufacturer or a user. Thus, the CPU 102 can reduce a device drive loading time by reading out the compressed boot image from the boot image memory 108 and loading the boot image after decompressing, when boot image is loaded to the main memory 104.”

Lee, ¶ 0040.

“In other words, at the step S142, the CPU 102 executes the operating system if a successful boot is detected through a POST routine. Therefore, a certain application program can be executed in the operating system environment.”

Lee, ¶ 0042.

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Lee, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p style="padding-left: 40px;">“The ROM-based code attempts to establish communication with a so-called “boot device”. A boot device holds information that is necessary to boot the system. In attempting to establish communication with a boot device, the ROM-based code operates according to a so-called “boot order.””</p> <p>Lee, ¶ 0012.</p> <p style="padding-left: 40px;">“More particularly, the ROM-based code attempts to retrieve a so-called “master boot record” from a particular sector of the diskette. If the communication attempt is successful, the ROM-based code uses that device as the boot device. If not, the ROM-based code proceeds to attempt communication With a device of the next boot order, e.g., local media.”</p> <p>Lee, ¶ 0012.</p> <p style="padding-left: 40px;">“In order to attain the above objects, according to an aspect of the present invention, there is provided a computer system having a central processing unit; a main and/or auxiliary power supply for supplying main and/or auxiliary power of the computer system; a boot image storing device for storing a boot image of the computer system; a main memory for storing the boot image from the boot image storing device by receiving the auxiliary power when the main power is shut off; and a composition memory for setting an instruction pointer of the central processing unit to a specific region of the main memory storing the boot image; wherein the central processing unit loads the boot image from the specific region of the main memory in response to the instruction pointer, thereby an operating system program can perform control functions.”</p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

Lee, ¶ 0025. *See also* Lee, ¶ 0026.

“The boot image memory 108 is capable of containing a non-volatile memory such as a flash memory to store a compressed boot image data. The boot image data can be obtained by compressing an initial storing state of the main memory 104 as a data format.”

Lee, ¶ 0038.

“The BIOS ROM 106 and the boot image memory 108 are capable of setting and storing an initial state of main memory by a manufacturer or a user. Thus, the CPU 102 can reduce a device drive loading time by reading out the compressed boot image from the boot image memory 108 and loading the boot image after decompressing, when boot image is loaded to the main memory 104.”

Lee, ¶ 0040.

“FIG. 5 is a flow chart for illustrating a method for booting the computer system 200 shown in FIG. 4. The control flow is a program stored in the BIOS ROM 210, and is executed by the CPU 202 according to processing steps of the BIOS.”

Lee, ¶ 0050. *See also* Lee, ¶ 0053.

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Lee, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p style="padding-left: 40px;">“When power is applied to a computer system, a portion of the computer system typically called the “initialization hardware” electronically detects the “power-on” condition and, in response to such a detection, forces certain circuitry of the system to a known state. For example, the CPU typically includes an instruction pointer (IP), which holds a memory address from which the CPU fetches an instruction to be executed by the CPU. The initialization hardware typically electronically forces the IP to an initial address so that the CPU may begin fetching and executing instructions from this initial address. The ROM is prerecorded With computer instructions, referred to below as the “ROM-based code.” As a result, shortly after power on, the CPU begins executing the ROM-based code.”</p> <p>Lee, ¶ 0011.</p> <p style="padding-left: 40px;">“The BIOS ROM 106 controls POST routine, interrupt processing, and system environment setting, according to initializing steps of the computer system 100. Especially, the BIOS ROM 106 sets the instruction pointer (IP).”</p> <p>Lee, ¶ 0039.</p> <p style="padding-left: 40px;">“In other words, at the step S142, the CPU 102 executes the operating system if a successful boot is detected through a POST routine. Therefore, a certain application program can be executed in the operating system environment.”</p> <p>Lee, ¶ 0042.</p> <p style="padding-left: 40px;">“Referring to FIG. 3, the computer system 100 is powered on in step</p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

S160, and POST routine is performed in step S162.”

Lee, ¶ 0045. *See also* Lee, ¶ 0051.

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Lee, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p style="padding-left: 40px;">“The ROM-based code attempts to establish communication with a so-called “boot device”. A boot device holds information that is necessary to boot the system. In attempting to establish communication with a boot device, the ROM-based code operates according to a so-called “boot order.””</p> <p>Lee, ¶ 0012.</p> <p style="padding-left: 40px;">“More particularly, the ROM-based code attempts to retrieve a so-called “master boot record” from a particular sector of the diskette. If the communication attempt is successful, the ROM-based code uses that device as the boot device. If not, the ROM-based code proceeds to attempt communication With a device of the next boot order, e.g., local media.”</p> <p>Lee, ¶ 0012.</p> <p style="padding-left: 40px;">“Assuming that the correct first diskette is inserted into the system, the ROM-based code retrieves the master boot record from sector 0 of the first diskette.”</p> <p>Lee, ¶ 0014.</p> <p style="padding-left: 40px;">“The ROM-based code then copies the OS loader into RAM from the first diskette, starting at the address indicated in the master boot record and</p>	

Lee

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A12

Invalidity of U.S. Patent 7,181,608 based on Lee

continuing for a length indicated by the offset provided by the master boot record. After copying the OS loader into RAM, the ROM-based code jumps to the OS loader.”

Lee, ¶ 0014.

“The OS loader is more sophisticated than the ROM-based code and performs certain preliminary functions, such as sizing memory. After performing preliminary functions, the OS loader copies into RAM a portion of the operating system known as the “kernel.””

Lee, ¶ 0015.

“In order to attain the above objects, according to an aspect of the present invention, there is provided a computer system having a central processing unit; a main and/or auxiliary power supply for supplying main and/or auxiliary power of the computer system; a boot image storing device for storing a boot image of the computer system; a main memory for storing the boot image from the boot image storing device by receiving the auxiliary power when the main power is shut off; and a composition memory for setting an instruction pointer of the central processing unit to a specific region of the main memory storing the boot image; wherein the central processing unit loads the boot image from the specific region of the main memory in response to the instruction pointer, thereby an operating system program can perform control functions.”

Lee, ¶ 0025. *See also* Lee, ¶ 0026.

“The boot image memory 108 is capable of containing a non-volatile memory such as a flash memory to store a compressed boot image data. The boot image data can be obtained by compressing an initial storing state of the main memory 104 as a data format.”

Lee, ¶ 0038.

“The BIOS ROM 106 and the boot image memory 108 are capable of setting and storing an initial state of main memory by a manufacturer or a user. Thus, the CPU 102 can reduce a device drive loading time by reading out the compressed boot image from the boot image memory 108 and loading the boot image after decompressing, when boot image is loaded to the main memory 104.”

Lee, ¶ 0040.

“Continually, at step S164, the compressed boot image is read out. At

Lee

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 10 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

step S166, the compressed boot image is loaded to the main memory 104 after decompressing. At step S168, an instruction pointer (IP) of the CPU 102 is set to a specific region of the main memory 104 being loaded the boot image. And then at step S170, the operating system is executed by reading out the boot image from the specific region.”

Lee, ¶ 0045. *See also* Lee, ¶ 0048.

“Continually, at step S224, a compressed boot image 216 is loaded from the CD-ROM 214, and the boot image is loaded to the main memory 206 after decompressing in step S226. At step S228, an instruction pointer 204 of the CPU 202 is set to a specific region 208 of the main memory 206 being loaded the boot image. At step S230, the operating system is executed by reading out the boot image from the specific region 208 of the main memory 206. As a result, the operating system can perform control functions.”

Lee, ¶ 0051.

“The CPU 302 reads out the boot image 324 from the hard disk drive 320 and loads it to the main memory 304, under control of the BIOS. In other words, the CPU 302 decompresses the compressed boot image from the specific region of the hard disk drive 320, and loads it to a specific region of the main memory 304. The CPU 302 reads out the location information of the boot image from the BIOS ROM 306, and then reads out the boot image from the specific region of the main memory 304 according to the information. Thus, the operating system can perform control functions 15 by setting the IP of the CPU 302 to the specific region of the main memory 304.”

Lee, ¶ 0054.

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Lee, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p style="padding-left: 40px;">“The BIOS ROM 106 and the boot image memory 108 are capable of setting and storing an initial state of main memory by a manufacturer or a user. Thus, the CPU 102 can reduce a device drive loading time by reading out the compressed boot image from the boot image memory 108 and loading the boot image after decompressing, when boot image is loaded to the main memory 104.”</p> <p>Lee, ¶ 0040.</p> <p style="padding-left: 40px;">“Continually, at step S164, the compressed boot image is read out. At step S166, the compressed boot image is loaded to the main memory 104 after decompressing. At step S168, an instruction pointer (IP) of the CPU 102 is set to a specific region of the main memory 104 being loaded the boot image. And then at step S170, the operating system is executed by reading out the boot image from the specific region.”</p> <p>Lee, ¶ 0045. <i>See also</i> Lee, ¶ 0048.</p> <p style="padding-left: 40px;">“Continually, at step S224, a compressed boot image 216 is loaded from</p>	

Lee

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Appendix A12

Invalidity of U.S. Patent 7,181,608 based on Lee

the CD-ROM 214, and the boot image is loaded to the main memory 206 after decompressing in step S226. At step S228, an instruction pointer 204 of the CPU 202 is set to a specific region 208 of the main memory 206 being loaded the boot image. At step S230, the operating system is executed by reading out the boot image from the specific region 208 of the main memory 206. As a result, the operating system can perform control functions.”

Lee, ¶ 0051.

“The CPU 302 reads out the boot image 324 from the hard disk drive 320 and loads it to the main memory 304, under control of the BIOS. In other words, the CPU 302 decompresses the compressed boot image from the specific region of the hard disk drive 320, and loads it to a specific region of the main memory 304. The CPU 302 reads out the location information of the boot image from the BIOS ROM 306, and then reads out the boot image from the specific region of the main memory 304 according to the information. Thus, the operating system can perform control functions 15 by setting the IP of the CPU 302 to the specific region of the main memory 304.”

Lee, ¶ 0054.

Lee

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 13 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Lee, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The initial storing state is capable of executing a certain application program in an operating system program environment.”</p> <p>Lee, ¶ 0038.</p> <p style="padding-left: 40px;">“In other words, at the step S142, the CPU 102 executes the operating system if a successful boot is detected through a POST routine. Therefore, a certain application program can be executed in the operating system environment.”</p> <p>Lee, ¶ 0042.</p>	

Lee

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Lee, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The computer system 100 is an IBM compatible computer system, Which includes a plurality of controllers(for example, an input/output (I/O) controller 110, a hard disk drive (HDD) controller 112, and a floppy disk drive(EDD) controller 114), input devices including a keyboard 118 and a mouse 120, and auxiliary storing devices including a hard disk drive (HDD) 122, a CD-ROM drive 124, a floppy disk drive (FDD) 126, and so on. Further, the computer system 100 includes a video controller 116, and a display 128.”</p> <p>Lee, ¶ 0037.</p> <p style="padding-left: 40px;">“In addition, the computer system 300 further includes a hard disk controller 308, and a hard disk drive (HDD) 320 storing an operating system program 322 and boot image 324.”</p> <p>Lee, ¶ 0052.</p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

4. The method of claim 1, further comprising updating the list of boot data.	Lee, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Lee, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Lee

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 17 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Lee, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Lee

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 18 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Lee, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Lee

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Page 19 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

7.1 a digital signal processor (DSP) or controller;	Lee, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The computer system 100 is an IBM compatible computer system, Which includes a plurality of controllers(for example, an input/output (I/O) controller 110, a hard disk drive (HDD) controller 112, and a floppy disk drive(EDD) controller 114), input devices including a keyboard 118 and a mouse 120, and auxiliary storing devices including a hard disk drive (HDD) 122, a CD-ROM drive 124, a floppy disk drive (FDD) 126, and so on. Further, the computer system 100 includes a video controller 116, and a display 128.”</p> <p>Lee, ¶ 0037.</p> <p style="padding-left: 40px;">“In addition, the computer system 300 further includes a hard disk controller 308, and a hard disk drive (HDD) 320 storing an operating system program 322 and boot image 324.”</p> <p>Lee, ¶ 0052.</p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

7.2 a cache memory device; and;	Lee, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Lee, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Lee

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 22 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Lee, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Lee

“for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system”

Claim 7.3.2

Page 23 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Lee, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Lee

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 24 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Lee, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Lee discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also *Look for additional references to application programs*

“The initial storing state is capable of executing a certain application program in an operating system program environment.”

Lee, ¶ 0038.

“In other words, at the step S142, the CPU 102 executes the operating system if a successful boot is detected through a POST routine. Therefore, a certain application program can be executed in the operating system environment.”

Lee, ¶ 0042.

Lee

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

9.1 maintaining a list of application data associated with an application program;	Lee, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Lee, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Lee

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Lee, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The initial storing state is capable of executing a certain application program in an operating system program environment.”</p> <p>Lee, ¶ 0038.</p> <p style="padding-left: 40px;">“In other words, at the step S142, the CPU 102 executes the operating system if a successful boot is detected through a POST routine. Therefore, a certain application program can be executed in the operating system environment.”</p> <p>Lee, ¶ 0042.</p>	

Lee

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee


<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Lee, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See <u>Copy from 936 element 1.1</u></i></p>	

Lee

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee



Lee, Fig. 2.


Lee

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device"

Claim 10

Page 30 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee



Lee

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Appendix A12

Invalidity of U.S. Patent 7,181,608 based on Lee

Lee, ¶ 0012.

“More particularly, the ROM-based code attempts to retrieve a so-called “master boot record” from a particular sector of the diskette. If the communication attempt is successful, the ROM-based code uses that device as the boot device. If not, the ROM-based code proceeds to attempt communication With a device of the next boot order, e.g., local media.”

Lee, ¶ 0012.

“In order to attain the above objects, according to an aspect of the present invention, there is provided a computer system having a central processing unit; a main and/or auxiliary power supply for supplying main and/or auxiliary power of the computer system; a boot image storing device for storing a boot image of the computer system; a main memory for storing the boot image from the boot image storing device by receiving the auxiliary power when the main power is shut off; and a composition memory for setting an instruction pointer of the central processing unit to a specific region of the main memory storing the boot image; wherein the central processing unit loads the boot image from the specific region of the main memory in response to the instruction pointer, thereby an operating system program can perform control functions.”

Lee, ¶ 0025. *See also* Lee, ¶ 0026.

“The boot image memory 108 is capable of containing a non-volatile memory such as a flash memory to store a compressed boot image data. The boot image data can be obtained by compressing an initial storing state of the main memory 104 as a data format.”

Lee, ¶ 0038.

“The BIOS ROM 106 and the boot image memory 108 are capable of setting and storing an initial state of main memory by a manufacturer or a user. Thus, the CPU 102 can reduce a device drive loading time by reading out the compressed boot image from the boot image memory 108 and loading the boot image after decompressing, when boot image is loaded to the main memory 104.”

Lee, ¶ 0040.

“In other words, at the step S142, the CPU 102 executes the operating system if a successful boot is detected through a POST routine. Therefore, a certain application program can be executed in the operating system

Lee

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 32 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

environment.”

Lee, ¶ 0042.

“At step S148, the generated boot image is stored to the boot image memory 108 after compressing, and then the computer system 100 is rebooted.”

Lee, ¶ 0043.

“FIG. 5 is a flow chart for illustrating a method for booting the computer system 200 shown in FIG. 4. The control flow is a program stored in the BIOS ROM 210, and is executed by the CPU 202 according to processing steps of the BIOS.”

Lee, ¶ 0050. *See also* Lee, ¶ 0053.

“Continually, at step S224, a compressed boot image 216 is loaded from the CD-ROM 214, and the boot image is loaded to the main memory 206 after decompressing in step S226. At step S228, an instruction pointer 204 of the CPU 202 is set to a specific region 208 of the main memory 206 being loaded the boot image. At step S230, the operating system is executed by reading out the boot image from the specific region 208 of the main memory 206. As a result, the operating system can perform control functions.”

Lee, ¶ 0051.

Appendix A12

Invalidity of U.S. Patent 7,181,608 based on Lee

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Lee, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p style="padding-left: 40px;">“The BIOS ROM 106 and the boot image memory 108 are capable of setting and storing an initial state of main memory by a manufacturer or a user. Thus, the CPU 102 can reduce a device drive loading time by reading out the compressed boot image from the boot image memory 108 and loading the boot image after decompressing, when boot image is loaded to the main memory 104.”</p> <p>Lee, ¶ 0040.</p> <p style="padding-left: 40px;">“Continually, at step S164, the compressed boot image is read out. At step S166, the compressed boot image is loaded to the main memory 104 after decompressing. At step S168, an instruction pointer (IP) of the CPU 102 is set to a specific region of the main memory 104 being loaded the boot image. And then at step S170, the operating system is executed by reading out the boot image from the specific region.”</p> <p>Lee, ¶ 0045. <i>See also</i> Lee, ¶ 0048.</p> <p style="padding-left: 40px;">“Continually, at step S224, a compressed boot image 216 is loaded from the CD-ROM 214, and the boot image is loaded to the main memory 206 after decompressing in step S226. At step S228, an instruction pointer 204 of the CPU 202 is set to a specific region 208 of the main memory 206 being loaded the boot image. At step S230, the operating system is executed by reading out the boot image from the specific region 208 of the main memory 206. As a result, the operating system can perform control functions.”</p> <p>Lee, ¶ 0051.</p> <p style="padding-left: 40px;">“The CPU 302 reads out the boot image 324 from the hard disk drive 320 and loads it to the main memory 304, under control of the BIOS. In other words, the CPU 302 decompresses the compressed boot image from the</p>	

Appendix A12

Invalidity of U.S. Patent 7,181,608 based on Lee

specific region of the hard disk drive 320, and loads it to a specific region of the main memory 304. The CPU 302 reads out the location information of the boot image from the BIOS ROM 306, and then reads out the boot image from the specific region of the main memory 304 according to the information. Thus, the operating system can perform control functions 15 by setting the IP of the CPU 302 to the specific region of the main memory 304.”

Lee, ¶ 0054.

Lee

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 35 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Lee, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Lee

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 36 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Lee, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Lee, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Lee, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“At step S148, the generated boot image is stored to the boot image memory 108 after compressing, and then the computer system 100 is rebooted.”</p> <p>Lee, ¶ 0043.</p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Lee, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Lee, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 16 above.</p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

22.1 maintaining a list of boot data used for booting a computer system;.	Lee, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

22.2 initializing a central processing unit of the computer system;	Lee, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Lee, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Lee

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 44 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Lee, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Lee

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 45 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Lee, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Lee

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 46 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Lee, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Lee

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 47 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Lee, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 16 and 22 above.</i></p>	

Lee

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 48 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

27.1 a boot device..	Lee, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

27.2 a processor..	Lee, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

27.3 cache memory; and.	Lee, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

27.4 non-volatile memory for storing logic code for use by the processor,..	Lee, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Lee, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Lee, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Lee, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Lee, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Lee
 “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 56 of 58

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Lee, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A12
Invalidity of U.S. Patent 7,181,608 based on Lee

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Lee, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Lee discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Lee

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 58 of 58

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

U.S. Patent No. 6,237,080 to Makinen (“Makinen”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Makinen, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p style="padding-left: 40px;">A computer having a reduced instruction computer (RISC) architecture has a RISC central processing unit (CPU)(1) coupled to a RAM memory (3) and to a flash ROM memory (4). A set of compressed operating instructions (6,8), including a subset defining a compression method (8), are stored in the flash ROM (4) together with a set of uncompressed instructions (7) defining a compression algorithm. Upon booting of the computer, the uncompressed instructions (7) are read from the ROM (4) by the CPU (1) which then also reads the compressed instructions (6,8), decompresses them according to the decompression process (7), and writes the decompressed instructions (6’,8’) to the RAM (3). The compressed instructions (6,8) can be dynamically altered by the CPU (1), by generating an altered set of uncompressed instructions, compressing these in accordance with the now decompressed compression method (8’), and writing these to the flash ROM (4).</p> <p>Makinen, Abstract</p> <p style="padding-left: 40px;">According to a first aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) with a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), the method comprising reading a set of compressed RISC operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions.</p> <p>Makinen, 1:63-2:4</p> <p style="padding-left: 40px;">According to a second aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU)</p>	

Makinen

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

and a read only memory (ROM), the method comprising reading a set of compressed operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions, the method further comprising generating one or more replacement or additional compressed instructions in the CPU and writing the compressed instruction(s) to the ROM.

The above second aspect of the present invention makes it possible to amend the stored compressed instructions in a dynamic manner. This may, for example, allow a user to configure the computer according to his specific needs.

Preferably, the method comprises the step of reading a set of operating instructions from the ROM into the CPU, which instructions define a program for compressing said replacement or additional instruction(s). More preferably, the instructions defining the compression program form part of said set of compressed operating instructions.

Makinen, 2:18-39

Preferably, the method of the above first or second aspect of the invention comprises writing the decompressed instruction set to a random access memory (RAM). Thereafter, the decompressed instructions are read from the RAM by the CPU. It is noted that RAM typically offers high access speeds compared to slow (e.g. flash) ROM memory, giving a significant increase in system performance. In this case, increased speed also offers reduced power consumption compared to systems which use slow ROM memory and in which power is consumed even when the system is waiting to access the ROM.

Makinen, 2:40-50

According to a third aspect of the present invention there is provided apparatus having a central processing unit (CPU) a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), there being stored in the ROM a set of compressed RISC operating instructions, the CPU being arranged in use to read the compressed instructions from the ROM, to decompress these instructions, and subsequently to operate the apparatus in accordance with the decompressed instructions.

Makinen, 2:51-59

Makinen

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

According to a fourth aspect of the present invention there is provided apparatus comprising a central processing unit (CPU), a read only memory (ROM), and a set of compressed operating instructions stored in the ROM, the CPU being arranged in use to read the compressed instructions from the ROM, decompress the compressed instructions, and thereafter operate the apparatus in accordance with the decompressed instructions, the apparatus being further arranged in use to compress replacement or additional operating instructions and to write these compressed instructions to the ROM.

Makinen, 2:60-3:3:2

Makinen

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 4 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Makinen, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p style="padding-left: 40px;">A computer having a reduced instruction computer (RISC) architecture has a RISC central processing unit (CPU)(1) coupled to a RAM memory (3) and to a flash ROM memory (4). A set of compressed operating instructions (6,8), including a subset defining a compression method (8), are stored in the flash ROM (4) together with a set of uncompressed instructions (7) defining a compression algorithm. Upon booting of the computer, the uncompressed instructions (7) are read from the ROM (4) by the CPU (1) which then also reads the compressed instructions (6,8), decompresses them according to the decompression process (7), and writes the decompressed instructions (6’,8’) to the RAM (3). The compressed instructions (6,8) can be dynamically altered by the CPU (1), by generating an altered set of uncompressed instructions, compressing these in accordance with the now decompressed compression method (8’), and writing these to the flash ROM (4).</p> <p>Makinen, Abstract</p> <p style="padding-left: 40px;">According to a first aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) with a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), the method comprising reading a set of compressed RISC operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions.</p> <p>Makinen, 1:63-2:4</p> <p style="padding-left: 40px;">According to a second aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) and a read only memory (ROM), the method comprising reading a set of</p>	

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

compressed operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions, the method further comprising generating one or more replacement or additional compressed instructions in the CPU and writing the compressed instruction(s) to the ROM.

The above second aspect of the present invention makes it possible to amend the stored compressed instructions in a dynamic manner. This may, for example, allow a user to configure the computer according to his specific needs.

Preferably, the method comprises the step of reading a set of operating instructions from the ROM into the CPU, which instructions define a program for compressing said replacement or additional instruction(s). More preferably, the instructions defining the compression program form part of said set of compressed operating instructions.

Makinen, 2:18-39

Preferably, the method of the above first or second aspect of the invention comprises writing the decompressed instruction set to a random access memory (RAM). Thereafter, the decompressed instructions are read from the RAM by the CPU. It is noted that RAM typically offers high access speeds compared to slow (e.g. flash) ROM memory, giving a significant increase in system performance. In this case, increased speed also offers reduced power consumption compared to systems which use slow ROM memory and in which power is consumed even when the system is waiting to access the ROM.

Makinen, 2:40-50

According to a third aspect of the present invention there is provided apparatus having a central processing unit (CPU) a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), there being stored in the ROM a set of compressed RISC operating instructions, the CPU being arranged in use to read the compressed instructions from the ROM, to decompress these instructions, and subsequently to operate the apparatus in accordance with the decompressed instructions.

Makinen, 2:51-59

According to a fourth aspect of the present invention there is provided apparatus comprising a central processing unit (CPU), a read only

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

memory (ROM), and a set of compressed operating instructions stored in the ROM, the CPU being arranged in use to read the compressed instructions from the ROM, decompress the compressed instructions, and thereafter operate the apparatus in accordance with the decompressed instructions, the apparatus being further arranged in use to compress replacement or additional operating instructions and to write these compressed instructions to the ROM.

Makinen, 2:60-3:3:2

The flash ROM 4 is used to store a set of RISC operating instructions which define the basic input/output system (BIOS) of the microprocessor as well as the device drivers, libraries, and user applications. The instructions are in compressed form, having previously been compressed using the Pkzip compression program

Makinen, 3:45-50

It will be appreciated that the operating system of the computer may be altered by directly accessing the flash ROM 5 to erase and/or rewrite compressed instructions 6 stored therein. However, in some circumstances it may be desirable for the end-user to be able to alter the compressed operating instructions 6, or indeed for the computer itself to be able to 'dynamically' alter the instructions. To this end, the Pkzip compression method may also be stored in the flash ROM 4.

Makinen, 4:10-17

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Makinen, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p style="padding-left: 40px;">A computer having a reduced instruction computer (RISC) architecture has a RISC central processing unit (CPU)(1) coupled to a RAM memory (3) and to a flash ROM memory (4). A set of compressed operating instructions (6,8), including a subset defining a compression method (8), are stored in the flash ROM (4) together with a set of uncompressed instructions (7) defining a compression algorithm. Upon booting of the computer, the uncompressed instructions (7) are read from the ROM (4) by the CPU (1) which then also reads the compressed instructions (6,8), decompresses them according to the decompression process (7), and writes the decompressed instructions (6’,8’) to the RAM (3). The compressed instructions (6,8) can be dynamically altered by the CPU (1), by generating an altered set of uncompressed instructions, compressing these in accordance with the now decompressed compression method (8’), and writing these to the flash ROM (4).</p> <p>Makinen, Abstract</p> <p style="padding-left: 40px;">At the heart of most modern electronic devices is a microprocessor or central processing unit which operates in accordance with a set of software operating instructions which together form an executable program. The instructions are stored in a digital memory which may be internal to the microprocessor or, as is more usually the case, externally connected to the microprocessor. The set of operating instructions generally define the basic input/output system (BIOS) of the microprocessor together with device drivers, libraries, and user applications.</p> <p>Makinen, 1:10-19</p> <p style="padding-left: 40px;">Upon booting of the computer, the microprocessor 1 is directed by hardwired logic to read the first instruction of the decompressed</p>	

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

instruction set 7, from the ROM 4. Thereafter the microprocessor is directed, by the decompressed set, to read and decompress the compressed instruction set 6. The expanded instruction set 6' is then stored in the RAM 3 as shown in FIG. 3. The last operation that the set of decompression instructions perform is to cause the microprocessor 1 to jump to the first instruction in the decompressed code. Thereafter, the computer is operated in accordance with the decompressed operating instructions 6'.

Makinen, 3:66-4:9

See also Makinen, Fig. 3

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Makinen, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p style="padding-left: 40px;">A computer having a reduced instruction computer (RISC) architecture has a RISC central processing unit (CPU)(1) coupled to a RAM memory (3) and to a flash ROM memory (4). A set of compressed operating instructions (6,8), including a subset defining a compression method (8), are stored in the flash ROM (4) together with a set of uncompressed instructions (7) defining a compression algorithm. Upon booting of the computer, the uncompressed instructions (7) are read from the ROM (4) by the CPU (1) which then also reads the compressed instructions (6,8), decompresses them according to the decompression process (7), and writes the decompressed instructions (6’,8’) to the RAM (3). The compressed instructions (6,8) can be dynamically altered by the CPU (1), by generating an altered set of uncompressed instructions, compressing these in accordance with the now decompressed compression method (8’), and writing these to the flash ROM (4).</p> <p>Makinen, Abstract</p> <p style="padding-left: 40px;">At the heart of most modern electronic devices is a microprocessor or central processing unit which operates in accordance with a set of software operating instructions which together form an executable program. The instructions are stored in a digital memory which may be internal to the microprocessor or, as is more usually the case, externally connected to the microprocessor. The set of operating instructions generally define the basic input/output system (BIOS) of the</p>	

Makinen

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

microprocessor together with device drivers, libraries, and user applications.

Makinen, 1:10-19

According to a first aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) with a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), the method comprising reading a set of compressed RISC operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions.

Makinen, 1:63-2:4

According to a second aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) and a read only memory (ROM), the method comprising reading a set of compressed operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions, the method further comprising generating one or more replacement or additional compressed instructions in the CPU and writing the compressed instruction(s) to the ROM.

The above second aspect of the present invention makes it possible to amend the stored compressed instructions in a dynamic manner. This may, for example, allow a user to configure the computer according to his specific needs.

Preferably, the method comprises the step of reading a set of operating instructions from the ROM into the CPU, which instructions define a program for compressing said replacement or additional instruction(s). More preferably, the instructions defining the compression program form part of said set of compressed operating instructions.

Makinen, 2:18-39

Preferably, the method of the above first or second aspect of the invention comprises writing the decompressed instruction set to a random access memory (RAM). Thereafter, the decompressed instructions are read from the RAM by the CPU. It is noted that RAM typically offers high access speeds compared to slow (e.g. flash) ROM memory, giving a significant increase in system performance. In this

Makinen

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 11 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

case, increased speed also offers reduced power consumption compared to systems which use slow ROM memory and in which power is consumed even when the system is waiting to access the ROM.

Makinen, 2:40-50

According to a third aspect of the present invention there is provided apparatus having a central processing unit (CPU) a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), there being stored in the ROM a set of compressed RISC operating instructions, the CPU being arranged in use to read the compressed instructions from the ROM, to decompress these instructions, and subsequently to operate the apparatus in accordance with the decompressed instructions.

Makinen, 2:51-59

According to a fourth aspect of the present invention there is provided apparatus comprising a central processing unit (CPU), a read only memory (ROM), and a set of compressed operating instructions stored in the ROM, the CPU being arranged in use to read the compressed instructions from the ROM, decompress the compressed instructions, and thereafter operate the apparatus in accordance with the decompressed instructions, the apparatus being further arranged in use to compress replacement or additional operating instructions and to write these compressed instructions to the ROM.

Makinen, 2:60-3:3:2

The flash ROM 4 is used to store a set of RISC operating instructions which define the basic input/output system (BIOS) of the microprocessor as well as the device drivers, libraries, and user applications. The instructions are in compressed form, having previously been compressed using the Pkzip compression program

Makinen, 3:45-50

In order to enable the microprocessor 1 to decompress the stored compressed instructions, the flash ROM 4 additionally stores a set of instructions, in uncompressed form, which define the Pkzip decompression program. FIG. 2 shows a memory map of the ROM 4 prior to booting the computer, where a part of the memory space is occupied by the compressed instructions 6 and a part is occupied by the uncompressed Pkzip instructions 7. In FIG. 2, the ROM 4 is shown

Makinen

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 12 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

coupled to the microprocessor 1, as is the RAM 3 which at this stage remains empty.

Makinen, 3:56-65

Upon booting of the computer, the microprocessor 1 is directed by hardwired logic to read the first instruction of the decompressed instruction set 7, from the ROM 4. Thereafter the microprocessor is directed, by the decompressed set, to read and decompress the compressed instruction set 6. The expanded instruction set 6' is then stored in the RAM 3 as shown in FIG. 3. The last operation that the set of decompression instructions perform is to cause the microprocessor 1 to jump to the first instruction in the decompressed code. Thereafter, the computer is operated in accordance with the decompressed operating instructions 6'.

Makinen, 3:66-4:9

In order to reduce memory requirements, the corresponding Pkzip instructions may be stored in compressed form 8 as illustrated in FIG. 4. During booting, the compressed Pkzip instructions 8 are read from the flash ROM 4 by the microprocessor 1, decompressed, and stored in the RAM 3 as decompressed instructions 8' together with the decompressed operating instructions 6' (FIG. 4). Alternatively, the compressed Pkzip instructions 8 may only be read from the flash ROM 4, and subsequently decompressed, when a specific request is made to alter the compressed instructions 6,8. In either case, the microprocessor 1 employs the decompressed Pkzip method to compress an amended version of the operating instructions 6',8' and writes the compressed instructions to the corresponding areas of the flash ROM.

Makinen, 4:18-32

See also Makinen, Figs. 2-4

Makinen

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 13 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Makinen, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p style="padding-left: 40px;">A computer having a reduced instruction computer (RISC) architecture has a RISC central processing unit (CPU)(1) coupled to a RAM memory (3) and to a flash ROM memory (4). A set of compressed operating instructions (6,8), including a subset defining a compression method (8), are stored in the flash ROM (4) together with a set of uncompressed instructions (7) defining a compression algorithm. Upon booting of the computer, the uncompressed instructions (7) are read from the ROM (4) by the CPU (1) which then also reads the compressed instructions (6,8), decompresses them according to the decompression process (7), and writes the decompressed instructions (6’,8’) to the RAM (3). The compressed instructions (6,8) can be dynamically altered by the CPU (1), by generating an altered set of uncompressed instructions, compressing these in accordance with the now decompressed compression method (8’), and writing these to the flash ROM (4).</p> <p>Makinen, Abstract</p>	

Makinen

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

At the heart of most modern electronic devices is a microprocessor or central processing unit which operates in accordance with a set of software operating instructions which together form an executable program. The instructions are stored in a digital memory which may be internal to the microprocessor or, as is more usually the case, externally connected to the microprocessor. The set of operating instructions generally define the basic input/output system (BIOS) of the microprocessor together with device drivers, libraries, and user applications.

Makinen, 1:10-19

According to a first aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) with a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), the method comprising reading a set of compressed RISC operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions.

Makinen, 1:63-2:4

According to a second aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) and a read only memory (ROM), the method comprising reading a set of compressed operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions, the method further comprising generating one or more replacement or additional compressed instructions in the CPU and writing the compressed instruction(s) to the ROM.

The above second aspect of the present invention makes it possible to amend the stored compressed instructions in a dynamic manner. This may, for example, allow a user to configure the computer according to his specific needs.

Preferably, the method comprises the step of reading a set of operating instructions from the ROM into the CPU, which instructions define a program for compressing said replacement or additional instruction(s). More preferably, the instructions defining the compression program form part of said set of compressed operating instructions.

Makinen

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 15 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

Makinen, 2:18-39

Preferably, the method of the above first or second aspect of the invention comprises writing the decompressed instruction set to a random access memory (RAM). Thereafter, the decompressed instructions are read from the RAM by the CPU. It is noted that RAM typically offers high access speeds compared to slow (e.g. flash) ROM memory, giving a significant increase in system performance. In this case, increased speed also offers reduced power consumption compared to systems which use slow ROM memory and in which power is consumed even when the system is waiting to access the ROM.

Makinen, 2:40-50

According to a third aspect of the present invention there is provided apparatus having a central processing unit (CPU) a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), there being stored in the ROM a set of compressed RISC operating instructions, the CPU being arranged in use to read the compressed instructions from the ROM, to decompress these instructions, and subsequently to operate the apparatus in accordance with the decompressed instructions.

Makinen, 2:51-59

According to a fourth aspect of the present invention there is provided apparatus comprising a central processing unit (CPU), a read only memory (ROM), and a set of compressed operating instructions stored in the ROM, the CPU being arranged in use to read the compressed instructions from the ROM, decompress the compressed instructions, and thereafter operate the apparatus in accordance with the decompressed instructions, the apparatus being further arranged in use to compress replacement or additional operating instructions and to write these compressed instructions to the ROM.

Makinen, 2:60-3:3:2

The flash ROM 4 is used to store a set of RISC operating instructions which define the basic input/output system (BIOS) of the microprocessor as well as the device drivers, libraries, and user applications. The instructions are in compressed form, having previously been compressed using the Pkzip compression program

Makinen, 3:45-50

Makinen

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 16 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

In order to enable the microprocessor 1 to decompress the stored compressed instructions, the flash ROM 4 additionally stores a set of instructions, in uncompressed form, which define the Pkzip decompression program. FIG. 2 shows a memory map of the ROM 4 prior to booting the computer, where a part of the memory space is occupied by the compressed instructions 6 and a part is occupied by the uncompressed Pkzip instructions 7. In FIG. 2, the ROM 4 is shown coupled to the microprocessor 1, as is the RAM 3 which at this stage remains empty.

Makinen, 3:56-65

Upon booting of the computer, the microprocessor 1 is directed by hardwired logic to read the first instruction of the decompressed instruction set 7, from the ROM 4. Thereafter the microprocessor is directed, by the decompressed set, to read and decompress the compressed instruction set 6. The expanded instruction set 6' is then stored in the RAM 3 as shown in FIG. 3. The last operation that the set of decompression instructions perform is to cause the microprocessor 1 to jump to the first instruction in the decompressed code. Thereafter, the computer is operated in accordance with the decompressed operating instructions 6'.

Makinen, 3:66-4:9

In order to reduce memory requirements, the corresponding Pkzip instructions may be stored in compressed form 8 as illustrated in FIG. 4. During booting, the compressed Pkzip instructions 8 are read from the flash ROM 4 by the microprocessor 1, decompressed, and stored in the RAM 3 as decompressed instructions 8' together with the decompressed operating instructions 6' (FIG. 4). Alternatively, the compressed Pkzip instructions 8 may only be read from the flash ROM 4, and subsequently decompressed, when a specific request is made to alter the compressed instructions 6, 8. In either case, the microprocessor 1 employs the decompressed Pkzip method to compress an amended version of the operating instructions 6', 8' and writes the compressed instructions to the corresponding areas of the flash ROM.

Makinen, 4:18-32

See also Makinen, Figs. 2-4

Makinen

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 17 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

Makinen

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 18 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Makinen, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Makinen discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

At the heart of most modern electronic devices is a microprocessor or central processing unit which operates in accordance with a set of software operating instructions which together form an executable program. The instructions are stored in a digital memory which may be internal to the microprocessor or, as is more usually the case, externally connected to the microprocessor. The set of operating instructions generally define the basic input/output system (BIOS) of the microprocessor together with device drivers, libraries, and user applications.

Makinen, 1:10-19

The flash ROM 4 is used to store a set of RISC operating instructions which define the basic input/output system (BIOS) of the microprocessor as well as the device drivers, libraries, and user applications. The instructions are in compressed form, having previously been compressed using the Pkzip compression program. The compressed instructions occupy considerably less flash ROM space than would the corresponding uncompressed instructions, e.g. ½ to 1/5 of the memory space. Such a high compression ratio results from the particular structure of RISC instructions.

Makinen, 3:46-55

Makinen

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Makinen, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Makinen discloses this limitation:

See Claims 1.3, and 1.4 above.

Upon booting of the computer, the microprocessor 1 is directed by hardwired logic to read the first instruction of the decompressed instruction set 7, from the ROM 4. Thereafter the microprocessor is directed, by the decompressed set, to read and decompress the compressed instruction set 6. The expanded instruction set 6’ is then stored in the RAM 3 as shown in FIG. 3. The last operation that the set of decompression instructions perform is to cause the microprocessor 1 to jump to the first instruction in the decompressed code. Thereafter, the computer is operated in accordance with the decompressed operating instructions 6’.

Makinen 3:66-4:28

In order to reduce memory requirements, the corresponding Pkzip instructions may be stored in compressed form 8 as illustrated in FIG. 4. During booting, the compressed Pkzip instructions 8 are read from the flash ROM 4 by the microprocessor 1, decompressed, and stored in the RAM 3 as decompressed instructions 8’ together with the decompressed operating instructions 6’ (FIG. 4). Alternatively, the compressed Pkzip instructions 8 may only be read from the flash ROM 4, and subsequently decompressed, when a specific request is made to alter the compressed instructions 6,8. In either case, the microprocessor 1 employs the decompressed Pkzip method to compress an amended version of the operating instructions 6’, 8’ and writes the compressed instructions to the corresponding areas of the flash ROM.

Makinen 4:18-37

Makinen

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 20 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

Makinen

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 21 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Makinen, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p style="padding-left: 40px;">A computer having a reduced instruction computer (RISC) architecture has a RISC central processing unit (CPU)(1) coupled to a RAM memory (3) and to a flash ROM memory (4). A set of compressed operating instructions (6,8), including a subset defining a compression method (8), are stored in the flash ROM (4) together with a set of uncompressed instructions (7) defining a compression algorithm. Upon booting of the computer, the uncompressed instructions (7) are read from the ROM (4) by the CPU (1) which then also reads the compressed instructions (6,8), decompresses them according to the decompression process (7), and writes the decompressed instructions (6',8') to the RAM (3). The compressed instructions (6,8) can be dynamically altered by the CPU (1), by generating an altered set of uncompressed instructions, compressing these in accordance with the now decompressed compression method (8'), and writing these to the flash ROM (4).</p> <p>Makinen, Abstract</p> <p style="padding-left: 40px;">At the heart of most modern electronic devices is a microprocessor or central processing unit which operates in accordance with a set of software operating instructions which together form an executable program. The instructions are stored in a digital memory which may be internal to the microprocessor or, as is more usually the case, externally connected to the microprocessor. The set of operating instructions generally define the basic input/output system (BIOS) of the microprocessor together with device drivers, libraries, and user applications.</p> <p>Makinen, 1:10-19</p>	

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

According to a first aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) with a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), the method comprising reading a set of compressed RISC operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions.

Makinen, 1:63-2:4

According to a second aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) and a read only memory (ROM), the method comprising reading a set of compressed operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions, the method further comprising generating one or more replacement or additional compressed instructions in the CPU and writing the compressed instruction(s) to the ROM.

The above second aspect of the present invention makes it possible to amend the stored compressed instructions in a dynamic manner. This may, for example, allow a user to configure the computer according to his specific needs.

Preferably, the method comprises the step of reading a set of operating instructions from the ROM into the CPU, which instructions define a program for compressing said replacement or additional instruction(s). More preferably, the instructions defining the compression program form part of said set of compressed operating instructions.

Makinen, 2:18-39

Preferably, the method of the above first or second aspect of the invention comprises writing the decompressed instruction set to a random access memory (RAM). Thereafter, the decompressed instructions are read from the RAM by the CPU. It is noted that RAM typically offers high access speeds compared to slow (e.g. flash) ROM memory, giving a significant increase in system performance. In this case, increased speed also offers reduced power consumption compared to systems which use slow ROM memory and in which power is consumed even when the system is waiting to access the ROM.

Makinen, 2:40-50

Makinen

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 23 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

According to a third aspect of the present invention there is provided apparatus having a central processing unit (CPU) a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), there being stored in the ROM a set of compressed RISC operating instructions, the CPU being arranged in use to read the compressed instructions from the ROM, to decompress these instructions, and subsequently to operate the apparatus in accordance with the decompressed instructions.

Makinen, 2:51-59

According to a fourth aspect of the present invention there is provided apparatus comprising a central processing unit (CPU), a read only memory (ROM), and a set of compressed operating instructions stored in the ROM, the CPU being arranged in use to read the compressed instructions from the ROM, decompress the compressed instructions, and thereafter operate the apparatus in accordance with the decompressed instructions, the apparatus being further arranged in use to compress replacement or additional operating instructions and to write these compressed instructions to the ROM.

Makinen, 2:60-3:3:2

It will be appreciated that the operating system of the computer may be altered by directly accessing the flash ROM 5 to erase and/or rewrite compressed instructions 6 stored therein. However, in some circumstances it may be desirable for the end-user to be able to alter the compressed operating instructions 6, or indeed for the computer itself to be able to 'dynamically' alter the instructions. To this end, the Pkzip compression method may also be stored in the flash ROM 4.

Makinen, 4:10-17

In order to reduce memory requirements, the corresponding Pkzip instructions may be stored in compressed form 8 as illustrated in FIG. 4. During booting, the compressed Pkzip instructions 8 are read from the flash ROM 4 by the microprocessor 1, decompressed, and stored in the RAM 3 as decompressed instructions 8' together with the decompressed operating instructions 6' (FIG. 4). Alternatively, the compressed Pkzip instructions 8 may only be read from the flash ROM 4, and subsequently decompressed, when a specific request is made to alter the compressed instructions 6,8. In either case, the microprocessor 1 employs the decompressed Pkzip method to compress an amended

Makinen

"The method of claim 1, further comprising updating the list of boot data."

Claim 4

Page 24 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

version of the operating instructions 6', 8' and writes the compressed instructions to the corresponding areas of the flash ROM.

Makinen, 4:18-32

See also Makinen, Figs. 2-4

Makinen

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 25 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Makinen, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Makinen

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 26 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Makinen, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Makinen

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Makinen, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Makinen

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>7.1 a digital signal processor (DSP) or controller;</p>	<p>Makinen, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p style="padding-left: 40px;">Upon booting of the computer, the microprocessor 1 is directed by hardwired logic to read the first instruction of the decompressed instruction set 7, from the ROM 4. Thereafter the microprocessor is directed, by the decompressed set, to read and decompress the compressed instruction set 6. The expanded instruction set 6’ is then stored in the RAM 3 as shown in FIG. 3. The last operation that the set of decompression instructions perform is to cause the microprocessor 1 to jump to the first instruction in the decompressed code. Thereafter, the computer is operated in accordance with the decompressed operating instructions 6’.</p> <p>Makinen 3:66-4:28</p> <p style="padding-left: 40px;">In order to reduce memory requirements, the corresponding Pkzip instructions may be stored in compressed form 8 as illustrated in FIG. 4. During booting, the compressed Pkzip instructions 8 are read from the flash ROM 4 by the microprocessor 1, decompressed, and stored in the RAM 3 as decompressed instructions 8’ together with the decompressed operating instructions 6’ (FIG. 4). Alternatively, the compressed Pkzip instructions 8 may only be read from the flash ROM 4, and subsequently decompressed, when a specific request is made to alter the compressed instructions 6,8. In either case, the microprocessor 1 employs the decompressed Pkzip method to compress an amended version of the operating instructions 6’,8’ and writes the compressed instructions to the corresponding areas of the flash ROM.</p> <p>Makinen 4:18-37</p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

7.2 a cache memory device; and;	Makinen, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Makinen, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Makinen

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Makinen, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Makinen, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Makinen

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Makinen, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Makinen discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

At the heart of most modern electronic devices is a microprocessor or central processing unit which operates in accordance with a set of software operating instructions which together form an executable program. The instructions are stored in a digital memory which may be internal to the microprocessor or, as is more usually the case, externally connected to the microprocessor. The set of operating instructions generally define the basic input/output system (BIOS) of the microprocessor together with device drivers, libraries, and user applications.

Makinen, 1:10-19

The flash ROM 4 is used to store a set of RISC operating instructions which define the basic input/output system (BIOS) of the microprocessor as well as the device drivers, libraries, and user applications. The instructions are in compressed form, having previously been compressed using the Pkzip compression program. The compressed

Makinen

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

instructions occupy considerably less flash ROM space than would the corresponding uncompressed instructions, e.g. $\frac{1}{2}$ to $\frac{1}{5}$ of the memory space. Such a high compression ratio results from the particular structure of RISC instructions.

Makinen, 3:46-55

Makinen

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 35 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

9.1 maintaining a list of application data associated with an application program;	Makinen, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Makinen, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Makinen

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Makinen, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Makinen discloses this limitation:

See Claims 1.4, 2, and 8 above.

At the heart of most modern electronic devices is a microprocessor or central processing unit which operates in accordance with a set of software operating instructions which together form an executable program. The instructions are stored in a digital memory which may be internal to the microprocessor or, as is more usually the case, externally connected to the microprocessor. The set of operating instructions generally define the basic input/output system (BIOS) of the microprocessor together with device drivers, libraries, and user applications.

Makinen, 1:10-19

The flash ROM 4 is used to store a set of RISC operating instructions which define the basic input/output system (BIOS) of the microprocessor as well as the device drivers, libraries, and user applications. The instructions are in compressed form, having previously been compressed using the Pkzip compression program. The compressed instructions occupy considerably less flash ROM space than would the corresponding

Makinen

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

uncompressed instructions, e.g. $\frac{1}{2}$ to $\frac{1}{5}$ of the memory space. Such a high compression ratio results from the particular structure of RISC instructions.

Makinen, 3:46-55

Makinen

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 39 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Makinen, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p style="padding-left: 40px;">A computer having a reduced instruction computer (RISC) architecture has a RISC central processing unit (CPU)(1) coupled to a RAM memory (3) and to a flash ROM memory (4). A set of compressed operating instructions (6,8), including a subset defining a compression method (8), are stored in the flash ROM (4) together with a set of uncompressed instructions (7) defining a compression algorithm. Upon booting of the computer, the uncompressed instructions (7) are read from the ROM (4) by the CPU (1) which then also reads the compressed instructions (6,8), decompresses them according to the decompression process (7), and writes the decompressed instructions (6’,8’) to the RAM (3). The compressed instructions (6,8) can be dynamically altered by the CPU (1), by generating an altered set of uncompressed instructions, compressing these in accordance with the now decompressed compression method (8’), and writing these to the flash ROM (4).</p> <p>Makinen, Abstract</p> <p style="padding-left: 40px;">At the heart of most modern electronic devices is a microprocessor or central processing unit which operates in accordance with a set of software operating instructions which together form an executable program. The instructions are stored in a digital memory which may be internal to the microprocessor or, as is more usually the case, externally connected to the microprocessor. The set of operating instructions generally define the basic input/output system (BIOS) of the microprocessor together with device drivers, libraries, and user applications.</p>	

Makinen

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 40 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

Makinen, 1:10-19

According to a first aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) with a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), the method comprising reading a set of compressed RISC operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions.

Makinen, 1:63-2:4

According to a second aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) and a read only memory (ROM), the method comprising reading a set of compressed operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions, the method further comprising generating one or more replacement or additional compressed instructions in the CPU and writing the compressed instruction(s) to the ROM.

The above second aspect of the present invention makes it possible to amend the stored compressed instructions in a dynamic manner. This may, for example, allow a user to configure the computer according to his specific needs.

Preferably, the method comprises the step of reading a set of operating instructions from the ROM into the CPU, which instructions define a program for compressing said replacement or additional instruction(s). More preferably, the instructions defining the compression program form part of said set of compressed operating instructions.

Makinen, 2:18-39

Preferably, the method of the above first or second aspect of the invention comprises writing the decompressed instruction set to a random access memory (RAM). Thereafter, the decompressed instructions are read from the RAM by the CPU. It is noted that RAM typically offers high access speeds compared to slow (e.g. flash) ROM memory, giving a significant increase in system performance. In this case, increased speed also offers reduced power consumption compared to systems which use slow ROM memory and in which power is consumed even when the system is waiting to access the ROM.

Makinen

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 41 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

Makinen, 2:40-50

According to a third aspect of the present invention there is provided apparatus having a central processing unit (CPU) a reduced instruction set computer (RISC) architecture, and a read only memory (ROM), there being stored in the ROM a set of compressed RISC operating instructions, the CPU being arranged in use to read the compressed instructions from the ROM, to decompress these instructions, and subsequently to operate the apparatus in accordance with the decompressed instructions.

Makinen, 2:51-59

According to a fourth aspect of the present invention there is provided apparatus comprising a central processing unit (CPU), a read only memory (ROM), and a set of compressed operating instructions stored in the ROM, the CPU being arranged in use to read the compressed instructions from the ROM, decompress the compressed instructions, and thereafter operate the apparatus in accordance with the decompressed instructions, the apparatus being further arranged in use to compress replacement or additional operating instructions and to write these compressed instructions to the ROM.

Makinen, 2:60-3:3:2

The flash ROM 4 is used to store a set of RISC operating instructions which define the basic input/output system (BIOS) of the microprocessor as well as the device drivers, libraries, and user applications. The instructions are in compressed form, having previously been compressed using the Pkzip compression program

Makinen, 3:45-50

In order to enable the microprocessor 1 to decompress the stored compressed instructions, the flash ROM 4 additionally stores a set of instructions, in uncompressed form, which define the Pkzip decompression program. FIG. 2 shows a memory map of the ROM 4 prior to booting the computer, where a part of the memory space is occupied by the compressed instructions 6 and a part is occupied by the uncompressed Pkzip instructions 7. In FIG. 2, the ROM 4 is shown coupled to the microprocessor 1, as is the RAM 3 which at this stage remains empty.

Makinen, 3:56-65

Makinen

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 42 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

Upon booting of the computer, the microprocessor 1 is directed by hardwired logic to read the first instruction of the decompressed instruction set 7, from the ROM 4. Thereafter the microprocessor is directed, by the decompressed set, to read and decompress the compressed instruction set 6. The expanded instruction set 6' is then stored in the RAM 3 as shown in FIG. 3. The last operation that the set of decompression instructions perform is to cause the microprocessor 1 to jump to the first instruction in the decompressed code. Thereafter, the computer is operated in accordance with the decompressed operating instructions 6'.

Makinen, 3:66-4:9

It will be appreciated that the operating system of the computer may be altered by directly accessing the flash ROM 5 to erase and/or rewrite compressed instructions 6 stored therein. However, in some circumstances it may be desirable for the end-user to be able to alter the compressed operating instructions 6, or indeed for the computer itself to be able to 'dynamically' alter the instructions. To this end, the Pkzip compression method may also be stored in the flash ROM 4.

Makinen, 4:10-17

In order to reduce memory requirements, the corresponding Pkzip instructions may be stored in compressed form 8 as illustrated in FIG. 4. During booting, the compressed Pkzip instructions 8 are read from the flash ROM 4 by the microprocessor 1, decompressed, and stored in the RAM 3 as decompressed instructions 8' together with the decompressed operating instructions 6' (FIG. 4). Alternatively, the compressed Pkzip instructions 8 may only be read from the flash ROM 4, and subsequently decompressed, when a specific request is made to alter the compressed instructions 6,8. In either case, the microprocessor 1 employs the decompressed Pkzip method to compress an amended version of the operating instructions 6',8' and writes the compressed instructions to the corresponding areas of the flash ROM.

Makinen, 4:18-32

Makinen

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device"

Claim 10

Page 43 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Makinen, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Makinen discloses this limitation:

A computer having a reduced instruction computer (RISC) architecture has a RISC central processing unit (CPU)(1) coupled to a RAM memory (3) and to a flash ROM memory (4). A set of compressed operating instructions (6,8), including a subset defining a compression method (8), are stored in the flash ROM (4) together with a set of uncompressed instructions (7) defining a compression algorithm. Upon booting of the computer, the uncompressed instructions (7) are read from the ROM (4) by the CPU (1) which then also reads the compressed instructions (6,8), decompresses them according to the decompression process (7), and writes the decompressed instructions (6’,8’) to the RAM (3). The compressed instructions (6,8) can be dynamically altered by the CPU (1), by generating an altered set of uncompressed instructions, compressing these in accordance with the now decompressed compression method (8’), and writing these to the flash ROM (4).

Makinen, Abstract

At the heart of most modern electronic devices is a microprocessor or central processing unit which operates in accordance with a set of software operating instructions which together form an executable program. The instructions are stored in a digital memory which may be internal to the microprocessor or, as is more usually the case, externally connected to the microprocessor. The set of operating instructions generally define the basic input/output system (BIOS) of the microprocessor together with device drivers, libraries, and user applications.

Makinen, 1:10-19

According to a first aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) with a reduced instruction set computer (RISC) architecture, and a read

Makinen

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 44 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

only memory (ROM), the method comprising reading a set of compressed RISC operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions.

Makinen, 1:63-2:4

According to a second aspect of the present invention there is provided a method of operating apparatus having a central processing unit (CPU) and a read only memory (ROM), the method comprising reading a set of compressed operating instructions from the ROM into the CPU, decompressing the compressed instructions in the CPU, and thereafter operating the apparatus in accordance with the decompressed instructions, the method further comprising generating one or more replacement or additional compressed instructions in the CPU and writing the compressed instruction(s) to the ROM.

The above second aspect of the present invention makes it possible to amend the stored compressed instructions in a dynamic manner. This may, for example, allow a user to configure the computer according to his specific needs.

Preferably, the method comprises the step of reading a set of operating instructions from the ROM into the CPU, which instructions define a program for compressing said replacement or additional instruction(s). More preferably, the instructions defining the compression program form part of said set of compressed operating instructions.

Makinen, 2:18-39

Preferably, the method of the above first or second aspect of the invention comprises writing the decompressed instruction set to a random access memory (RAM). Thereafter, the decompressed instructions are read from the RAM by the CPU. It is noted that RAM typically offers high access speeds compared to slow (e.g. flash) ROM memory, giving a significant increase in system performance. In this case, increased speed also offers reduced power consumption compared to systems which use slow ROM memory and in which power is consumed even when the system is waiting to access the ROM.

Makinen, 2:40-50

According to a third aspect of the present invention there is provided apparatus having a central processing unit (CPU) a reduced instruction

Makinen

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 45 of 70

Appendix A13

Invalidity of U.S. Patent 7,181,608 based on Makinen

set computer (RISC) architecture, and a read only memory (ROM), there being stored in the ROM a set of compressed RISC operating instructions, the CPU being arranged in use to read the compressed instructions from the ROM, to decompress these instructions, and subsequently to operate the apparatus in accordance with the decompressed instructions.

Makinen, 2:51-59

According to a fourth aspect of the present invention there is provided apparatus comprising a central processing unit (CPU), a read only memory (ROM), and a set of compressed operating instructions stored in the ROM, the CPU being arranged in use to read the compressed instructions from the ROM, decompress the compressed instructions, and thereafter operate the apparatus in accordance with the decompressed instructions, the apparatus being further arranged in use to compress replacement or additional operating instructions and to write these compressed instructions to the ROM.

Makinen, 2:60-3:3:2

The flash ROM 4 is used to store a set of RISC operating instructions which define the basic input/output system (BIOS) of the microprocessor as well as the device drivers, libraries, and user applications. The instructions are in compressed form, having previously been compressed using the Pkzip compression program

Makinen, 3:45-50

In order to enable the microprocessor 1 to decompress the stored compressed instructions, the flash ROM 4 additionally stores a set of instructions, in uncompressed form, which define the Pkzip decompression program. FIG. 2 shows a memory map of the ROM 4 prior to booting the computer, where a part of the memory space is occupied by the compressed instructions 6 and a part is occupied by the uncompressed Pkzip instructions 7. In FIG. 2, the ROM 4 is shown coupled to the microprocessor 1, as is the RAM 3 which at this stage remains empty.

Makinen, 3:56-65

Upon booting of the computer, the microprocessor 1 is directed by hardwired logic to read the first instruction of the decompressed instruction set 7, from the ROM 4. Thereafter the microprocessor is directed, by the decompressed set, to read and decompress the

Makinen

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 46 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

compressed instruction set 6. The expanded instruction set 6' is then stored in the RAM 3 as shown in FIG. 3. The last operation that the set of decompression instructions perform is to cause the microprocessor 1 to jump to the first instruction in the decompressed code. Thereafter, the computer is operated in accordance with the decompressed operating instructions 6'.

Makinen, 3:66-4:9

In order to reduce memory requirements, the corresponding Pkzip instructions may be stored in compressed form 8 as illustrated in FIG. 4. During booting, the compressed Pkzip instructions 8 are read from the flash ROM 4 by the microprocessor 1, decompressed, and stored in the RAM 3 as decompressed instructions 8' together with the decompressed operating instructions 6' (FIG. 4). Alternatively, the compressed Pkzip instructions 8 may only be read from the flash ROM 4, and subsequently decompressed, when a specific request is made to alter the compressed instructions 6,8. In either case, the microprocessor 1 employs the decompressed Pkzip method to compress an amended version of the operating instructions 6',8' and writes the compressed instructions to the corresponding areas of the flash ROM.

Makinen, 4:18-32

See also Makinen, Figs. 2-4

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Makinen, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Makinen

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 48 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.</p>	<p>Makinen, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p>It will be appreciated that the operating system of the computer may be altered by directly accessing the flash ROM 5 to erase and/or rewrite compressed instructions 6 stored therein. However, in some circumstances it may be desirable for the end-user to be able to alter the compressed operating instructions 6, or indeed for the computer itself to be able to ‘dynamically’ alter the instructions. To this end, the Pkzip compression method may also be stored in the flash ROM 4.</p> <p>Makinen, 4:9-17</p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Makinen, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p>The flash ROM 4 is used to store a set of RISC operating instructions which define the basic input/output system (BIOS) of the microprocessor as well as the device drivers, libraries, and user applications. The instructions are in compressed form, having previously been compressed using the Pkzip compression program. The compressed instructions occupy considerably less flash ROM space than would the corresponding uncompressed instructions, e.g. ½ to ¼ of the memory space. Such a high compression ratio results from the particular structure of RISC instructions.</p> <p>Makinen, 3:46-55</p> <p>It will be appreciated by the person of skill in the art that other modifications may be made to the embodiments described above without departing from the scope of the present invention. For example, compression algorithms other than Pkzip may be used, including Gzip-9, Zoo-a, and Arj-a. Compression methods may also be optimised for ARM (Trade Mark) processors.</p> <p>Makinen, 4:38-45</p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Makinen, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p>Upon booting of the computer, the uncompressed instructions (7) are read from the ROM (4) by the CPU (1) which then also reads the compressed instructions (6,8), decompresses them according to the decompression process (7), and writes the decompressed instructions (6’,8’) to the RAM (3). The compressed instructions (6,8) can be dynamically altered by the CPU (1), by generating an altered set of uncompressed instructions, compressing these in accordance with the now decompressed compression method (8’), and writing these to the flash ROM (4).</p> <p>Makinen, Abstract</p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Makinen, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Makinen, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

22.1 maintaining a list of boot data used for booting a computer system;.	Makinen, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

22.2 initializing a central processing unit of the computer system;	Makinen, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Makinen, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Makinen

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 56 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Makinen, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Makinen

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 57 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Makinen, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Makinen

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 58 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Makinen, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Makinen

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 59 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Makinen, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Makinen

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 60 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

27.1 a boot device..	Makinen, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

27.2 a processor..	Makinen, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

27.3 cache memory; and.	Makinen, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

27.4 non-volatile memory for storing logic code for use by the processor,..	Makinen, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Makinen, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Makinen, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Makinen, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Makinen, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above</i></p>	

Makinen

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 68 of 70

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Makinen, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A13
Invalidity of U.S. Patent 7,181,608 based on Makinen

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Makinen, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Makinen discloses this limitation:</p> <p><i>See Claims 16 and 27 above</i></p>	

Makinen

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 70 of 70

Appendix A14

Invalidity of U.S. Patent 7,181,608 based on Noll

U.S. Patent No. 5,793,943 to Noll (“Noll”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:	Noll, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p style="padding-left: 40px;">“A computer system includes a dual basic input-output system (BIOS) read-only memory (ROM) system to initialize the computer. When the computer is first powered on or reset, the primary BIOS ROM is initially enabled. The computer analyzes the entire program contents of the primary BIOS memory to detect data errors. If a data error is detected, a chip enable circuit disables the primary BIOS ROM and enables a secondary BIOS ROM containing essentially the same initialization instructions as the primary BIOS ROM. If no errors are detected in the secondary BIOS ROM, the initialization of the computer proceeds using the secondary BIOS ROM. As part of the initialization procedure, the contents of the secondary BIOS ROM are copied to a random access memory. The primary BIOS ROM can then be reprogrammed with the contents of the secondary BIOS ROM using the copy in random access memory, or from the secondary BIOS ROM itself.”</p> <p>Noll, Abstract.</p> <p style="padding-left: 40px;">“For example, when the computer is first powered up or reset, a software program, typically designated as a "basic input-output system" (BIOS) initializes the computer and permits the startup of an operating system, such as Microsoft MS-DOS®. The BIOS program typically resides in a read-only memory (ROM). If the BIOS ROM is defective for any reason, the computer will not function properly. Therefore, it can be appreciated that there is a significant need for a system to recover from a BIOS ROM failure in a manner that does not require user intervention. The present invention provides this and other advantages as will be apparent from the</p>	

Noll

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

following detailed description and accompanying figures.”

Noll, 1:29-42.

“The present invention is embodied in a system for the automatic recovery of a BIOS ROM failure. In one embodiment, the system includes a first BIOS memory that contains a series of computer instructions to initialize the computer. The first BIOS memory has a chip enable input that is initially enabled. An error detection circuit analyzes data contained within the first BIOS memory and detects errors therein. The error detection circuit generates an error signal upon detection of errors in the first BIOS memory. The system also includes a second BIOS memory containing the series of computer instructions to initialize the computer and also having a chip enable input. An enabling circuit is included to disable the first BIOS memory chip enable input and to enable the second BIOS memory chip enable input in response to the error signal. This effectively causes the computer system to switch to the second BIOS memory so that the series of computer instructions to initialize the computer are executed from the second BIOS memory rather than the first BIOS memory.”

Noll, 1:44-63.

“Another reason that the primary BIOS ROM 22 is copied into the RAM 14 is that some data in the primary BIOS ROM may be in a compressed format and must be decompressed before the CPU 12 can use it.”

Noll, 4:66-5:2.

Noll

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Noll, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p style="padding-left: 40px;">“A computer system includes a dual basic input-output system (BIOS) read-only memory (ROM) system to initialize the computer. When the computer is first powered on or reset, the primary BIOS ROM is initially enabled. The computer analyzes the entire program contents of the primary BIOS memory to detect data errors. If a data error is detected, a chip enable circuit disables the primary BIOS ROM and enables a secondary BIOS ROM containing essentially the same initialization instructions as the primary BIOS ROM. If no errors are detected in the secondary BIOS ROM, the initialization of the computer proceeds using the secondary BIOS ROM. As part of the initialization procedure, the contents of the secondary BIOS ROM are copied to a random access memory. The primary BIOS ROM can then be reprogrammed with the contents of the secondary BIOS ROM using the copy in random access memory, or from the secondary BIOS ROM itself.”</p> <p>Noll, Abstract.</p> <p style="padding-left: 40px;">“The present invention is embodied in a system for the automatic recovery of a BIOS ROM failure. In one embodiment, the system includes a first BIOS memory that contains a series of computer instructions to initialize the computer. The first BIOS memory has a chip enable input that is initially enabled. An error detection circuit analyzes data contained within the first BIOS memory and detects errors therein. The error detection circuit generates an error signal upon detection of errors in the first BIOS memory. The system also includes a second BIOS memory containing the series of computer instructions to initialize the computer and also having a chip enable input. An enabling circuit is included to disable the first BIOS memory chip enable input and to enable the second BIOS memory chip enable input in response to the error signal. This effectively causes the computer system to switch to the second BIOS memory so that the series of computer instructions to</p>	

Noll
“maintaining a list of boot data used for booting a computer system;”

Claim 1.1

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

initialize the computer are executed from the second BIOS memory rather than the first BIOS memory.”

Noll, 1:44-63.

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Noll, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p style="padding-left: 40px;">“A computer system includes a dual basic input-output system (BIOS) read-only memory (ROM) system to initialize the computer. When the computer is first powered on or reset, the primary BIOS ROM is initially enabled. The computer analyzes the entire program contents of the primary BIOS memory to detect data errors. If a data error is detected, a chip enable circuit disables the primary BIOS ROM and enables a secondary BIOS ROM containing essentially the same initialization instructions as the primary BIOS ROM. If no errors are detected in the secondary BIOS ROM, the initialization of the computer proceeds using the secondary BIOS ROM. As part of the initialization procedure, the contents of the secondary BIOS ROM are copied to a random access memory. The primary BIOS ROM can then be reprogrammed with the contents of the secondary BIOS ROM using the copy in random access memory, or from the secondary BIOS ROM itself.”</p> <p>Noll, Abstract.</p> <p style="padding-left: 40px;">“For example, when the computer is first powered up or reset, a software program, typically designated as a "basic input-output system" (BIOS) initializes the computer and permits the startup of an operating system, such as Microsoft MS-DOS®. The BIOS program typically resides in a read-only memory (ROM). If the BIOS ROM is defective for any reason, the computer will not function properly. Therefore, it can be appreciated that there is a significant need for a system to recover from a BIOS ROM failure in a manner that does not require user intervention. The present invention provides this and other advantages as will be apparent from the following detailed description and accompanying figures.”</p> <p>Noll, 1:29-42.</p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Noll, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p style="padding-left: 40px;">“A computer system includes a dual basic input-output system (BIOS) read-only memory (ROM) system to initialize the computer. When the computer is first powered on or reset, the primary BIOS ROM is initially enabled. The computer analyzes the entire program contents of the primary BIOS memory to detect data errors. If a data error is detected, a chip enable circuit disables the primary BIOS ROM and enables a secondary BIOS ROM containing essentially the same initialization instructions as the primary BIOS ROM. If no errors are detected in the secondary BIOS ROM, the initialization of the computer proceeds using the secondary BIOS ROM. As part of the initialization procedure, the contents of the secondary BIOS ROM are copied to a random access memory. The primary BIOS ROM can then be reprogrammed with the contents of the secondary BIOS ROM using the copy in random access memory, or from the secondary BIOS ROM itself.”</p> <p>Noll, Abstract.</p> <p style="padding-left: 40px;">“The present invention is embodied in a system for the automatic recovery of a BIOS ROM failure. In one embodiment, the system includes a first BIOS memory that contains a series of computer instructions to initialize the computer. The first BIOS memory has a chip enable input that is initially enabled. An error detection circuit analyzes data contained within the first BIOS memory and detects errors therein. The error detection circuit generates an error signal upon detection of errors in the first BIOS memory. The system also includes a second BIOS</p>	

Noll

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

memory containing the series of computer instructions to initialize the computer and also having a chip enable input. An enabling circuit is included to disable the first BIOS memory chip enable input and to enable the second BIOS memory chip enable input in response to the error signal. This effectively causes the computer system to switch to the second BIOS memory so that the series of computer instructions to initialize the computer are executed from the second BIOS memory rather than the first BIOS memory.”

Noll, 1:44-63.

Noll

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 8 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Noll, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p style="padding-left: 40px;">“A computer system includes a dual basic input-output system (BIOS) read-only memory (ROM) system to initialize the computer. When the computer is first powered on or reset, the primary BIOS ROM is initially enabled. The computer analyzes the entire program contents of the primary BIOS memory to detect data errors. If a data error is detected, a chip enable circuit disables the primary BIOS ROM and enables a secondary BIOS ROM containing essentially the same initialization instructions as the primary BIOS ROM. If no errors are detected in the secondary BIOS ROM, the initialization of the computer proceeds using the secondary BIOS ROM. As part of the initialization procedure, the contents of the secondary BIOS ROM are copied to a random access memory. The primary BIOS ROM can then be reprogrammed with the contents of the secondary BIOS ROM using the copy in random access memory, or from the secondary BIOS ROM itself.”</p> <p>Noll, Abstract.</p> <p style="padding-left: 40px;">“For example, when the computer is first powered up or reset, a software program, typically designated as a "basic input-output system" (BIOS)</p>	

Noll

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

initializes the computer and permits the startup of an operating system, such as Microsoft MS-DOS®. The BIOS program typically resides in a read-only memory (ROM). If the BIOS ROM is defective for any reason, the computer will not function properly. Therefore, it can be appreciated that there is a significant need for a system to recover from a BIOS ROM failure in a manner that does not require user intervention. The present invention provides this and other advantages as will be apparent from the following detailed description and accompanying figures.”

Noll, 1:29-42.

“Another reason that the primary BIOS ROM 22 is copied into the RAM 14 is that some data in the primary BIOS ROM may be in a compressed format and must be decompressed before the CPU 12 can use it.”

Noll, 4:66-5:2.

Noll

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 10 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Noll, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Noll

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A14

Invalidity of U.S. Patent 7,181,608 based on Noll

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Noll, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Noll discloses this limitation:

See Claims 1.3, and 1.4 above.

The computer 10 also includes a chip enable circuit 36 that selectively enables and disables the primary BIOS ROM 22 and the secondary BIOS ROM 30. When the computer 10 is first powered up, the chip enable circuit 36 activates a ROMSEL1 control line 40 and a ROMSEL2 control line 42 by setting both of these control lines to a high logic level. The ROMSEL1 control line 40 and the ROMSEL2 control line 42 serve as inputs to an AND gate 44 whose output is coupled to the chip enable input 24 on the primary BIOS ROM 22. Thus, the chip enable circuit 36 initially activates the chip enable input 24 on the primary BIOS ROM 22.

Noll, 3:25-37

The ROMSEL2 control line 42 is also coupled to the input of an inverter 48 whose output is coupled to the input of an AND gate 50. The ROMSEL1 control line 40 serves as another input to the AND gate 50. The output of the AND gate 50 is coupled to the chip enable input 32 of the secondary BIOS ROM 30. The inversion of the ROMSEL2 control line 42 assures that the secondary BIOS ROM 30 is initially disabled when the computer 10 is first powered up, or reset. In the event that the computer 10 detects an error in the primary BIOS ROM 22, the chip enable circuit 36 causes the ROMSEL2 control line 42 to change to a low logic level. This disables the primary BIOS ROM 22, while also enabling the secondary BIOS ROM 30.

Noll, 3:38-50

The chip enable circuit 36 may be virtually any type of data storage element, such as a register, that can be controlled by the CPU 12. In the presently preferred embodiment, the chip enable circuit 36 is part of a peripheral

Noll

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

component interconnect (PCI) local bus to an industry standard architecture (ISA) bus bridge chip (not shown). The computer 10 switches between the primary BIOS ROM 22 and the secondary BIOS ROM 30 by toggling the ROMSEL to control line 42 in the PCI to ISA bridge chip (not shown). However, those of ordinary skill in the art will readily recognize that any programmable register will operate satisfactorily with the computer 10.

Noll, 3:50-61

Noll

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 13 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

4. The method of claim 1, further comprising updating the list of boot data.	Noll, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.

Noll, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Noll discloses this limitation:

See Claims 1 and 4 above.

Noll

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 15 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Noll, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Noll

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 16 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Noll, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Noll

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A14

Invalidity of U.S. Patent 7,181,608 based on Noll

<p>7.1 a digital signal processor (DSP) or controller;</p>	<p>Noll, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p style="padding-left: 40px;">The computer 10 also includes a chip enable circuit 36 that selectively enables and disables the primary BIOS ROM 22 and the secondary BIOS ROM 30. When the computer 10 is first powered up, the chip enable circuit 36 activates a ROMSEL1 control line 40 and a ROMSEL2 control line 42 by setting both of these control lines to a high logic level. The ROMSEL1 control line 40 and the ROMSEL2 control line 42 serve as inputs to an AND gate 44 whose output is coupled to the chip enable input 24 on the primary BIOS ROM 22. Thus, the chip enable circuit 36 initially activates the chip enable input 24 on the primary BIOS ROM 22.</p> <p>Noll, 3:25-37</p> <p style="padding-left: 40px;">The ROMSEL2 control line 42 is also coupled to the input of an inverter 48 whose output is coupled to the input of an AND gate 50. The ROMSEL1 control line 40 serves as another input to the AND gate 50. The output of the AND gate 50 is coupled to the chip enable input 32 of the secondary BIOS ROM 30. The inversion of the ROMSEL2 control line 42 assures that the secondary BIOS ROM 30 is initially disabled when the computer 10 is first powered up, or reset. In the event that the computer 10 detects an error in the primary BIOS ROM 22, the chip enable circuit 36 causes the ROMSEL2 control line 42 to change to a low logic level. This disables the primary BIOS ROM 22, while also enabling the secondary BIOS ROM 30.</p> <p>Noll, 3:38-50</p> <p style="padding-left: 40px;">The chip enable circuit 36 may be virtually any type of data storage element, such as a register, that can be controlled by the CPU 12. In the presently preferred embodiment, the chip enable circuit 36 is part of a peripheral component interconnect (PCI) local bus to an industry standard architecture (ISA) bus bridge chip (not shown). The computer 10 switches between the primary BIOS ROM</p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

22 and the secondary BIOS ROM 30 by toggling the ROMSEL to control line 42 in the PCI to ISA bridge chip (not shown). However, those of ordinary skill in the art will readily recognize that any programmable register will operate satisfactorily with the computer 10.

Noll, 3:50-61

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

7.2 a cache memory device; and;	Noll, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system

Noll, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Noll discloses this limitation:

See Claims 1.1, 1.3, 2, 3, and 7.1 above.

Noll

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 21 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Noll, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Noll

“for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system”

Claim 7.3.2

Page 22 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Noll, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Noll

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 23 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Noll, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Noll discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

Noll

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

9.1 maintaining a list of application data associated with an application program;	Noll, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Noll, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Noll discloses this limitation:

See Claims 1.3, 2, and 8 above.

Noll

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Noll, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1.4, 2, and 8 above.</i></p>	

Noll

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Noll, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Noll discloses this limitation:

“A computer system includes a dual basic input-output system (BIOS) read-only memory (ROM) system to initialize the computer. When the computer is first powered on or reset, the primary BIOS ROM is initially enabled. The computer analyzes the entire program contents of the primary BIOS memory to detect data errors. If a data error is detected, a chip enable circuit disables the primary BIOS ROM and enables a secondary BIOS ROM containing essentially the same initialization instructions as the primary BIOS ROM. If no errors are detected in the secondary BIOS ROM, the initialization of the computer proceeds using the secondary BIOS ROM. As part of the initialization procedure, the contents of the secondary BIOS ROM are copied to a random access memory. The primary BIOS ROM can then be reprogrammed with the contents of the secondary BIOS ROM using the copy in random access memory, or from the secondary BIOS ROM itself.”

Noll, Abstract.

“The present invention is embodied in a system for the automatic recovery of a BIOS ROM failure. In one embodiment, the system includes a first BIOS memory that contains a series of computer instructions to initialize the computer. The first BIOS memory has a chip enable input that is initially enabled. An error detection circuit analyzes data contained within the first BIOS memory and detects errors therein. The error detection circuit generates an error signal upon detection of errors in the first BIOS memory. The system also includes a second BIOS memory containing the series of computer instructions to initialize the computer and also having a chip enable input. An enabling circuit is

Noll

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

included to disable the first BIOS memory chip enable input and to enable the second BIOS memory chip enable input in response to the error signal. This effectively causes the computer system to switch to the second BIOS memory so that the series of computer instructions to initialize the computer are executed from the second BIOS memory rather than the first BIOS memory.”

Noll, 1:44-63.

“Another reason that the primary BIOS ROM 22 is copied into the RAM 14 is that some data in the primary BIOS ROM may be in a compressed format and must be decompressed before the CPU 12 can use it.”

Noll, 4:66-5:2.

Noll

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 29 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Noll, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Noll discloses this limitation:

“A computer system includes a dual basic input-output system (BIOS) read-only memory (ROM) system to initialize the computer. When the computer is first powered on or reset, the primary BIOS ROM is initially enabled. The computer analyzes the entire program contents of the primary BIOS memory to detect data errors. If a data error is detected, a chip enable circuit disables the primary BIOS ROM and enables a secondary BIOS ROM containing essentially the same initialization instructions as the primary BIOS ROM. If no errors are detected in the secondary BIOS ROM, the initialization of the computer proceeds using the secondary BIOS ROM. As part of the initialization procedure, the contents of the secondary BIOS ROM are copied to a random access memory. The primary BIOS ROM can then be reprogrammed with the contents of the secondary BIOS ROM using the copy in random access memory, or from the secondary BIOS ROM itself.”

Noll, Abstract.

“For example, when the computer is first powered up or reset, a software program, typically designated as a "basic input-output system" (BIOS) initializes the computer and permits the startup of an operating system, such as Microsoft MS-DOS®. The BIOS program typically resides in a read-only memory (ROM). If the BIOS ROM is defective for any reason, the computer will not function properly. Therefore, it can be appreciated that there is a significant need for a system to recover from a BIOS ROM failure in a manner that does not require user intervention. The present invention provides this and other advantages as will be apparent from the following detailed description and accompanying figures.”

Noll, 1:29-42.

“Another reason that the primary BIOS ROM 22 is copied into the RAM 14 is that some data in the primary BIOS ROM may be in a

Noll

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 30 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

compressed format and must be decompressed before the CPU 12 can use it.”

Noll, 4:66-5:2.

Noll

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 31 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Noll, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Noll discloses this limitation:

See Claims 10 and 11 above.

Noll

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.</p>	<p>Noll, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Noll discloses this limitation:

See Claims 1.3 and 1.4 above.

As part of the normal setup procedures, instructions contained within the primary BIOS ROM 22 cause the CPU 12 to perform a "Power-On Self Test" (POST). The POST procedure may include routines such as a check of the RAM 14, peripheral devices (not shown), and the like. The POST procedure is well known to those of ordinary skill in the art, and need not be described in detail herein. As part of the POST procedure, the data in the primary BIOS ROM 22 is copied to the RAM 14. This process is sometimes known as shadowing to reflect the fact that a complete copy of the data in the primary BIOS ROM 22 is copied or shadowed into the RAM 14. One reason for copying the primary BIOS ROM 22 into the RAM 14 is that the access time for the RAM is typically much less than the access time for the primary BIOS ROM. Thus, the instructions contained within the primary BIOS ROM 22 are copied into the RAM 14 so that the instructions may be executed more rapidly by the CPU 12. Another reason that the primary BIOS ROM 22 is copied into the RAM 14 is that some data in the primary BIOS ROM may be in a compressed format and must be decompressed before the CPU 12 can use it. An exact copy of the data in the primary BIOS ROM 22 is initially copied into a low address portion of the RAM 14. After the primary BIOS ROM 22 has been copied into the low address portion of the RAM 14, the chip enable circuit 36 sets the ROMSEL1 control line 40 to a low level, thus disabling both the primary BIOS ROM 22 and the secondary BIOS ROM 30. The CPU 12 subsequently executes instructions from the low address portion of the RAM 14. A different portion (not shown) of the RAM 14, typically having an address space that overlap with the address space of the primary BIOS ROM 22, is designated as a "shadow RAM." Once the CPU 12 is executing instructions from the low address portion of the RAM 14, the data in the low address portion is decompressed if necessary and copied to the shadow RAM (not shown). At this point in time, the CPU 12 will begin executing instructions from the addresses in the RAM 14 that correspond with the addresses in the BIOS ROM 22 until the POST procedure is completed. The computer 10 can

Noll

“The method of claim 1, wherein the compressed boot data is accessed via direct memory access..”

Claim 13

Page 33 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

use the shadow RAM address space because the primary BIOS ROM 22 and the secondary BIOS ROM 30 have both been disabled by the low logic level on the ROMSEL1 control line 40. At that point, the computer 10 will boot the operating system, such as MS-DOS®.

Noll, 4:49-5:24

Noll

“The method of claim 1, wherein the compressed boot data is accessed via direct memory access.”

Claim 13

Page 34 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Noll, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Noll

“The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data.”

Claim 15

Page 35 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Noll, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1.3, 1.4, and 15 above.</i></p>	

Noll

“The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.”

Claim 16

Page 36 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Noll, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Noll, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Noll

“The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data”

Claim 20

Page 38 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

22.1 maintaining a list of boot data used for booting a computer system;.	Noll, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

22.2 initializing a central processing unit of the computer system;	Noll, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Noll, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Noll

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 41 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Noll, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Noll discloses this limitation:

See Claim 1.4 above

Noll

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 42 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Noll, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Noll, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Noll, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

27.1 a boot device..	Noll, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

27.2 a processor..	Noll, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

27.3 cache memory; and.	Noll, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

27.4 non-volatile memory for storing logic code for use by the processor,..	Noll, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system	Noll, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Noll, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Noll, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device	Noll, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Noll discloses this limitation:

See Claims 4, 10, and 11 above

Noll

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 53 of 55

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Noll, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A14
Invalidity of U.S. Patent 7,181,608 based on Noll

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Noll, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Noll discloses this limitation:</p> <p><i>See Claims 16 and 27 above</i></p>	

Appendix A15

Invalidity of U.S. Patent 7,181,608 based on Pearce

U.S. Patent No. 5,828,877 to Pearce (“Pearce”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.


Appendix A15 Invalidity of U.S. Patent 7,181,608 based on Pearce

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:

Pearce, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Pearce discloses this limitation:



Pearce, Fig. 4, Fig. 5.

“The most effective solution to power saving following a long period of user inactivity is to turn off the PC completely. However, it is unacceptable simply to interrupt has not yet been stored in non-volatile memory, particularly the hard disk drive. Rather, it is advantageous to store the contents of the volatile main memory of the PC as an image in

Pearce

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A15

Invalidity of U.S. Patent 7,181,608 based on Pearce

the nonvolatile secondary storage device (a so-called “suspend-to-disk” or “STD”). When the user restores power to the PC, the image is restored to the main memory (a “resume-from-disk” or “RFD”), placing the PC in exactly the same functional state as it Was When power was interrupted.”

Pearce, 1:65-2:10.

“Execution begins in a start block 300 wherein the portable PC 100 is started (or “booted”) and proceeds to a block 305 wherein the user engages the portable PC 100 in normal use. During normal use, an operating system is loaded into the main memory 210.”

Pearce, 5:52-55, Fig. 3.

See also Pearce 4:16-22.

Pearce

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Pearce, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p style="padding-left: 40px;">“During compression of the main memory, the record containing the identity of the allocable units compressed is also stored for use by the main memory restoration method detailed in FIG. 5.”</p> <p>Pearce, 8:27-30, Fig. 5.</p> <p style="padding-left: 40px;">“As a part of the block 515, the units previously allocated to the reducing task are marked as unallocated and therefore free for subsequent allocation by the operating system.”</p> <p>Pearce, 8:67-9:3, Fig. 5.</p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Pearce, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p style="padding-left: 40px;">“The most effective solution to power saving following a long period of user inactivity is to turn off the PC completely. However, it is unacceptable simply to interrupt has not yet been stored in non-volatile memory, particularly the hard disk drive. Rather, it is advantageous to store the contents of the volatile main memory of the PC as an image in the nonvolatile secondary storage device (a so-called “suspend-to-disk” or “STD”). When the user restores power to the PC, the image is restored to the main memory (a “resume-from-disk” or “RFD”), placing the PC in exactly the same functional state as it Was When power was interrupted.”</p> <p>Pearce, 1:65-2:10.</p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Pearce, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p style="padding-left: 40px;">“The most effective solution to power saving following a long period of user inactivity is to turn off the PC completely. However, it is unacceptable simply to interrupt has not yet been stored in non-volatile memory, particularly the hard disk drive. Rather, it is advantageous to store the contents of the volatile main memory of the PC as an image in the nonvolatile secondary storage device (a so-called “suspend-to-disk” or “STD”). When the user restores power to the PC, the image is restored to the main memory (a “resume-from-disk” or “RFD”), placing the PC in exactly the same functional state as it was when power was interrupted.”</p> <p>Pearce, 1:65-2:10.</p> <p style="padding-left: 40px;">“Accordingly, a first embodiment of the present invention provides, in a computer system having a CPU, a main memory (either real or virtual) divisible into allocable units, a secondary storage unit and an operating system for allocating the allocable units to tasks for use thereby, a suspend circuit for creating an optimized compressed image of data in the main memory.”</p> <p>Pearce, 2:36-43.</p> <p style="padding-left: 40px;">“Once the contents of main memory have been compressed and stored as an image in the secondary storage device, power to the computer system is interrupted.”</p>	

Pearce Claim 1.3
“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A15

Invalidity of U.S. Patent 7,181,608 based on Pearce

Pearce, 2:57-59.

“The present invention is designed to conserve computer power by storing the pertinent contents of the main memory 210 as a compressed image in the nonvolatile secondary storage device 260, allowing power to be interrupted to the portable PC 100 in its entirety. When the user so directs, power is restored to the PC, and the image is decompressed back into the main memory 210, allowing the CPU 200 to continue processing at the point where it stopped prior to interruption of power.”

Pearce, 5:36-44.

“Execution begins in a start block 500 wherein the portable PC 100 boots, loading initial portions of code commonly stored in nonvolatile memory within the portable PC 100.”

Pearce, 8:39-41, Fig. 5.

“If a compressed image file is detected, execution proceeds to a block 515, wherein a corresponding (e.g., run length decoding) decompression routine decompresses and restores the main memory 210 to the state in which it was prior to shutdown. In the first embodiment, the units previously allocated to the reducing task remain filled with the bit pattern. In the second embodiment, the stored record is retrieved and used as a guide by the decompression routine to restore the compressed allocable units to their proper position in main memory.”

Pearce, 8:52-61, Fig. 5.

Pearce

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 7 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Pearce, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p style="padding-left: 40px;">“The most effective solution to power saving following a long period of user inactivity is to turn off the PC completely. However, it is unacceptable simply to interrupt has not yet been stored in non-volatile memory, particularly the hard disk drive. Rather, it is advantageous to store the contents of the volatile main memory of the PC as an image in the nonvolatile secondary storage device (a so-called “suspend-to-disk” or “STD”). When the user restores power to the PC, the image is restored to the main memory (a “resume-from-disk” or “RFD”), placing the PC in exactly the same functional state as it was when power was interrupted.”</p> <p>Pearce, 1:65-2:10.</p> <p style="padding-left: 40px;">“Accordingly, a first embodiment of the present invention provides, in a computer system having a CPU, a main memory (either real or virtual) divisible into allocable units, a secondary storage unit and an operating system for allocating the allocable units to tasks for use thereby, a suspend circuit for creating an optimized compressed image of data in the main memory.”</p>	

Pearce

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Appendix A15

Invalidity of U.S. Patent 7,181,608 based on Pearce

Pearce, 2:36-43.

“In a preferred embodiment, the suspend circuit further comprises a circuit for restoring the main memory by decompressing the compressed image into the main memory. The allocable units allocated to the reducing task are designated as unallocated units in the decompressed image.”

Pearce, 3:47-52.

“The present invention is designed to conserve computer power by storing the pertinent contents of the main memory 210 as a compressed image in the nonvolatile secondary storage device 260, allowing power to be interrupted to the portable PC 100 in its entirety. When the user so directs, power is restored to the PC, and the image is decompressed back into the main memory 210, allowing the CPU 200 to continue processing at the point where it stopped prior to interruption of power.”

Pearce, 5:36-44.

“If a compressed image file is detected, execution proceeds to a block 515, wherein a corresponding (e.g., run length decoding) decompression routine decompresses and restores the main memory 210 to the state in which it was prior to shutdown. In the first embodiment, the units previously allocated to the reducing task remain filled with the bit pattern. In the second embodiment, the stored record is retrieved and used as a guide by the decompression routine to restore the compressed allocable units to their proper position in main memory.”

Pearce, 8:52-61, Fig. 5.

Pearce

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 9 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Pearce, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“One of the purposes of the operating system is to allocate resources to tasks (or “application programs,” such as Word processors, spreadsheets, communications programs, database managers, games and the like and their associated data) as they are executed on the portable PC 100.”</p> <p>Pearce, 5:55-61.</p> <p style="padding-left: 40px;">“The user again loads an application task and begins to edit a document. For purposes of this example, it is again assumed that the user leaves the portable PC 100 Without saving the document. A period of inactivity thus begins.”</p> <p>Pearce, 7:65-8:3.</p>	

Pearce

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Pearce, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“A bus controller 250 manages communication of data between the relatively fast local bus 240 and a relatively slow expansion bus 290 via lines 251, 252, respectively.”</p> <p>Pearce, 5:17-19.</p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Pearce, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p><i>See also</i></p> <p style="padding-left: 40px;">“In a preferred embodiment, the suspend circuit further comprises a circuit for restoring the main memory by decompressing the compressed image into the main memory. The allocable units allocated to the reducing task are designated as unallocated units in the decompressed image.”</p> <p>Pearce, 3:47-52.</p> <p style="padding-left: 40px;">“As a part of the block 515, the units previously allocated to the reducing task are marked as unallocated and therefore free for subsequent allocation by the operating system.”</p> <p>Pearce, 8:67-9:3, Fig. 5.</p> <p><i>See also Pearce 4:16-22.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Pearce, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Pearce

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 13 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Pearce, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Pearce

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 14 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Pearce, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Pearce

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

7.1 a digital signal processor (DSP) or controller;	Pearce, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“A bus controller 250 manages communication of data between the relatively fast local bus 240 and a relatively slow expansion bus 290 via lines 251, 252, respectively.”</p> <p>Pearce, 5:17-19.</p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

7.2 a cache memory device; and;	Pearce, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Pearce, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Pearce

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 18 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Pearce, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Pearce, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Pearce

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 20 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Pearce, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Pearce discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“One of the purposes of the operating system is to allocate resources to tasks (or “application programs,” such as Word processors, spreadsheets, communications programs, database managers, games and the like and their associated data) as they are executed on the portable PC 100.”

Pearce, 5:55-61.

“The user again loads an application task and begins to edit a document. For purposes of this example, it is again assumed that the user leaves the portable PC 100 Without saving the document. A period of inactivity thus begins.”

Pearce, 7:65-8:3.

Pearce

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

9.1 maintaining a list of application data associated with an application program;	Pearce, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Pearce, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Pearce

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 23 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Pearce, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“One of the purposes of the operating system is to allocate resources to tasks (or “application programs,” such as Word processors, spreadsheets, communications programs, database managers, games and the like and their associated data) as they are executed on the portable PC 100.”</p> <p>Pearce, 5:55-61.</p> <p style="padding-left: 40px;">“The user again loads an application task and begins to edit a document. For purposes of this example, it is again assumed that the user leaves the portable PC 100 Without saving the document. A period of inactivity thus begins.”</p> <p>Pearce, 7:65-8:3.</p>	

Pearce

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Pearce, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p style="padding-left: 40px;">“During compression of the main memory, the record containing the identity of the allocable units compressed is also stored for use by the main memory restoration method detailed in FIG. 5.”</p> <p>Pearce, 8:27-30, Fig. 5.</p> <p style="padding-left: 40px;">“As a part of the block 515, the units previously allocated to the reducing task are marked as unallocated and therefore free for subsequent allocation by the operating system.”</p> <p>Pearce, 8:67-9:3, Fig. 5.</p> <p><i>See also</i> Pearce 4:16-22</p>	

Pearce

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 25 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Pearce, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p style="padding-left: 40px;">“The most effective solution to power saving following a long period of user inactivity is to turn off the PC completely. However, it is unacceptable simply to interrupt has not yet been stored in non-volatile memory, particularly the hard disk drive. Rather, it is advantageous to store the contents of the volatile main memory of the PC as an image in the nonvolatile secondary storage device (a so-called “suspend-to-disk” or “STD”). When the user restores power to the PC, the image is restored to the main memory (a “resume-from-disk” or “RFD”), placing the PC in exactly the same functional state as it Was When power was interrupted.”</p> <p>Pearce, 1:65-2:10.</p> <p style="padding-left: 40px;">“In a preferred embodiment, the suspend circuit further comprises a circuit for restoring the main memory by decompressing the compressed image into the main memory. The allocable units allocated to the reducing task are designated as unallocated units in the decompressed image.”</p> <p>Pearce, 3:47-52.</p> <p style="padding-left: 40px;">“The present invention is designed to conserve computer power by storing the pertinent contents of the main memory 210 as a compressed image in the nonvolatile secondary storage device 260, allowing power to be interrupted to the portable PC 100 in its entirety. When the user so directs, power is restored to the PC, and the image is decompressed back into the main memory 210, allowing the CPU 200 to continue processing at the point where it stopped prior to interruption of power.”</p> <p>Pearce, 5:36-44.</p> <p style="padding-left: 40px;">“If a compressed image file is detected, execution proceeds to a block 515, wherein a corresponding (e.g., run length decoding) decompression</p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

routine decompresses and restores the main memory 210 to the state in which it was prior to shutdown. In the first embodiment, the units previously allocated to the reducing task remain filled with the bit pattern. In the second embodiment, the stored record is retrieved and used as a guide by the decompression routine to restore the compressed allocable units to their proper position in main memory.”

Pearce, 8:52-61, Fig. 5.

See also Pearce 4:16-22.

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Pearce, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Pearce

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 28 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Pearce, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Pearce, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“There are a wide variety of conventional data compression algorithms that are suitable to compress the contents of main memory to create a compressed image to be stored in the secondary storage device. Those skilled in the art are familiar With standard compression algorithms such as run length encoding, adaptive pattern substitution, variable length character encoding (such as Huffman coding), restricted variability codes, dictionary substitution, differencing and ordered data schemes.”</p> <p>Pearce, 7:11-19.</p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Pearce, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also Look for plurality of encoders</i></p> <p style="padding-left: 40px;">“(3) a circuit for executing the data compression process to store a compressed image of the main memory in the secondary storage unit, the bit pattern allowing a size of the compressed image to be reduced and a time required to compress and store the compressed image to be minimized.”</p> <p>Pearce, 2:49-53. <i>See also</i> Pearce, 3:36-42, 9:25-31.</p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Pearce, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Pearce, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

22.1 maintaining a list of boot data used for booting a computer system;.	Pearce, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

22.2 initializing a central processing unit of the computer system;.	Pearce, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Pearce, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Pearce, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Pearce

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 37 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Pearce, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Pearce, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Pearce, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 16 and 22 above.</i></p>	

Pearce

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 40 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

27.1 a boot device..	Pearce, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

27.2 a processor..	Pearce, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

27.3 cache memory; and.	Pearce, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

27.4 non-volatile memory for storing logic code for use by the processor,..	Pearce, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system	Pearce, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Pearce, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and</p>	<p>Pearce, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Pearce, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Pearce

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 48 of 50

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Pearce, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A15
Invalidity of U.S. Patent 7,181,608 based on Pearce

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Pearce, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Pearce discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman

U.S. Patent No. 5,901,310 Rahman (“Rahman”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.


The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Rahman, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Rahman discloses this limitation:



Rahman, Fig. 1.

“Initializing and configuring computer hardware with firmware stored in compressed form in nonvolatile semiconductor memory. Upon startup of the computer hardware, decompression software decompress the firmware, which is then stored in another memory. The computer hardware may be an adapter board (e.g., a graphics board connected to PCI bus), the nonvolatile semiconductor memory may be physically located on the adapter board, and the firmware may be firmware for

Rahman

Claim 1 (Preamble)

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman

initializing and configuring the adapter board.”

Rahman, Abstract.

“The firmware may be the BIOS for initializing and configuring a personal computer.”

Rahman, 2:1-2.

“Devices that connect to the PCI bus provide initialization code and runtime code for the device. This code resides in ROM 24 on the device. When the computer system starts up or initializes, it detects the device, reads the code from ROM into the host system memory, such as a RAM or dynamic random access memory 26 (DRAM), and interprets the code.”

Rahman, 2:51-57.

“When the computer system starts up or initializes, it detects the adapter board connected to the PCI bus. It then locates the decompression code 29 in the adapter board's ROM. The computer system processor runs an FCode interpreter, which interprets the instructions in the decompression program as it reads the code from the adapter board's ROM. The compressed code 28 is decompressed, using the computer system's memory (such as RAM or DRAM 26) to store the image. After the image is decompressed, the system recognizes the decompressed image as a device driver that configures and initializes the adapter board, and supplies the runtime set of instructions for the adapter board.”

Rahman, 2:66-3:11.

“Other embodiments are within the scope of the following claims. For example, a personal computer's basic input/output system (BIOS) is firmware stored in ROM and could be stored in a compressed format. Furthermore, other types of nonvolatile semiconductor memory, such as programmable ROMs (PROMS) and erasable programmable ROMs (EPROMs), could be used to store the compressed firmware.”

Rahman, 4:63-5:3.

Rahman

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)


Page 3 of 53

Appendix A16 Invalidity of U.S. Patent 7,181,608 based on Rahman

1.1 maintaining a list of boot data used for booting a computer system;	Rahman, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Rahman discloses this limitation:



Rahman, Fig. 1.

“Initializing and configuring computer hardware with firmware stored in compressed form in nonvolatile semiconductor memory. Upon startup of the computer hardware, decompression software decompress the firmware, which is then stored in another memory. The computer hardware may be an adapter board (e.g., a graphics board connected to PCI bus), the nonvolatile semiconductor memory may be physically located on the adapter board, and the firmware may be firmware for

Rahman

“maintaining a list of boot data used for booting a computer system;”

Claim 1.1

Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman

initializing and configuring the adapter board.”

Rahman, Abstract.

“The firmware may be the BIOS for initializing and configuring a personal computer.”

Rahman, 2:1-2.

“Devices that connect to the PCI bus provide initialization code and runtime code for the device. This code resides in ROM 24 on the device. When the computer system starts up or initializes, it detects the device, reads the code from ROM into the host system memory, such as a RAM or dynamic random access memory 26 (DRAM), and interprets the code.”

Rahman, 2:51-57.

“When the computer system starts up or initializes, it detects the adapter board connected to the PCI bus. It then locates the decompression code 29 in the adapter board's ROM. The computer system processor runs an FCode interpreter, which interprets the instructions in the decompression program as it reads the code from the adapter board's ROM. The compressed code 28 is decompressed, using the computer system's memory (such as RAM or DRAM 26) to store the image. After the image is decompressed, the system recognizes the decompressed image as a device driver that configures and initializes the adapter board, and supplies the runtime set of instructions for the adapter board.”

Rahman, 2:66-3:11.

“Other embodiments are within the scope of the following claims. For example, a personal computer's basic input/output system (BIOS) is firmware stored in ROM and could be stored in a compressed format. Furthermore, other types of nonvolatile semiconductor memory, such as programmable ROMs (PROMS) and erasable programmable ROMs (EPROMs), could be used to store the compressed firmware.”

Rahman, 4:63-5:3.


Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Rahman, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Rahman discloses this limitation:



Rahman, Fig. 1.

“Initializing and configuring computer hardware with firmware stored in compressed form in nonvolatile semiconductor memory. Upon startup of the computer hardware, decompression software decompress the firmware, which is then stored in another memory. The computer hardware may be an adapter board (e.g., a graphics board connected to PCI bus), the nonvolatile semiconductor memory may be physically located on the adapter board, and the firmware may be firmware for

Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman

initializing and configuring the adapter board.”

Rahman, Abstract.

“The firmware may be the BIOS for initializing and configuring a personal computer.”

Rahman, 2:1-2.

“Devices that connect to the PCI bus provide initialization code and runtime code for the device. This code resides in ROM 24 on the device. When the computer system starts up or initializes, it detects the device, reads the code from ROM into the host system memory, such as a RAM or dynamic random access memory 26 (DRAM), and interprets the code.”

Rahman, 2:51-57.

“When the computer system starts up or initializes, it detects the adapter board connected to the PCI bus. It then locates the decompression code 29 in the adapter board's ROM. The computer system processor runs an FCode interpreter, which interprets the instructions in the decompression program as it reads the code from the adapter board's ROM. The compressed code 28 is decompressed, using the computer system's memory (such as RAM or DRAM 26) to store the image. After the image is decompressed, the system recognizes the decompressed image as a device driver that configures and initializes the adapter board, and supplies the runtime set of instructions for the adapter board.”

Rahman, 2:66-3:11.

“Other embodiments are within the scope of the following claims. For example, a personal computer's basic input/output system (BIOS) is firmware stored in ROM and could be stored in a compressed format. Furthermore, other types of nonvolatile semiconductor memory, such as programmable ROMs (PROMS) and erasable programmable ROMs (EPROMs), could be used to store the compressed firmware.”

Rahman, 4:63-5:3.

Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Rahman, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p style="padding-left: 40px;">“Initializing and configuring computer hardware with firmware stored in compressed form in nonvolatile semiconductor memory.”</p> <p>Rahman, Abstract.</p> <p style="padding-left: 40px;">“When the computer system starts up or initializes, it detects the adapter board connected to the PCI bus. It then locates the decompression code 29 in the adapter board's ROM. The computer system processor runs an FCode interpreter, which interprets the instructions in the decompression program as it reads the code from the adapter board's ROM. The compressed code 28 is decompressed, using the computer system's memory (such as RAM or DRAM 26) to store the image. After the image is decompressed, the system recognizes the decompressed image as a device driver that configures and initializes the adapter board, and supplies the runtime set of instructions for the adapter board.”</p> <p>Rahman, 2:66-3:11.</p> <p style="padding-left: 40px;">“Other embodiments are within the scope of the following claims. For example, a personal computer's basic input/output system (BIOS) is firmware stored in ROM and could be stored in a compressed format. Furthermore, other types of nonvolatile semiconductor memory, such as programmable ROMs (PROMS) and erasable programmable ROMs (EPROMs), could be used to store the compressed firmware.”</p>	

Rahman

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 8 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

Rahman, 4:63-5:3.

Rahman

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 9 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Rahman, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p style="padding-left: 40px;">“Upon startup of the computer hardware, decompression software decompress the firmware, which is then stored in another memory.”</p> <p>Rahman, Abstract.</p> <p style="padding-left: 40px;">“The invention virtually increases the size of the nonvolatile semiconductor memory (e.g., a ROM) available for storing firmware by storing the firmware in compressed form and quickly decompressing it on startup. This permits the firmware memory to hold more instructions than would otherwise be possible. The invention is able to decompress firmware quickly, reliably, and fully automatically, so that the fact of the firmware being compressed is substantially invisible to the end-user.”</p> <p>Rahman, 1:48-56.</p> <p style="padding-left: 40px;">“When the computer system starts up or initializes, it detects the adapter board connected to the PCI bus. It then locates the decompression code 29 in the adapter board's ROM. The computer system processor runs an</p>	

Rahman

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman

FCode interpreter, which interprets the instructions in the decompression program as it reads the code from the adapter board's ROM. The compressed code 28 is decompressed, using the computer system's memory (such as RAM or DRAM 26) to store the image. After the image is decompressed, the system recognizes the decompressed image as a device driver that configures and initializes the adapter board, and supplies the runtime set of instructions for the adapter board.”

Rahman, 2:66-3:11.

“Other embodiments are within the scope of the following claims. For example, a personal computer's basic input/output system (BIOS) is firmware stored in ROM and could be stored in a compressed format. Furthermore, other types of nonvolatile semiconductor memory, such as programmable ROMs (PROMS) and erasable programmable ROMs (EPROMs), could be used to store the compressed firmware.”

Rahman, 4:63-5:3.

Rahman

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 11 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Rahman, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Rahman

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman


3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.

Rahman, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Rahman discloses this limitation:

See Claims 1.3, and 1.4 above.



Rahman, Fig. 1.

“The processor accesses devices connected to the PCI local bus 12 through a bridge/memory controller 18.”

Rahman, 2:47-48.

Rahman

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 13 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

4. The method of claim 1, further comprising updating the list of boot data.	Rahman, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Rahman

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 14 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.

Rahman, as evidenced by the example citations below, discloses
“wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Rahman discloses this limitation:

See Claims 1 and 4 above.

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Rahman, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Rahman

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Rahman, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Rahman

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A16


Invalidity of U.S. Patent 7,181,608 based on Rahman

7.1 a digital signal processor (DSP) or controller;	Rahman, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Rahman discloses this limitation:

See Claims 1.2, 1.3, and 1.4 above.



Rahman, Fig. 1.

“The processor accesses devices connected to the PCI local bus 12 through a bridge/memory controller 18.”

Rahman, 2:47-48.

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

7.2 a cache memory device; and;	Rahman, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Rahman, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Rahman

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Rahman, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Rahman, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Rahman

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Rahman, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.</i></p>	

Rahman

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

9.1 maintaining a list of application data associated with an application program;	Rahman, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Rahman, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Rahman

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 25 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Rahman, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.4, 2, and 8 above.</i></p>	

Rahman

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 26 of 53


Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.

Rahman, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Rahman discloses this limitation:



Rahman, Fig. 1.

“Initializing and configuring computer hardware with firmware stored in compressed form in nonvolatile semiconductor memory. Upon startup of the computer hardware, decompression software decompress the

Rahman

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman

firmware, which is then stored in another memory. The computer hardware may be an adapter board (e.g., a graphics board connected to PCI bus), the nonvolatile semiconductor memory may be physically located on the adapter board, and the firmware may be firmware for initializing and configuring the adapter board.”

Rahman, Abstract.

“The firmware may be the BIOS for initializing and configuring a personal computer.”

Rahman, 2:1-2.

“Devices that connect to the PCI bus provide initialization code and runtime code for the device. This code resides in ROM 24 on the device. When the computer system starts up or initializes, it detects the device, reads the code from ROM into the host system memory, such as a RAM or dynamic random access memory 26 (DRAM), and interprets the code.”

Rahman, 2:51-57.

“When the computer system starts up or initializes, it detects the adapter board connected to the PCI bus. It then locates the decompression code 29 in the adapter board's ROM. The computer system processor runs an FCode interpreter, which interprets the instructions in the decompression program as it reads the code from the adapter board's ROM. The compressed code 28 is decompressed, using the computer system's memory (such as RAM or DRAM 26) to store the image. After the image is decompressed, the system recognizes the decompressed image as a device driver that configures and initializes the adapter board, and supplies the runtime set of instructions for the adapter board.”

Rahman, 2:66-3:11.

“Other embodiments are within the scope of the following claims. For example, a personal computer's basic input/output system (BIOS) is firmware stored in ROM and could be stored in a compressed format. Furthermore, other types of nonvolatile semiconductor memory, such as programmable ROMs (PROMS) and erasable programmable ROMs (EPROMs), could be used to store the compressed firmware.”

Rahman, 4:63-5:3.

Rahman

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 28 of 53

Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Rahman, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p style="padding-left: 40px;">“Initializing and configuring computer hardware with firmware stored in compressed form in nonvolatile semiconductor memory.”</p> <p>Rahman, Abstract.</p> <p style="padding-left: 40px;">“Upon startup of the computer hardware, decompression software decompress the firmware, which is then stored in another memory.”</p> <p>Rahman, Abstract.</p> <p style="padding-left: 40px;">“The invention virtually increases the size of the nonvolatile semiconductor memory (e.g., a ROM) available for storing firmware by storing the firmware in compressed form and quickly decompressing it on startup. This permits the firmware memory to hold more instructions than would otherwise be possible. The invention is able to decompress firmware quickly, reliably, and fully automatically, so that the fact of the firmware being compressed is substantially invisible to the end-user.”</p> <p>Rahman, 1:48-56.</p> <p style="padding-left: 40px;">“The firmware may be the BIOS for initializing and configuring a personal computer.”</p> <p>Rahman, 2:1-2.</p> <p style="padding-left: 40px;">“When the computer system starts up or initializes, it detects the adapter board connected to the PCI bus. It then locates the decompression code 29 in the adapter board's ROM. The computer system processor runs an FCode interpreter, which interprets the instructions in the decompression program as it reads the code from the adapter board's ROM. The compressed code 28 is decompressed, using the computer system's</p>	

Rahman

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 29 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

memory (such as RAM or DRAM 26) to store the image. After the image is decompressed, the system recognizes the decompressed image as a device driver that configures and initializes the adapter board, and supplies the runtime set of instructions for the adapter board.”

Rahman, 2:66-3:11.

“Other embodiments are within the scope of the following claims. For example, a personal computer's basic input/output system (BIOS) is firmware stored in ROM and could be stored in a compressed format. Furthermore, other types of nonvolatile semiconductor memory, such as programmable ROMs (PROMS) and erasable programmable ROMs (EPROMs), could be used to store the compressed firmware.”

Rahman, 4:63-5:3.

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Rahman, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Rahman

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 31 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Rahman, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Rahman, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p style="padding-left: 40px;">“The compression technique used may include both run-length encoding and pattern compression, and may operate at the bit level.”</p> <p>Rahman, Abstract.</p> <p style="padding-left: 40px;">“Compression techniques using both run-length encoding and pattern compression may be used (e.g., the Ross Compression technique). The compression technique may scan an input file. First, it may determine if it can perform run-length-encoding compression on the current character. If not, the compression technique may determine if it can compress a pattern of characters. If the run-length-encoding and pattern matching Were not successful, the compression technique may copy the character directly to the compressed file.”</p> <p>Rahman, 2:7-16.</p> <p style="padding-left: 40px;">“The compression and decompression techniques utilize four 3-byte formats. FIG. 3 illustrates the formats, which are a short run-length-encoded format 30, a long run-length encoded format 32, a short patterned format 34, and a long patterned format 36.”</p> <p>Rahman, 3:12-16. <i>See also</i> 3:17-17, Appendix.</p>	

Appendix A16

Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Rahman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p style="padding-left: 40px;">“The compression technique used may include both run-length encoding and pattern compression, and may operate at the bit level.”</p> <p>Rahman, Abstract.</p> <p style="padding-left: 40px;">“Compression techniques using both run-length encoding and pattern compression may be used (e.g., the Ross Compression technique). The compression technique may scan an input file. First, it may determine if it can perform run-length-encoding compression on the current character. If not, the compression technique may determine if it can compress a pattern of characters. If the run-length-encoding and pattern matching Were not successful, the compression technique may copy the character directly to the compressed file.”</p> <p>Rahman, 2:7-16.</p> <p style="padding-left: 40px;">“The compression and decompression techniques utilize four 3-byte formats. FIG. 3 illustrates the formats, which are a short run-length-encoded format 30, a long run-length encoded format 32, a short patterned format 34, and a long patterned format 36.”</p> <p>Rahman, 3:12-16. <i>See also</i> 3:17-17, Appendix.</p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Rahman, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Rahman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

22.1 maintaining a list of boot data used for booting a computer system;.	Rahman, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

22.2 initializing a central processing unit of the computer system;	Rahman, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;</p>	<p>Rahman, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Rahman

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 39 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Rahman, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Rahman

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 40 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Rahman, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Rahman, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See</i> Claims 15 and 22 above.</p>	

Rahman

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 42 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Rahman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See</i> Claims 16 and 22 above.</p>	

Rahman

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 43 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

27.1 a boot device..	Rahman, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

27.2 a processor..	Rahman, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

27.3 cache memory; and.	Rahman, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

27.4 non-volatile memory for storing logic code for use by the processor,..	Rahman, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system	Rahman, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Rahman, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Rahman, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Rahman, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Rahman

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 51 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Rahman, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Rahman

“The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 29

Page 52 of 53

Appendix A16
Invalidity of U.S. Patent 7,181,608 based on Rahman

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Rahman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Rahman discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

U.S. Patent No. 6,374,353 to Settsu (“Settsu”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

In addition, Apple incorporates by reference, as if set forth fully herein, all arguments related to Settsu in pending *inter partes* review petitions IPR2016-01737, IPR2016-01738, and IPR2016-01739.

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:	Settsu, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this claim limitation:</p> <p style="padding-left: 40px;">A method of booting up an information processing apparatus is provided. An operating system is divided into a mini operating system (OS) module having a function of bootstrap and an OS main body module having functions other than the function of bootstrap. The mini OS module can be located in a boot block of a boot device, whereas the OS main body module can be located in a file system of the boot device. A firmware or F/W code module stored in a ROM loads the mini OS module into memory when booting up the information processing apparatus. The mini OS module then loads the OS main body module into memory and then initializes the OS main body module.</p> <p>Settsu, Abstract</p> <p style="padding-left: 40px;">The present invention relates to an information processing apparatus capable of reducing the time required for booting itself when it is powered on, and a method of booting an information processing apparatus at a high speed.</p> <p>Settsu, 1:8-12.</p> <p><i>See also</i> Settsu, 1:43-2:25, 3:6-25, 10:43-12:16, 13:49-15:4.</p>	

Settsu

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Settsu, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this claim limitation:</p> <p style="padding-left: 40px;">Referring next to FIG. 1, there is illustrated a block diagram showing the structure of an information processing apparatus according to a first embodiment of the present invention. In the figure, reference numeral 1 denotes a ROM of the information processing apparatus, 2 denotes a memory of the information processing apparatus, 3 denotes a boot device of the information processing apparatus, 4 denotes a boot block in the boot device 3, 5 denotes a file system in the boot device 3, and 6 denotes a firmware or FI/W code module stored in the ROM 1. The FI/W code module 6 is directly executed on the ROM 1 so as to load data from the boot block 4 in the boot device 3 into the memory 2 and then assume that the loaded data is a code and execute the code after setting up and running diagnostic checks on a hardware or H/W register. Further, reference numeral 7 denotes a mini operating system (OS) module compiled and linked in the same way as ordinary program files and located in the boot block 4 within the boot device, the mini OS module having OS functions required for bootstrap processing, and 8 denotes an OS main body module located in the file system 5 within the boot device and provided with OS functions except the OS functions included in the mini OS module 7. When the information processing apparatus is powered on, it goes through initialization and transfers control to the F/W code module 6 stored in the ROM 1.</p> <p style="padding-left: 40px;">Referring next to FIG. 2, there is illustrated a diagram showing the structure of the mini OS module 7 stored in the boot block of the boot device of the information processing apparatus according to the first embodiment of the present invention. As shown in the figure, the mini OS module 7 consists of a mini kernel module 9 which is a basic part of the OS, a boot device driver module 10 for performing I/O operations on the boot device 3, and an OS loading and initialization processing module 11 for loading the OS main body module 8 from the boot device</p>	

Settsu

“maintaining a list of boot data used for booting a computer system;”

Claim 1.1


Page 3 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

3 into the memory 2 and for executing the initialization of the OS main body module 8.

Settsu, 7:65-8:35



Settsu, Fig. 12

Referring next to FIG. 12, there is illustrated a block diagram showing the structure of an information processing apparatus according to a fourth embodiment of the present invention. In the figure, the same reference numerals as shown in FIG. 5 designate the same or like elements, and therefore the description of those elements will be omitted hereinafter. Like the OS of the second embodiment, the OS of the second embodiment is divided into a mini OS module 7 and a main body of the OS, and the main body is further divided into a plurality of functional modules, such as a system call processing module 17, a process management module 18, a common memory management module 19, a message management module 20, a signal management module 21, a virtual memory processing module 22, and a device driver module 16. The plurality of functional modules are separately stored as compressed files in a file system 5 of a boot device 3.

Settsu, 13:55-65

See also Settsu, 16:7-17:62, and Figs. 1-4, 6-9, 13-14, 20 & 35-36.

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Settsu, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this claim limitation:</p> <p style="padding-left: 40px;">A method of booting up an information processing apparatus is provided. An operating system is divided into a mini operating system (OS) module having a function of bootstrap and an OS main body module having functions other than the function of bootstrap. The mini OS module can be located in a boot block of a boot device, whereas the OS main body module can be located in a file system of the boot device. A firmware or F/W code module stored in a ROM loads the mini OS module into memory when booting up the information processing apparatus. The mini OS module then loads the OS main body module into memory and then initializes the OS main body module.</p> <p>Settsu, Abstract</p> <p style="padding-left: 40px;">The present invention relates to an information processing apparatus capable of reducing the time required for booting itself when it is powered on, and a method of booting an information processing apparatus at a high speed.</p> <p>Settsu, 1:8-12.</p> <p style="padding-left: 40px;">Referring next to FIG. 1, there is illustrated a block diagram showing the structure of an information processing apparatus according to a first embodiment of the present invention. In the figure, reference numeral 1 denotes a ROM of the information processing apparatus, 2 denotes a memory of the information processing apparatus, 3 denotes a boot device of the information processing apparatus, 4 denotes a boot block in the boot device 3, 5 denotes a file system in the boot device 3, and 6 denotes a firmware or FI/W code module stored in the ROM 1. The FI/W code module 6 is directly executed on the ROM 1 so as to load data from the boot block 4 in the boot device 3 into the memory 2 and</p>	

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

then assume that the loaded data is a code and execute the code after setting up and running diagnostic checks on a hardware or H/W register. Further, reference numeral 7 denotes a mini operating system (OS) module compiled and linked in the same way as ordinary program files and located in the boot block 4 within the boot device, the mini OS module having OS functions required for bootstrap processing, and 8 denotes an OS main body module located in the file system 5 within the boot device and provided with OS functions except the OS functions included in the mini OS module 7. When the information processing apparatus is powered on, it goes through initialization and transfers control to the F/W code module 6 stored in the ROM 1.

Referring next to FIG. 2, there is illustrated a diagram showing the structure of the mini OS module 7 stored in the boot block of the boot device of the information processing apparatus according to the first embodiment of the present invention. As shown in the figure, the mini OS module 7 consists of a mini kernel module 9 which is a basic part of the OS, a boot device driver module 10 for performing I/O operations on the boot device 3, and an OS loading and initialization processing module 11 for loading the OS main body module 8 from the boot device 3 into the memory 2 and for executing the initialization of the OS main body module 8.

Settsu, 7:65-8:35

Referring next to FIG. 3, there is illustrated a diagram showing the structure of the OS main body module 8 of the information processing apparatus according to the first embodiment of the present invention. As shown in the figure, the OS main body module 8 consists of a kernel module 15 having kernel functions except the functions included in the mini kernel module 9 of FIG. 2, and a device driver module 16 for performing I/O operations on devices (not shown) except the boot device 3. . . . The OS main body module 8 is located within the file system 5 of the boot device 3 and is loaded into the memory 2 by the mini OS module 7. The OS main body module 8 then goes through initialization.

Settsu, 8:47-9:3

Referring next to FIG. 4, there is illustrated a flow chart showing operations of the mini OS module 7 of the information processing apparatus according to the first embodiment of the present invention. The F/W code module 6 loads the mini OS module 7 into the memory 2 and transfers control to the mini OS module 7. The mini OS module 7 then, in step ST101, executes initialization of the mini kernel module 9.

Settsu

“initializing a central processing unit of the computer system;”

Claim 1.2

Page 6 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

In this case, the thread management module 12, the I/O management module 13, and the thread communication management module 14 are initialized and their functions are available now. Next, the mini OS module 7, in step ST102, executes initialization of the boot device driver module 10. The boot device driver module 10 registers an interrupt request from the boot device into an interrupt table of the I/O management module 13 so as to handle the interrupt request, and generates and starts execution of a thread for boot device I/O processing by using the thread management module 12.

Settsu, 9:7-21.

The mini OS module 7, in step ST103, generates a thread for the OS loading and initialization processing module 11 by using the thread management module 12. The mini OS module 7 further, in step ST104, starts execution of the thread by using the thread management module 12. The OS loading and initialization processing module 11 is thus started up as the thread. After that, the mini OS module 7 transfers control to the OS loading and initialization processing module 11.

Settsu, 9:30-39.

As previously mentioned, in accordance with the second embodiment of the present invention, the main body of the OS is divided into a plurality of functional modules according a plurality of functions to be performed by the main body of the OS. Further, the plurality of functional modules are separately stored in the file system 5. In addition, the OS load processing and the OS initialization processing can be performed in parallel with each other after any one of the plurality of functional modules of the OS main body is loaded into the memory. As a result, while the CPU waits for the occurrence of an event in performing the OS load or initialization processing, the CPU does not idle but the CPU performs another processing. Accordingly, the second embodiment of the present invention provides an advantage of being able to further reduce the time required for booting up the information processing apparatus.

Settsu, 12:1-16.

Referring next to FIG. 13, there is illustrated a block diagram showing the structure of the mini OS module 7 of the information processing apparatus according to the fourth embodiment of the present invention. Like the mini OS module 7 of the second embodiment as shown in FIG. 6, the mini OS module 7 of the fourth embodiment is provided with a mini kernel module 9, a boot device driver module 10, and an OS

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

initialization processing module 31. The mini OS module 7 of the fourth embodiment further comprises an OS loading and decompression processing module 50 having a function of decompressing a loaded functional module in addition to the function of the OS load processing module 30 of the second embodiment, instead of the OS load processing module 30.

Settsu, 13:66-14:12

See also Figs. 1-4, 6-9, 12-14, 20 & 35-36.

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Settsu, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this claim limitation:</p> <p style="padding-left: 40px;">A method of booting up an information processing apparatus is provided. An operating system is divided into a mini operating system (OS) module having a function of bootstrap and an OS main body module having functions other than the function of bootstrap. The mini OS module can be located in a boot block of a boot device, whereas the OS main body module can be located in a file system of the boot device. A firmware or F/W code module stored in a ROM loads the mini OS module into memory when booting up the information processing apparatus. The mini OS module then loads the OS main body module into memory and then initializes the OS main body module.</p> <p>Settsu, Abstract</p> <p style="padding-left: 40px;">The present invention relates to an information processing apparatus capable of reducing the time required for booting itself when it is powered on, and a method of booting an information processing apparatus at a high speed.</p> <p>Settsu, 1:8-12.</p> <p style="padding-left: 40px;">In accordance with an aspect of the present invention, there is provided an information processing apparatus comprising: a boot device divided into a boot block in which a mini operating system (OS) module having a function required for bootstrap processing is located and a file system</p>	

Settsu

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

in which an operating system (OS) main body module having functions other than the function of bootstrap. . . .

Settsu, 1:51-57

In accordance with another preferred embodiment of the present invention, the plurality of functional modules, into which the OS main body module is divided, are stored as compressed files in the file system and the loading and initialization processing module of the mini OS module is divided into an OS loading and decompression processing module and an OS initialization module. Further, the mini OS module generates and starts execution of a thread for the OS loading and decompression processing module after the mini OS module initializes the mini kernel module and the boot device driver module. After the thread for the OS loading and decompression processing module is started, the OS loading and decompression processing module loads each of the plurality of functional modules into the memory and decompresses the loaded functional module, and then generates and starts execution of a thread for the OS initialization module. After the thread for the OS initialization module is executed, the OS initialization module initializes each of the plurality of functional modules loaded into the memory and decompressed.

Settsu, 3:6-25

Referring next to FIG. 1, there is illustrated a block diagram showing the structure of an information processing apparatus according to a first embodiment of the present invention. In the figure, reference numeral 1 denotes a ROM of the information processing apparatus, 2 denotes a memory of the information processing apparatus, 3 denotes a boot device of the information processing apparatus, 4 denotes a boot block in the boot device 3, 5 denotes a file system in the boot device 3, and 6 denotes a firmware or FI/W code module stored in the ROM 1. The FI/W code module 6 is directly executed on the ROM 1 so as to load data from the boot block 4 in the boot device 3 into the memory 2 and then assume that the loaded data is a code and execute the code after setting up and running diagnostic checks on a hardware or H/W register. Further, reference numeral 7 denotes a mini operating system (OS) module compiled and linked in the same way as ordinary program files and located in the boot block 4 within the boot device, the mini OS module having OS functions required for bootstrap processing, and 8 denotes an OS main body module located in the file system 5 within the boot device and provided with OS functions except the OS functions included in the mini OS module 7. When the information processing

Settsu

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 10 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

apparatus is powered on, it goes through initialization and transfers control to the F/W code module 6 stored in the ROM 1.

Referring next to FIG. 2, there is illustrated a diagram showing the structure of the mini OS module 7 stored in the boot block of the boot device of the information processing apparatus according to the first embodiment of the present invention. As shown in the figure, the mini OS module 7 consists of a mini kernel module 9 which is a basic part of the OS, a boot device driver module 10 for performing I/O operations on the boot device 3, and an OS loading and initialization processing module 11 for loading the OS main body module 8 from the boot device 3 into the memory 2 and for executing the initialization of the OS main body module 8.

Settsu, 7:65-8:35

Referring next to FIG. 3, there is illustrated a diagram showing the structure of the OS main body module 8 of the information processing apparatus according to the first embodiment of the present invention. As shown in the figure, the OS main body module 8 consists of a kernel module 15 having kernel functions except the functions included in the mini kernel module 9 of FIG. 2, and a device driver module 16 for performing I/O operations on devices (not shown) except the boot device 3. . . . The OS main body module 8 is located within the file system 5 of the boot device 3 and is loaded into the memory 2 by the mini OS module 7. The OS main body module 8 then goes through initialization.

Settsu, 8:47-9:3

Referring next to FIG. 4, there is illustrated a flow chart showing operations of the mini OS module 7 of the information processing apparatus according to the first embodiment of the present invention. The F/W code module 6 loads the mini OS module 7 into the memory 2 and transfers control to the mini OS module 7. The mini OS module 7 then, in step ST101, executes initialization of the mini kernel module 9. In this case, the thread management module 12, the I/O management module 13, and the thread communication management module 14 are initialized and their functions are available now. Next, the mini OS module 7, in step ST102, executes initialization of the boot device driver module 10. The boot device driver module 10 registers an interrupt request from the boot device into an interrupt table of the I/O management module 13 so as to handle the interrupt request, and generates and starts execution of a thread for boot device I/O processing by using the thread management module 12.

Settsu

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 11 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu


Settsu, 9:7-21.

The mini OS module 7, in step ST103, generates a thread for the OS loading and initialization processing module 11 by using the thread management module 12. The mini OS module 7 further, in step ST104, starts execution of the thread by using the thread management module 12. The OS loading and initialization processing module 11 is thus started up as the thread. After that, the mini OS module 7 transfers control to the OS loading and initialization processing module 11.

Settsu, 9:30-39.

As previously mentioned, in accordance with the second embodiment of the present invention, the main body of the OS is divided into a plurality of functional modules according a plurality of functions to be performed by the main body of the OS. Further, the plurality of functional modules are separately stored in the file system 5. In addition, the OS load processing and the OS initialization processing can be performed in parallel with each other after any one of the plurality of functional modules of the OS main body is loaded into the memory. As a result, while the CPU waits for the occurrence of an event in performing the OS load or initialization processing, the CPU does not idle but the CPU performs another processing. Accordingly, the second embodiment of the present invention provides an advantage of being able to further reduce the time required for booting up the information processing apparatus.

Settsu, 12:1-16.



Settsu, Fig. 12

Settsu

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

Referring next to FIG. 12, there is illustrated a block diagram showing the structure of an information processing apparatus according to a fourth embodiment of the present invention. In the figure, the same reference numerals as shown in FIG. 5 designate the same or like elements, and therefore the description of those elements will be omitted hereinafter. Like the OS of the second embodiment, the OS of the second embodiment is divided into a mini OS module 7 and a main body of the OS, and the main body is further divided into a plurality of functional modules, such as a system call processing module 17, a process management module 18, a common memory management module 19, a message management module 20, a signal management module 21, a virtual memory processing module 22, and a device driver module 16. The plurality of functional modules are separately stored as compressed files in a file system 5 of a boot device 3.

Settsu, 13:55-65

Referring next to FIG. 13, there is illustrated a block diagram showing the structure of the mini OS module 7 of the information processing apparatus according to the fourth embodiment of the present invention. Like the mini OS module 7 of the second embodiment as shown in FIG. 6, the mini OS module 7 of the fourth embodiment is provided with a mini kernel module 9, a boot device driver module 10, and an OS initialization processing module 31. The mini OS module 7 of the fourth embodiment further comprises an OS loading and decompression processing module 50 having a function of decompressing a loaded functional module in addition to the function of the OS load processing module 30 of the second embodiment, instead of the OS load processing module 30.

Settsu, 13:66-14:12

Referring next to FIG. 14, there is illustrated a flow chart showing operations of the OS loading and decompression processing module 50 of the information processing apparatus according to the fourth embodiment of the present invention. The OS loading and decompression processing module 50 to which control from the mini OS module 7 has been transferred, in step ST181, loads the main body of the OS stored in the file system 5 of the boot device 3, such as the system call processing module 17, the process management module 18, the common memory management module 19, the message management module 20, the signal management module 21, the virtual memory processing module 22, and the device driver module 16, into the memory 2. In performing step ST181, the OS loading and decompression processing module 50 loads any one of those functional

Settsu

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 13 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

modules 16 to 22 first. The OS loading and decompression processing module 50 then, in step ST182, decompresses one functional module loaded into the memory. Since the plurality of functional modules 16 to 22 are stored as compressed files in the file system 5 of the boot device, the functional module loaded into the memory 2 is compressed data. Therefore, in performing step ST182, the OS loading and decompression processing module 50 decompresses the compressed data so as to convert it into executable code and data.

Settsu, 14:13-37

As previously mentioned, in accordance with the fourth embodiment of the present invention, the main body of the OS is divided into a plurality of functional modules according a plurality of functions to be performed by the main body, and the plurality of functional modules are stored as compressed files in the file system **5** of the boot device. Further, the OS loading and decompression processing module **50** decompresses each of the plurality of functional modules each time it loads each of them into memory. As a result, the time required for I/O processing can be reduced. Accordingly, the fourth embodiment of the present invention provides an advantage of being able to further reduce the time required for booting up the information processing apparatus.

Settsu, 14:58-15:5

See also Settsu, 8:21-35, 8:66-9:11, 11:7-9, 11:18-39, 13:49-15:5, 16:7-17:62, and Figs. 1-4, 6-9, 13-14, 20 & 35-36.

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Settsu, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this claim limitation:</p> <p style="padding-left: 40px;">A method of booting up an information processing apparatus is provided. An operating system is divided into a mini operating system (OS) module having a function of bootstrap and an OS main body module having functions other than the function of bootstrap. The mini OS module can be located in a boot block of a boot device, whereas the OS main body module can be located in a file system of the boot device. A firmware or F/W code module stored in a ROM loads the mini OS module into memory when booting up the information processing apparatus. The mini OS module then loads the OS main body module into memory and then initializes the OS main body module.</p> <p>Settsu, Abstract</p> <p style="padding-left: 40px;">The present invention relates to an information processing apparatus capable of reducing the time required for booting itself when it is powered on, and a method of booting an information processing apparatus at a high speed.</p>	

Settsu

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

Settsu, 1:8-12.

In accordance with an aspect of the present invention, there is provided an information processing apparatus comprising: a boot device divided into a boot block in which a mini operating system (OS) module having a function required for bootstrap processing is located and a file system in which an operating system (OS) main body module having functions other than the function of bootstrap. . . .

Settsu, 1:51-57

In accordance with another preferred embodiment of the present invention, the plurality of functional modules, into which the OS main body module is divided, are stored as compressed files in the file system and the loading and initialization processing module of the mini OS module is divided into an OS loading and decompression processing module and an OS initialization module. Further, the mini OS module generates and starts execution of a thread for the OS loading and decompression processing module after the mini OS module initializes the mini kernel module and the boot device driver module. After the thread for the OS loading and decompression processing module is started, the OS loading and decompression processing module loads each of the plurality of functional modules into the memory and decompresses the loaded functional module, and then generates and starts execution of a thread for the OS initialization module. After the thread for the OS initialization module is executed, the OS initialization module initializes each of the plurality of functional modules loaded into the memory and decompressed.

Settsu, 3:6-25

Referring next to FIG. 1, there is illustrated a block diagram showing the structure of an information processing apparatus according to a first embodiment of the present invention. In the figure, reference numeral 1 denotes a ROM of the information processing apparatus, 2 denotes a memory of the information processing apparatus, 3 denotes a boot device of the information processing apparatus, 4 denotes a boot block in the boot device 3, 5 denotes a file system in the boot device 3, and 6 denotes a firmware or FI/W code module stored in the ROM 1. The FI/W code module 6 is directly executed on the ROM 1 so as to load data from the boot block 4 in the boot device 3 into the memory 2 and then assume that the loaded data is a code and execute the code after setting up and running diagnostic checks on a hardware or H/W register. Further, reference numeral 7 denotes a mini operating system (OS)

Settsu

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 16 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

module compiled and linked in the same way as ordinary program files and located in the boot block 4 within the boot device, the mini OS module having OS functions required for bootstrap processing, and 8 denotes an OS main body module located in the file system 5 within the boot device and provided with OS functions except the OS functions included in the mini OS module 7. When the information processing apparatus is powered on, it goes through initialization and transfers control to the F/W code module 6 stored in the ROM 1.

Referring next to FIG. 2, there is illustrated a diagram showing the structure of the mini OS module 7 stored in the boot block of the boot device of the information processing apparatus according to the first embodiment of the present invention. As shown in the figure, the mini OS module 7 consists of a mini kernel module 9 which is a basic part of the OS, a boot device driver module 10 for performing I/O operations on the boot device 3, and an OS loading and initialization processing module 11 for loading the OS main body module 8 from the boot device 3 into the memory 2 and for executing the initialization of the OS main body module 8.

Settsu, 7:65-8:35

Referring next to FIG. 3, there is illustrated a diagram showing the structure of the OS main body module 8 of the information processing apparatus according to the first embodiment of the present invention. As shown in the figure, the OS main body module 8 consists of a kernel module 15 having kernel functions except the functions included in the mini kernel module 9 of FIG. 2, and a device driver module 16 for performing I/O operations on devices (not shown) except the boot device 3. . . . The OS main body module 8 is located within the file system 5 of the boot device 3 and is loaded into the memory 2 by the mini OS module 7. The OS main body module 8 then goes through initialization.

Settsu, 8:47-9:3

Referring next to FIG. 4, there is illustrated a flow chart showing operations of the mini OS module 7 of the information processing apparatus according to the first embodiment of the present invention. The F/W code module 6 loads the mini OS module 7 into the memory 2 and transfers control to the mini OS module 7. The mini OS module 7 then, in step ST101, executes initialization of the mini kernel module 9. In this case, the thread management module 12, the I/O management module 13, and the thread communication management module 14 are

Settsu

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 17 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

initialized and their functions are available now. Next, the mini OS module 7, in step ST102, executes initialization of the boot device driver module 10. The boot device driver module 10 registers an interrupt request from the boot device into an interrupt table of the I/O management module 13 so as to handle the interrupt request, and generates and starts execution of a thread for boot device I/O processing by using the thread management module 12.

Settsu, 9:7-21.

The mini OS module 7, in step ST103, generates a thread for the OS loading and initialization processing module 11 by using the thread management module 12. The mini OS module 7 further, in step ST104, starts execution of the thread by using the thread management module 12. The OS loading and initialization processing module 11 is thus started up as the thread. After that, the mini OS module 7 transfers control to the OS loading and initialization processing module 11.

Settsu, 9:30-39.

As previously mentioned, in accordance with the second embodiment of the present invention, the main body of the OS is divided into a plurality of functional modules according a plurality of functions to be performed by the main body of the OS. Further, the plurality of functional modules are separately stored in the file system 5. In addition, the OS load processing and the OS initialization processing can be performed in parallel with each other after any one of the plurality of functional modules of the OS main body is loaded into the memory. As a result, while the CPU waits for the occurrence of an event in performing the OS load or initialization processing, the CPU does not idle but the CPU performs another processing. Accordingly, the second embodiment of the present invention provides an advantage of being able to further reduce the time required for booting up the information processing apparatus.

Settsu, 12:1-16.

Settsu


“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 18 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu



Settsu, Fig. 12

Referring next to FIG. 12, there is illustrated a block diagram showing the structure of an information processing apparatus according to a fourth embodiment of the present invention. In the figure, the same reference numerals as shown in FIG. 5 designate the same or like elements, and therefore the description of those elements will be omitted hereinafter. Like the OS of the second embodiment, the OS of the second embodiment is divided into a mini OS module 7 and a main body of the OS, and the main body is further divided into a plurality of functional modules, such as a system call processing module 17, a process management module 18, a common memory management module 19, a message management module 20, a signal management module 21, a virtual memory processing module 22, and a device driver module 16. The plurality of functional modules are separately stored as compressed files in a file system 5 of a boot device 3.

Settsu, 13:55-65

Referring next to FIG. 13, there is illustrated a block diagram showing the structure of the mini OS module 7 of the information processing apparatus according to the fourth embodiment of the present invention. Like the mini OS module 7 of the second embodiment as shown in FIG. 6, the mini OS module 7 of the fourth embodiment is provided with a mini kernel module 9, a boot device driver module 10, and an OS initialization processing module 31. The mini OS module 7 of the fourth embodiment further comprises an OS loading and decompression processing module 50 having a function of decompressing a loaded functional module in addition to the function of the OS load processing module 30 of the second embodiment, instead of the OS load processing module 30.

Settsu

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 19 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

Settsu, 13:66-14:12

Referring next to FIG. 14, there is illustrated a flow chart showing operations of the OS loading and decompression processing module 50 of the information processing apparatus according to the fourth embodiment of the present invention. The OS loading and decompression processing module 50 to which control from the mini OS module 7 has been transferred, in step ST181, loads the main body of the OS stored in the file system 5 of the boot device 3, such as the system call processing module 17, the process management module 18, the common memory management module 19, the message management module 20, the signal management module 21, the virtual memory processing module 22, and the device driver module 16, into the memory 2. In performing step ST181, the OS loading and decompression processing module 50 loads any one of those functional modules 16 to 22 first. The OS loading and decompression processing module 50 then, in step ST182, decompresses one functional module loaded into the memory. Since the plurality of functional modules 16 to 22 are stored as compressed files in the file system 5 of the boot device, the functional module loaded into the memory 2 is compressed data. Therefore, in performing step ST182, the OS loading and decompression processing module 50 decompresses the compressed data so as to convert it into executable code and data.

Settsu, 14:13-37

As previously mentioned, in accordance with the fourth embodiment of the present invention, the main body of the OS is divided into a plurality of functional modules according a plurality of functions to be performed by the main body, and the plurality of functional modules are stored as compressed files in the file system 5 of the boot device. Further, the OS loading and decompression processing module 50 decompresses each of the plurality of functional modules each time it loads each of them into memory. As a result, the time required for I/O processing can be reduced. Accordingly, the fourth embodiment of the present invention provides an advantage of being able to further reduce the time required for booting up the information processing apparatus.

Settsu, 14:58-15:5

See also Settsu, 8:21-35, 8:66-9:11, 11:7-9, 11:18-39, 13:49-15:5, 16:7-17:62, and Figs. 1-4, 6-9, 13-14, 20 & 35-36.

Settsu

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 20 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Settsu, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Settsu discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

The present invention is made to overcome the above problems. It is therefore an object of the present invention to provide an information processing apparatus and a method capable of reducing the time required for booting up itself when it is powered on, and also reducing the time required to start execution of applications to be started automatically when the information processing apparatus is booted up.

Settsu, 1:44-50

In accordance with another preferred embodiment of the present invention, the OS loading processing module of the mini OS module is an application (AP) execution and OS loading processing module for starting execution of at least a predetermined application module which is located in the file system and which can automatically be started and run on the operating system when booting up the information processing apparatus, and for loading each of the plurality of functional modules into the memory. Further, the predetermined application module includes a function definition file in which some functional modules required for the application module to run on the operating system are listed. After the mini OS module is loaded into the memory, the mini OS module initializes the mini kernel module and the boot device driver module and then generates and starts execution of a thread for the AP execution and OS loading processing module. After the thread for the

Settsu

Claim 2

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

AP execution and OS loading processing module is started, the AP execution and OS loading processing module loads the application module from the file system into the memory and further loads some functional modules required for the application module into the memory according to the function definition file included in the application module, and then generates and starts execution of a thread for the OS initialization module. After the thread for the OS initialization module is started, the OS initialization module then initializes each of the some functional modules loaded into the memory. And, after the initialization of all of the some functional modules is completed, the application execution and OS loading processing module further loads the remainder of all functional modules included in the OS main body module into the memory and initializes the remainder using the OS initialization processing module while starting execution of the application module as a process.

Settsu, 3:48-4:14

Settsu, Fig. 18.

Settsu

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 22 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Settsu, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Settsu

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”


Claim 3

Page 23 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Settsu, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p><i>See also</i></p> <p style="padding-left: 40px;">A method of booting up an information processing apparatus is provided. An operating system is divided into a mini operating system (OS) module having a function of bootstrap and an OS main body module having functions other than the function of bootstrap. The mini OS module can be located in a boot block of a boot device, whereas the OS main body module can be located in a file system of the boot device. A firmware or F/W code module stored in a ROM loads the mini OS module into memory when booting up the information processing apparatus. The mini OS module then loads the OS main body module into memory and then initializes the OS main body module.</p> <p>Settsu, Abstract</p> <p style="padding-left: 40px;">In accordance with another preferred embodiment of the present invention, the mini OS module further includes an address resolve table used for linking the mini OS module with the OS main body module. Further, after the mini OS module generates and starts execution of a thread for the OS loading and initialization processing module, the OS loading and initialization processing module loads the OS main body module into the memory and then initializes it, loads a first process to be executed first, into the memory, loads code portions of the mini kernel module and the boot device driver module into the memory, and writes addresses of the code portions loaded into the memory into the address resolve table.</p> <p>Settsu, 5:39-51</p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu



Settsu, Fig. 12

Referring next to FIG. 12, there is illustrated a block diagram showing the structure of an information processing apparatus according to a fourth embodiment of the present invention. In the figure, the same reference numerals as shown in FIG. 5 designate the same or like elements, and therefore the description of those elements will be omitted hereinafter. Like the OS of the second embodiment, the OS of the second embodiment is divided into a mini OS module 7 and a main body of the OS, and the main body is further divided into a plurality of functional modules, such as a system call processing module 17, a process management module 18, a common memory management module 19, a message management module 20, a signal management module 21, a virtual memory processing module 22, and a device driver module 16. The plurality of functional modules are separately stored as compressed files in a file system 5 of a boot device 3.

Settsu, 13:55-65

The OS loading and decompression processing module 50 then, in step ST185, checks whether or not the whole of the main body of the OS has been loaded, that is, whether or not all the functional modules 16 to 22 have been loaded into the memory 2. If all the functional modules 16 to 22 have not been loaded into the memory 2 yet, the OS loading and decompression processing module 50 returns to step ST181 in which it continues to load the remaining functional modules of the OS main body.

Settsu, 14:44-52

See also Settsu, 16:7-17:62 and Figs. 1-4, 6-9, 13-14, 20 & 35-36.

Settsu

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Settsu, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Settsu

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 26 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Settsu, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Settsu

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 27 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Settsu, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Settsu

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Page 28 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

7.1 a digital signal processor (DSP) or controller;	Settsu, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

7.2 a cache memory device; and;	Settsu, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Settsu, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Settsu discloses this limitation:

See Claims 1.1, 1.3, 2, 3, and 7.1 above.

Settsu

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 31 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Settsu, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Settsu, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Settsu

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 33 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Settsu, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Settsu discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

The present invention is made to overcome the above problems. It is therefore an object of the present invention to provide an information processing apparatus and a method capable of reducing the time required for booting up itself when it is powered on, and also reducing the time required to start execution of applications to be started automatically when the information processing apparatus is booted up.

Settsu, 1:44-50

In accordance with another preferred embodiment of the present invention, the OS loading processing module of the mini OS module is an application (AP) execution and OS loading processing module for starting execution of at least a predetermined application module which is located in the file system and which can automatically be started and

Settsu

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

run on the operating system when booting up the information processing apparatus, and for loading each of the plurality of functional modules into the memory. Further, the predetermined application module includes a function definition file in which some functional modules required for the application module to run on the operating system are listed. After the mini OS module is loaded into the memory, the mini OS module initializes the mini kernel module and the boot device driver module and then generates and starts execution of a thread for the AP execution and OS loading processing module. After the thread for the AP execution and OS loading processing module is started, the AP execution and OS loading processing module loads the application module from the file system into the memory and further loads some functional modules required for the application module into the memory according to the function definition file included in the application module, and then generates and starts execution of a thread for the OS initialization module. After the thread for the OS initialization module is started, the OS initialization module then initializes each of the some functional modules loaded into the memory. And, after the initialization of all of the some functional modules is completed, the application execution and OS loading processing module further loads the remainder of all functional modules included in the OS main body module into the memory and initializes the remainder using the OS initialization processing module while starting execution of the application module as a process.

Settsu, 3:48-4:14

Settsu, Fig. 18.

Settsu

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 35 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

9.1 maintaining a list of application data associated with an application program;	Settsu, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Settsu, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Settsu

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 37 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Settsu, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">The present invention is made to overcome the above problems. It is therefore an object of the present invention to provide an information processing apparatus and a method capable of reducing the time required for booting up itself when it is powered on, and also reducing the time required to start execution of applications to be started automatically when the information processing apparatus is booted up.</p> <p>Settsu, 1:44-50</p> <p style="padding-left: 40px;">In accordance with another preferred embodiment of the present invention, the OS loading processing module of the mini OS module is an application (AP) execution and OS loading processing module for starting execution of at least a predetermined application module which is located in the file system and which can automatically be started and run on the operating system when booting up the information processing apparatus, and for loading each of the plurality of functional modules</p>	

Settsu

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

into the memory. Further, the predetermined application module includes a function definition file in which some functional modules required for the application module to run on the operating system are listed. After the mini OS module is loaded into the memory, the mini OS module initializes the mini kernel module and the boot device driver module and then generates and starts execution of a thread for the AP execution and OS loading processing module. After the thread for the AP execution and OS loading processing module is started, the AP execution and OS loading processing module loads the application module from the file system into the memory and further loads some functional modules required for the application module into the memory according to the function definition file included in the application module, and then generates and starts execution of a thread for the OS initialization module. After the thread for the OS initialization module is started, the OS initialization module then initializes each of the some functional modules loaded into the memory. And, after the initialization of all of the some functional modules is completed, the application execution and OS loading processing module further loads the remainder of all functional modules included in the OS main body module into the memory and initializes the remainder using the OS initialization processing module while starting execution of the application module as a process.

Settsu, 3:48-4:14

Settsu, Fig. 18.

Settsu

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 39 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Settsu, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p style="padding-left: 40px;">Referring next to FIG. 1, there is illustrated a block diagram showing the structure of an information processing apparatus according to a first embodiment of th present invention. In the figure, reference numeral 1 denotes a ROM of the information processing apparatus, 2 denotes a memory of the information processing apparatus, 3 denotes 5 a boot device of the information processing apparatus, 4 denotes a boot block in the boot device 3, 5 denotes a file system I the boot device 3, and 6 denotes a firmware or FI/W code module stored in the ROM 1. The FI/W code module 6 is directly executed on the ROM 1 so as to load data from the boot block 4 in the boot device 3 into the memory 2 and then assume that the loaded data is a code and execute the code after setting up and running diagnostic checks on a hardware or H/W register. Further, reference numeral 7 denotes a mini operating system (OS) module complied and liked in the same way as ordinary program files and located in the boot block 4 within the boot device, the mini OS module having OS functions required for bootstrap processing, and 8 denotes an OS main body module located in the file system 5 within the boot device and provided with OS functions except the OS functions included in the mini OS module 7. When the information processing apparatus is powered on, it goes through initialization and transfers control to the F/W code module 6 stored in the ROM 1.</p> <p style="padding-left: 40px;">Referring next to FIG. 2, there is illustrated a diagram showing the structure of the mini OS module 7 stored in the boot block of the boot device of the information processing apparatus according to the first embodiment of the present invention. As shown in the figure, the mini OS module 7 consists of a mini kernel module 9 which is a basic part of</p>	

Settsu

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”


Page 40 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

the OS, a boot device driver module 10 for performing I/O operations on the boot device 3, and an OS loading and initialization processing module 11 for loading the OS main body module 8 from the boot device 3 into the memory 2 and for executing the initialization of the OS main body module 8.

Settsu, 7:65-8:35



Settsu, Fig. 12

Referring next to FIG. 12, there is illustrated a block diagram showing the structure of an information processing apparatus according to a fourth embodiment of the present invention. In the figure, the same reference numerals as shown in FIG. 5 designate the same or like elements, and therefore the description of those elements will be omitted hereinafter. Like the OS of the second embodiment, the OS of the second embodiment is divided into a mini OS module 7 and a main body of the OS, and the main body is further divided into a plurality of functional modules, such as a system call processing module 17, a process management module 18, a common memory management module 19, a message management module 20, a signal management module 21, a virtual memory processing module 22, and a device driver module 16. The plurality of functional modules are separately stored as compressed files in a file system 5 of a boot device 3.

Settsu, 13:55-65


Settsu

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 41 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu



Settsu, Fig. 13.

Referring next to FIG. 13, there is illustrated a block diagram showing the structure of the mini OS module 7 of the information processing apparatus according to the fourth embodiment of the present invention. Like the mini OS module 7 of the second embodiment as shown in FIG. 6, the mini OS module 7 of the fourth embodiment is provided with a mini kernel module 9, a boot device driver module 10, and an OS initialization processing module 31. The mini OS module 7 of the fourth embodiment further comprises an OS loading and decompression processing module 50 having a function of decompressing a loaded functional module in addition to the function of the OS load processing module 30 of the second embodiment, instead of the OS load processing module 30.

Settsu, 13:66-14:12

See also Settsu, 16:7-17:62, and Figs. 1-4, 6-9, 14, 20 & 35-36.

Settsu

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 42 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Settsu, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p style="padding-left: 40px;">A method of booting up an information processing apparatus is provided. An operating system is divided into a mini operating system (OS) module having a function of bootstrap and an OS main body module having functions other than the function of bootstrap. The mini OS module can be located in a boot block of a boot device, whereas the OS main body module can be located in a file system of the boot device. A firmware or F/W code module stored in a ROM loads the mini OS module into memory when booting up the information processing apparatus. The mini OS module then loads the OS main body module into memory and then initializes the OS main body module.</p> <p>Settsu, Abstract</p> <p style="padding-left: 40px;">The present invention relates to an information processing apparatus capable of reducing the time required for booting itself when it is powered on, and a method of booting an information processing apparatus at a high speed.</p> <p>Settsu, 1:8-12.</p> <p style="padding-left: 40px;">In accordance with an aspect of the present invention, there is provided an information processing apparatus comprising: a boot device divided into a boot block in which a mini operating system (OS) module having a function required for bootstrap processing is located and a file system in which an operating system (OS) main body module having functions other than the function of bootstrap. . . .</p> <p>Settsu, 1:51-57</p> <p style="padding-left: 40px;">In accordance with another preferred embodiment of the present invention, the plurality of functional modules, into which the OS main</p>	

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

body module is divided, are stored as compressed files in the file system and the loading and initialization processing module of the mini OS module is divided into an OS loading and decompression processing module and an OS initialization module. Further, the mini OS module generates and starts execution of a thread for the OS loading and decompression processing module after the mini OS module initializes the mini kernel module and the boot device driver module. After the thread for the OS loading and decompression processing module is started, the OS loading and decompression processing module loads each of the plurality of functional modules into the memory and decompresses the loaded functional module, and then generates and starts execution of a thread for the OS initialization module. After the thread for the OS initialization module is executed, the OS initialization module initializes each of the plurality of functional modules loaded into the memory and decompressed.

Settsu, 3:6-25

Referring next to FIG. 1, there is illustrated a block diagram showing the structure of an information processing apparatus according to a first embodiment of the present invention. In the figure, reference numeral 1 denotes a ROM of the information processing apparatus, 2 denotes a memory of the information processing apparatus, 3 denotes a boot device of the information processing apparatus, 4 denotes a boot block in the boot device 3, 5 denotes a file system in the boot device 3, and 6 denotes a firmware or FI/W code module stored in the ROM 1. The FI/W code module 6 is directly executed on the ROM 1 so as to load data from the boot block 4 in the boot device 3 into the memory 2 and then assume that the loaded data is a code and execute the code after setting up and running diagnostic checks on a hardware or H/W register. Further, reference numeral 7 denotes a mini operating system (OS) module compiled and linked in the same way as ordinary program files and located in the boot block 4 within the boot device, the mini OS module having OS functions required for bootstrap processing, and 8 denotes an OS main body module located in the file system 5 within the boot device and provided with OS functions except the OS functions included in the mini OS module 7. When the information processing apparatus is powered on, it goes through initialization and transfers control to the FI/W code module 6 stored in the ROM 1.

Referring next to FIG. 2, there is illustrated a diagram showing the structure of the mini OS module 7 stored in the boot block of the boot device of the information processing apparatus according to the first embodiment of the present invention. As shown in the figure, the mini OS module 7 consists of a mini kernel module 9 which is a basic part of

Settsu

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 44 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

the OS, a boot device driver module 10 for performing I/O operations on the boot device 3, and an OS loading and initialization processing module 11 for loading the OS main body module 8 from the boot device 3 into the memory 2 and for executing the initialization of the OS main body module 8.

Settsu, 7:65-8:35

Referring next to FIG. 3, there is illustrated a diagram showing the structure of the OS main body module 8 of the information processing apparatus according to the first embodiment of the present invention. As shown in the figure, the OS main body module 8 consists of a kernel module 15 having kernel functions except the functions included in the mini kernel module 9 of FIG. 2, and a device driver module 16 for performing I/O operations on devices (not shown) except the boot device 3. . . . The OS main body module 8 is located within the file system 5 of the boot device 3 and is loaded into the memory 2 by the mini OS module 7. The OS main body module 8 then goes through initialization.

Settsu, 8:47-9:3

Referring next to FIG. 4, there is illustrated a flow chart showing operations of the mini OS module 7 of the information processing apparatus according to the first embodiment of the present invention. The F/W code module 6 loads the mini OS module 7 into the memory 2 and transfers control to the mini OS module 7. The mini OS module 7 then, in step ST101, executes initialization of the mini kernel module 9. In this case, the thread management module 12, the I/O management module 13, and the thread communication management module 14 are initialized and their functions are available now. Next, the mini OS module 7, in step ST102, executes initialization of the boot device driver module 10. The boot device driver module 10 registers an interrupt request from the boot device into an interrupt table of the I/O management module 13 so as to handle the interrupt request, and generates and starts execution of a thread for boot device I/O processing by using the thread management module 12.

Settsu, 9:7-21.

The mini OS module 7, in step ST103, generates a thread for the OS loading and initialization processing module 11 by using the thread management module 12. The mini OS module 7 further, in step ST104, starts execution of the thread by using the thread management module 12. The OS loading and initialization processing module 11 is thus

Settsu

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 45 of 71

Appendix A17


Invalidity of U.S. Patent 7,181,608 based on Settsu

started up as the thread. After that, the mini OS module 7 transfers control to the OS loading and initialization processing module 11.

Settsu, 9:30-39.

As previously mentioned, in accordance with the second embodiment of the present invention, the main body of the OS is divided into a plurality of functional modules according a plurality of functions to be performed by the main body of the OS. Further, the plurality of functional modules are separately stored in the file system 5. In addition, the OS load processing and the OS initialization processing can be performed in parallel with each other after any one of the plurality of functional modules of the OS main body is loaded into the memory. As a result, while the CPU waits for the occurrence of an event in performing the OS load or initialization processing, the CPU does not idle but the CPU performs another processing. Accordingly, the second embodiment of the present invention provides an advantage of being able to further reduce the time required for booting up the information processing apparatus.

Settsu, 12:1-16.



Settsu, Fig. 12

Referring next to FIG. 12, there is illustrated a block diagram showing the structure of an information processing apparatus according to a fourth embodiment of the present invention. In the figure, the same reference numerals as shown in FIG. 5 designate the same or like elements, and therefore the description of those elements will be omitted hereinafter. Like the OS of the second embodiment, the OS of the second embodiment is divided into a mini OS module 7 and a main body of the OS, and the main body is further divided into a plurality of functional modules, such as a system call processing module 17, a

Settsu

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11


Page 46 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

process management module 18, a common memory management module 19, a message management module 20, a signal management module 21, a virtual memory processing module 22, and a device driver module 16. The plurality of functional modules are separately stored as compressed files in a file system 5 of a boot device 3.

Settsu, 13:55-65



Settsu, Fig. 13.

Referring next to FIG. 13, there is illustrated a block diagram showing the structure of the mini OS module 7 of the information processing apparatus according to the fourth embodiment of the present invention. Like the mini OS module 7 of the second embodiment as shown in FIG. 6, the mini OS module 7 of the fourth embodiment is provided with a mini kernel module 9, a boot device driver module 10, and an OS initialization processing module 31. The mini OS module 7 of the fourth embodiment further comprises an OS loading and decompression processing module 50 having a function of decompressing a loaded functional module in addition to the function of the OS load processing module 30 of the second embodiment, instead of the OS load processing module 30.

Settsu, 13:66-14:12

Referring next to FIG. 14, there is illustrated a flow chart showing operations of the OS loading and decompression processing module 50 of the information processing apparatus according to the fourth embodiment of the present invention. The OS loading and decompression processing module 50 to which control from the mini OS module 7 has been transferred, in step ST181, loads the main body of the OS stored in the file system 5 of the boot device 3, such as the system call processing module 17, the process management module 18, the common memory management module 19, the message

Settsu

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 47 of 71

Appendix A17

Invalidity of U.S. Patent 7,181,608 based on Settsu

management module 20, the signal management module 21, the virtual memory processing module 22, and the device driver module 16, into the memory 2. In performing step ST181, the OS loading and decompression processing module 50 loads any one of those functional modules 16 to 22 first. The OS loading and decompression processing module 50 then, in step ST182, decompresses one functional module loaded into the memory. Since the plurality of functional modules 16 to 22 are stored as compressed files in the file system 5 of the boot device, the functional module loaded into the memory 2 is compressed data. Therefore, in performing step ST182, the OS loading and decompression processing module 50 decompresses the compressed data so as to convert it into executable code and data.

Settsu, 14:13-37

As previously mentioned, in accordance with the fourth embodiment of the present invention, the main body of the OS is divided into a plurality of functional modules according a plurality of functions to be performed by the main body, and the plurality of functional modules are stored as compressed files in the file system 5 of the boot device. Further, the OS loading and decompression processing module 50 decompresses each of the plurality of functional modules each time it loads each of them into memory. As a result, the time required for I/O processing can be reduced. Accordingly, the fourth embodiment of the present invention provides an advantage of being able to further reduce the time required for booting up the information processing apparatus.

Settsu, 14:58-15:5

See also Settsu, 8:21-35, 8:66-9:11, 11:7-9, 11:18-39, 13:49-15:5, 16:7-17:62, and Figs. 1-4, 6-9, 14, 20 & 35-36.

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Settsu, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Settsu discloses this limitation:

See Claims 10 and 11 above.

Settsu

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 49 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Settsu, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Settsu discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Settsu, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">In accordance with another preferred embodiment of the present invention, the plurality of functional modules, into which the OS main body module is divided, are stored as compressed files in the file system and the loading and initialization processing module of the mini OS module is divided into an OS loading and decompression processing module and an OS initialization module. Further, the mini OS module generates and starts execution of a thread for the OS loading and decompression processing module after the mini OS module initializes the mini kernel module and the boot device driver module. After the thread for the OS loading and decompression processing module is started, the OS loading and decompression processing module loads each of the plurality of functional modules into the memory and decompresses the loaded functional module, and then generates and starts execution of a thread for the OS initialization module. After the thread for the OS initialization module is executed, the OS initialization module initializes each of the plurality of functional modules loaded into the memory and decompressed.</p> <p>Settsu, 3:6-25</p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Settsu, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">In accordance with another preferred embodiment of the present invention, the plurality of functional modules, into which the OS main body module is divided, are stored as compressed files in the file system and the loading and initialization processing module of the mini OS module is divided into an OS loading and decompression processing module and an OS initialization module. Further, the mini OS module generates and starts execution of a thread for the OS loading and decompression processing module after the mini OS module initializes the mini kernel module and the boot device driver module. After the thread for the OS loading and decompression processing module is started, the OS loading and decompression processing module loads each of the plurality of functional modules into the memory and decompresses the loaded functional module, and then generates and starts execution of a thread for the OS initialization module. After the thread for the OS initialization module is executed, the OS initialization module initializes each of the plurality of functional modules loaded into the memory and decompressed.</p> <p>Settsu, 3:6-25</p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Settsu, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Settsu, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

22.1 maintaining a list of boot data used for booting a computer system;.	Settsu, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

22.2 initializing a central processing unit of the computer system;	Settsu, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Settsu, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Settsu discloses this limitation:

See Claim 1.3 above

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Settsu, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Settsu

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 58 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Settsu, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Settsu

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 59 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Settsu, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Settsu

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 60 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Settsu, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Settsu

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 61 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

27.1 a boot device..	Settsu, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

27.2 a processor..	Settsu, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

27.3 cache memory; and.	Settsu, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above</p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

27.4 non-volatile memory for storing logic code for use by the processor,..	Settsu, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system	Settsu, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Settsu, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Settsu, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Settsu

“servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit”

Claim 27.7

Page 68 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Settsu, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above</i></p>	

Settsu

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 69 of 71

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Settsu, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A17
Invalidity of U.S. Patent 7,181,608 based on Settsu

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Settsu, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Settsu discloses this limitation:</p> <p><i>See Claims 16 and 27 above</i></p>	

Settsu

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 71 of 71

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

U.S. Patent No. 5,269,022 to Shinjo (“Shinjo”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:	Shinjo, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p style="padding-left: 40px;">In a computer system, when the system is first booted in a normal mode, main memory data stored in a main memory immediately after the system is booted, is stored as backup data in a backup memory or the like. A backup flag representing whether or not the backup data can be restored is set and the system is rebooted. When the system is next booted in the normal mode, the backup data stored in the backup memory or the like is restored as the main memory data in the main memory. The backup flag is automatically reset in a maintenance mode.</p> <p>Shinjo, Abstract</p>	


Shinjo

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo



F I G. 2

Shinjo, Figure 2

The above-described process requires long time since the number of times of access to a recording medium such as a disk is very large and an overhead for retrieval of file, production of process or the like is increased. In other words, boot time required until an operation as a computer system starts, is lengthened. It is thus desirable to achieve an apparatus capable of booting a computer system at high speed.

Shinjo, 1:22-29

It is an object of the present invention to provide a method and an apparatus for booting a computer system.

Shinjo, 1:32-34

According to one aspect of the present invention, there is provided a method for booting a computer system, the method comprising the steps of: setting a boot mode for booting the computer system; determining whether or not the set boot mode is a normal mode; determining whether or not a flag is set when the boot mode is the normal mode, the flag representing whether or not backup data is

Shinjo

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

restorable; storing main memory data to be stored in a main memory immediately after the computer system is booted, as the backup data, into a backup memory when the flag is reset; and restoring the backup data stored in the backup memory, as the main memory data, into the main memory when the flag is set.

Shinjo, 1:32-48

The boot mode setting unit 17 is constituted of, for example, a service processor (SVP) and used to set a boot mode in the computer system. The boot mode includes a maintenance mode for software maintenance such as replacement of the programs and patch and a mode (normal mode) other than the maintenance mode. The normal mode includes a quick start mode in which a high speed boot can be executed using the backup data and a saving mode in which the main memory data stored in the main memory 12 is saved in the backup memory 13 as the backup data, immediately after a normal boot is executed. It depends upon the set/reset state of the backup flag 15 which of the quick start mode and the saving mode is selected. More specifically, in the normal mode, when the backup flag 15 is set, the quick start mode is selected and, when the backup flag 15 is reset, the saving mode is selected.

Shinjo, 2:51-2:68

Since the backup flag 15 has been set, the boot process is started in the quick start mode through steps S1 and S2 after the reboot. That is, in step S6, the backup data stored in the backup memory 13 is restored into the main memory 12 as the main memory data. Since the computer system is thus restored to the state immediately after the boot process and the running environment is set, the boot process of the computer system can be completed without executing the OS initialization process of step S3 or the application initialization process of step S4.

Shinjo, 3:35-45

Therefore, the boot process of the present invention can be executed at higher speed than the conventional boot process.

Shinjo, 3:62-64

As described above, according to the present invention, when the system is first booted, the saving mode is selected. Immediately after the system is booted, the main memory data stored in the main memory is saved as backup data into the backup memory (backup file), and the backup flag is set. The system is then rebooted. Therefore, when the system is next booted in the normal mode, the quick start mode is selected and the backup data saved into the backup memory (backup file) is restored as the main memory data in the main memory. The boot process of the system is completed only by the above process, and the state immediately after the system is booted is restored.

Shinjo, 4:45-57

Shinjo

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 4 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

In the conventional system, a very large number of times of disk access are necessary for the OS initialization process such as setting of the running environment of an OS and for the application initialization process such as setting of the running environment of an application program, and long time is required for the boot process. In the present invention, however, the system can be booted at high speed.

Shinjo, 4:58-65

Shinjo

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 5 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Shinjo, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p style="padding-left: 40px;">The present invention relates to a method and an apparatus for booting a computer system.</p> <p>Shinjo, 1:9-10</p> <p style="padding-left: 40px;">In a computer system, generally, whenever the system is booted, a boot process for loading firmware, an initial program loader (IPL) program and an initialize (INZ) program, an initial program loader process, and an initialization process are executed.</p> <p>Shinjo, 1:11-16</p> <p style="padding-left: 40px;">According to one aspect of the present invention, there is provided a method for booting a computer system, the method comprising the steps of: setting a boot mode for booting the computer system; determining whether or not the set boot mode is a normal mode; determining whether or not a flag is set when the boot mode is the normal mode, the flag representing whether or not backup data is restorable; storing main memory data to be stored in a main memory immediately after the computer system is booted, as the backup data, into a backup memory when the flag is reset; and restoring the backup data stored in the backup memory, as the main memory data, into the main memory when the flag is set.</p> <p>Shinjo, 1:35-48</p> <p style="padding-left: 40px;">According to another aspect of the present invention, there is provided an apparatus for booting a computer system, the apparatus comprising: a main memory for storing main memory data; means for setting a boot mode for booting the computer system; determining means for determining whether or not the boot mode is a normal mode; a flag to be set/reset in accordance with a determination result by the determining means; and a backup memory for storing the main memory data to be stored in the main memory immediately after the computer system is booted, as backup data when the boot mode is the normal mode and the flag is reset, and wherein the backup data stored in the</p>	

Shinjo
“maintaining a list of boot data used for booting a computer system;”

Claim 1.1

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

backup memory is restored as the main memory data into the main memory when the boot mode is the normal mode and the flag is set.

Shinjo, 1:49-64

The boot mode setting unit 17 is constituted of, for example, a service processor (SVP) and used to set a boot mode in the computer system. The boot mode includes a maintenance mode for software maintenance such as replacement of the programs and patch and a mode (normal mode) other than the maintenance mode. The normal mode includes a quick start mode in which a high speed boot can be executed using the backup data and a saving mode in which the main memory data stored in the main memory 12 is saved in the backup memory 13 as the backup data, immediately after a normal boot is executed. It depends upon the set/reset state of the backup flag 15 which of the quick start mode and the saving mode is selected. More specifically, in the normal mode, when the backup flag 15 is set, the quick start mode is selected and, when the backup flag 15 is reset, the saving mode is selected.

Shinjo, 2:51-68

When a boot command is output from the boot mode setting unit 17 to the CPU 11, an operation using the initial program loader (IPL) program is started by the CPU 11.

Shinjo, 3:4-7

In step S1, it is determined whether or not the boot mode designated by the boot command output from the boot mode setting unit 17 is the maintenance mode. If the boot mode is not the maintenance mode, i.e., if it is the normal mode, it is determined whether or not the backup flag 15 of the backup memory 13 is set (step S2). That is, it is determined whether a boot process is executed in the quick start mode or saving mode.

Shinjo, 3:8-15

In step S2, when the backup flag 15 is reset, it is determined that the backup data stored in the backup memory 13 cannot be restored. Since this determination is made in the first boot process, the same boot process as a conventional one is executed. In other words, the operating system (OS) initialization process and the application initialization process are executed by the initialization program (steps S4 and S5).

Shinjo, 3:16-23

Since the backup flag 15 has been set, the boot process is started in the quick start mode through steps S1 and S2 after the reboot. That is, in step S6, the backup data stored in the backup memory 13 is restored into the main memory 12 as the main memory data. Since the computer system is thus restored to the state immediately after the boot process and the running environment is set, the boot process of the computer system can be completed without executing the

Shinjo

“maintaining a list of boot data used for booting a computer system;”

Claim 1.1

Page 7 of 59

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

OS initialization process of step S3 or the application initialization process of step S4.

Shinjo, 3:35-45

In the computer system according to the first embodiment wherein the main memory data stored in the main memory 12 is saved into the backup memory 13 as the backup data, when the system power source is turned off, the backup data is erased. It is thus necessary to boot the system in the same manner as the conventional apparatus and save the main memory data stored in the main memory 12 into the backup memory 13 as the backup data immediately after the system is booted. By backing up the backup memory 13 by a battery or the like, such boot process in the system is executed only at the first time.

Shinjo, 3:65-4:8

As described above, according to the present invention, when the system is first booted, the saving mode is selected. Immediately after the system is booted, the main memory data stored in the main memory is saved as backup data into the backup memory (backup file), and the backup flag is set. The system is then rebooted. Therefore, when the system is next booted in the normal mode, the quick start mode is selected and the backup data saved into the backup memory (backup file) is restored as the main memory data in the main memory. The boot process of the system is completed only by the above process, and the state immediately after the system is booted is restored.

Shinjo, 4:45-67

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

1.2 initializing a central processing unit of the computer system;	Shinjo, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p style="padding-left: 40px;">The CPU 11 controls the entire computer system. Shinjo, 2:32</p> <p style="padding-left: 40px;">When a boot command is output from the boot mode setting unit 17 to the CPU 11, an operation using the initial program loader (IPL) program is started by the CPU 11. Shinjo, 3:4-7</p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Shinjo, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p style="padding-left: 40px;">In the initialization process, a resident load module is loaded into a main memory, various control blocks are produced, the running environment of an operating system (OS) is set, and the running environment of an application system is set (for example, a control process is produced).</p> <p>Shinjo, 1:16-21</p> <p style="padding-left: 40px;">According to one aspect of the present invention, there is provided a method for booting a computer system, the method comprising the steps of: setting a boot mode for booting the computer system; determining whether or not the set boot mode is a normal mode; determining whether or not a flag is set when the boot mode is the normal mode, the flag representing whether or not backup data is restorable; storing main memory data to be stored in a main memory immediately after the computer system is booted, as the backup data, into a backup memory when the flag is reset; and restoring the backup data stored in the backup memory, as the main memory data, into the main memory when the flag is set.</p> <p>Shinjo, 1:35-48</p> <p style="padding-left: 40px;">In step S7, when the designated boot mode is not the maintenance mode, i.e., when it is the normal mode, the saving mode is selected, and the main memory data stored in the main memory 12 is saved into the backup memory 13 as the backup data and the backup flag 15 of the backup memory 13 is set (step S8). The process of step S8 is completed and then a reboot is executed.</p> <p>Shinjo, 3:28-34</p>	

Shinjo

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

Since the backup flag 15 has been set, the boot process is started in the quick start mode through steps S1 and S2 after the reboot. That is, in step S6, the backup data stored in the backup memory 13 is restored into the main memory 12 as the main memory data. Since the computer system is thus restored to the state immediately after the boot process and the running environment is set, the boot process of the computer system can be completed without executing the OS initialization process of step S3 or the application initialization process of step S4.

Shinjo, 3:35-45

Shinjo

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 11 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p style="padding-left: 40px;">When a boot command is output from the boot mode setting unit 17 to the CPU 11, an operation using the initial program loader (IPL) program is started by the CPU 11.</p> <p>Shinjo, 3:4-7</p> <p style="padding-left: 40px;">In step S1, it is determined whether or not the boot mode designated by the boot command output from the boot mode setting unit 17 is the maintenance mode. If the boot mode is not the maintenance mode, i.e., if it is the normal mode, it is determined whether or not the backup flag 15 of the backup memory 13 is set (step S2). That is, it is determined whether a boot process is executed in the quick start mode or saving mode.</p> <p>Shinjo, 3:8-15</p> <p style="padding-left: 40px;">Since the backup flag 15 has been set, the boot process is started in the quick start mode through steps S1 and S2 after the reboot. That is, in step S6, the backup data stored in the backup memory 13 is restored into the main memory 12 as the main memory data. Since the computer system is thus restored to the state immediately after the boot process and the running environment is set, the boot process of the computer system can be completed without executing the</p>	

Shinjo

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

OS initialization process of step S3 or the application initialization process of step S4. Shinjo, 3:35-45

Shinjo

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 13 of 59

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Shinjo discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

The boot mode setting unit 17 is constituted of, for example, a service processor (SVP) and used to set a boot mode in the computer system. The boot mode includes a maintenance mode for software maintenance such as replacement of the programs and patch and a mode (normal mode) other than the maintenance mode. The normal mode includes a quick start mode in which a high speed boot can be executed using the backup data and a saving mode in which the main memory data stored in the main memory 12 is saved in the backup memory 13 as the backup data, immediately after a normal boot is executed. It depends upon the set/reset state of the backup flag 15 which of the quick start mode and the saving mode is selected. More specifically, in the normal mode, when the backup flag 15 is set, the quick start mode is selected and, when the backup flag 15 is reset, the saving mode is selected.

Shinjo, 2:51-2:68

After the backup flag 15 is reset in step S3, the boot process is executed as in the conventional system, i.e., the OS initialization process and the application initialization process are executed (steps S4 and S5).

Shinjo, 3:54-57

In the conventional system, a very large number of times of disk access are necessary for the OS initialization process such as setting of the running environment of an OS and for the application initialization process such as setting of the running environment of an application program, and long time is required for the boot process. In the present invention, however, the system can be booted at high speed.

Shinjo

Claim 2

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

Shinjo, 4:58-65

Shinjo

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 15 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p style="padding-left: 40px;">In the initialization process, a resident load module is loaded into a main memory, various control blocks are produced, the running environment of an operating system (OS) is set, and the running environment of an application system is set (for example, a control process is produced).</p> <p>Shinjo, 1:16-21</p>	

Shinjo

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 16 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p style="padding-left: 40px;">The boot mode setting unit 17 is constituted of, for example, a service processor (SVP) and used to set a boot mode in the computer system. The boot mode includes a maintenance mode for software maintenance such as replacement of the programs and patch and a mode (normal mode) other than the maintenance mode. The normal mode includes a quick start mode in which a high speed boot can be executed using the backup data and a saving mode in which the main memory data stored in the main memory 12 is saved in the backup memory 13 as the backup data, immediately after a normal boot is executed. It depends upon the set/reset state of the backup flag 15 which of the quick start mode and the saving mode is selected. More specifically, in the normal mode, when the backup flag 15 is set, the quick start mode is selected and, when the backup flag 15 is reset, the saving mode is selected.</p> <p>Shinjo, 2:52-68</p> <p style="padding-left: 40px;">When software maintenance such as replacement of programs and patch is performed, the boot process is executed in the maintenance mode and thus the backup data cannot be automatically restored. When the system is next booted, the saving mode is selected again. Therefore, the update backup data can always be stored in the backup memory (backup file).</p> <p>Shinjo, 5:3-9</p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Shinjo

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 18 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Shinjo

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 19 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Shinjo, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Shinjo

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

7.1 a digital signal processor (DSP) or controller;	Shinjo, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p style="padding-left: 40px;">In the initialization process, a resident load module is loaded into a main memory, various control blocks are produced, the running environment of an operating system (OS) is set, and the running environment of an application system is set (for example, a control process is produced).</p> <p>Shinjo, 1:16-21</p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

7.2 a cache memory device; and;	Shinjo, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system

Shinjo, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Shinjo discloses this limitation:

See Claims 1.1, 1.3, 2, 3, and 7.1 above.

Shinjo

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 23 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Shinjo, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Shinjo

“for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system”

Claim 7.3.2

Page 24 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Shinjo, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Shinjo

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 25 of 59

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Shinjo discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

The boot mode setting unit 17 is constituted of, for example, a service processor (SVP) and used to set a boot mode in the computer system. The boot mode includes a maintenance mode for software maintenance such as replacement of the programs and patch and a mode (normal mode) other than the maintenance mode. The normal mode includes a quick start mode in which a high speed boot can be executed using the backup data and a saving mode in which the main memory data stored in the main memory 12 is saved in the backup memory 13 as the backup data, immediately after a normal boot is executed. It depends upon the set/reset state of the backup flag 15 which of the quick start mode and the saving mode is selected. More specifically, in the normal mode, when the backup flag 15 is set, the quick start mode is selected and, when the backup flag 15 is reset, the saving mode is selected.

Shinjo, 2:51-2:68

After the backup flag 15 is reset in step S3, the boot process is executed as in the conventional system, i.e., the OS initialization process and the application

<p>Shinjo “The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”</p>	<p>Claim 8 Page 26 of 59</p>
---	--

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

initialization process are executed (steps S4 and S5).

Shinjo, 3:54-57

In the conventional system, a very large number of times of disk access are necessary for the OS initialization process such as setting of the running environment of an OS and for the application initialization process such as setting of the running environment of an application program, and long time is required for the boot process. In the present invention, however, the system can be booted at high speed.

Shinjo, 4:58-65

Shinjo

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 27 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

9.1 maintaining a list of application data associated with an application program;	Shinjo, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Shinjo, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See</i> Claims 1.3, 2, and 8 above.</p>	

Shinjo

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 29 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Shinjo discloses this limitation:

See Claims 1.4, 2, and 8 above.

The boot mode setting unit 17 is constituted of, for example, a service processor (SVP) and used to set a boot mode in the computer system. The boot mode includes a maintenance mode for software maintenance such as replacement of the programs and patch and a mode (normal mode) other than the maintenance mode. The normal mode includes a quick start mode in which a high speed boot can be executed using the backup data and a saving mode in which the main memory data stored in the main memory 12 is saved in the backup memory 13 as the backup data, immediately after a normal boot is executed. It depends upon the set/reset state of the backup flag 15 which of the quick start mode and the saving mode is selected. More specifically, in the normal mode, when the backup flag 15 is set, the quick start mode is selected and, when the backup flag 15 is reset, the saving mode is selected.

Shinjo, 2:51-2:68

After the backup flag 15 is reset in step S3, the boot process is executed as in the conventional system, i.e., the OS initialization process and the application initialization process are executed (steps S4 and S5).

Shinjo, 3:54-57

Shinjo

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

In the conventional system, a very large number of times of disk access are necessary for the OS initialization process such as setting of the running environment of an OS and for the application initialization process such as setting of the running environment of an application program, and long time is required for the boot process. In the present invention, however, the system can be booted at high speed.

Shinjo, 4:58-65

Shinjo

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 31 of 59

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shinjo discloses this limitation:</p> <p style="padding-left: 40px;">The present invention relates to a method and an apparatus for booting a computer system.</p> <p>Shinjo, 1:9-10</p> <p style="padding-left: 40px;">In a computer system, generally, whenever the system is booted, a boot process for loading firmware, an initial program loader (IPL) program and an initialize (INZ) program, an initial program loader process, and an initialization process are executed.</p> <p>Shinjo, 1:11-16</p> <p style="padding-left: 40px;">According to one aspect of the present invention, there is provided a method for booting a computer system, the method comprising the steps of: setting a boot mode for booting the computer system; determining whether or not the set boot mode is a normal mode; determining whether or not a flag is set when the boot mode is the normal mode, the flag representing whether or not backup data is restorable; storing main memory data to be stored in a main memory immediately after the computer system is booted, as the backup data, into a backup memory when the flag is reset; and restoring the backup data stored in the backup memory, as the main memory data, into the main memory when the flag is set.</p> <p>Shinjo, 1:35-48</p> <p style="padding-left: 40px;">According to another aspect of the present invention, there is provided an apparatus for booting a computer system, the apparatus comprising: a main memory for storing main memory data; means for setting a boot mode for booting the computer system; determining means for determining whether or not the boot mode is a normal mode; a flag to be set/reset in accordance with a</p>	

Shinjo

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 32 of 59

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

determination result by the determining means; and a backup memory for storing the main memory data to be stored in the main memory immediately after the computer system is booted, as backup data when the boot mode is the normal mode and the flag is reset, and wherein the backup data stored in the backup memory is restored as the main memory data into the main memory when the boot mode is the normal mode and the flag is set.

Shinjo, 1:49-64

The boot mode setting unit 17 is constituted of, for example, a service processor (SVP) and used to set a boot mode in the computer system. The boot mode includes a maintenance mode for software maintenance such as replacement of the programs and patch and a mode (normal mode) other than the maintenance mode. The normal mode includes a quick start mode in which a high speed boot can be executed using the backup data and a saving mode in which the main memory data stored in the main memory 12 is saved in the backup memory 13 as the backup data, immediately after a normal boot is executed. It depends upon the set/reset state of the backup flag 15 which of the quick start mode and the saving mode is selected. More specifically, in the normal mode, when the backup flag 15 is set, the quick start mode is selected and, when the backup flag 15 is reset, the saving mode is selected.

Shinjo, 2:51-68

When a boot command is output from the boot mode setting unit 17 to the CPU 11, an operation using the initial program loader (IPL) program is started by the CPU 11.

Shinjo, 3:4-7

In step S1, it is determined whether or not the boot mode designated by the boot command output from the boot mode setting unit 17 is the maintenance mode. If the boot mode is not the maintenance mode, i.e., if it is the normal mode, it is determined whether or not the backup flag 15 of the backup memory 13 is set (step S2). That is, it is determined whether a boot process is executed in the quick start mode or saving mode.

Shinjo, 3:8-15

In step S2, when the backup flag 15 is reset, it is determined that the backup data stored in the backup memory 13 cannot be restored. Since this determination is made in the first boot process, the same boot process as a conventional one is executed. In other words, the operating system (OS) initialization process and the application initialization process are executed by the initialization program (steps S4 and S5).

Shinjo, 3:16-23

Since the backup flag 15 has been set, the boot process is started in the quick start mode through steps S1 and S2 after the reboot. That is, in step S6, the

Shinjo

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 33 of 59

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

backup data stored in the backup memory 13 is restored into the main memory 12 as the main memory data. Since the computer system is thus restored to the state immediately after the boot process and the running environment is set, the boot process of the computer system can be completed without executing the OS initialization process of step S3 or the application initialization process of step S4.

Shinjo, 3:35-45

In the computer system according to the first embodiment wherein the main memory data stored in the main memory 12 is saved into the backup memory 13 as the backup data, when the system power source is turned off, the backup data is erased. It is thus necessary to boot the system in the same manner as the conventional apparatus and save the main memory data stored in the main memory 12 into the backup memory 13 as the backup data immediately after the system is booted. By backing up the backup memory 13 by a battery or the like, such boot process in the system is executed only at the first time.

Shinjo, 3:65-4:8

As described above, according to the present invention, when the system is first booted, the saving mode is selected. Immediately after the system is booted, the main memory data stored in the main memory is saved as backup data into the backup memory (backup file), and the backup flag is set. The system is then rebooted. Therefore, when the system is next booted in the normal mode, the quick start mode is selected and the backup data saved into the backup memory (backup file) is restored as the main memory data in the main memory. The boot process of the system is completed only by the above process, and the state immediately after the system is booted is restored.

Shinjo, 4:45-67

Shinjo

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 34 of 59

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Shinjo discloses this limitation:

The boot mode setting unit 17 is constituted of, for example, a service processor (SVP) and used to set a boot mode in the computer system. The boot mode includes a maintenance mode for software maintenance such as replacement of the programs and patch and a mode (normal mode) other than the maintenance mode. The normal mode includes a quick start mode in which a high speed boot can be executed using the backup data and a saving mode in which the main memory data stored in the main memory 12 is saved in the backup memory 13 as the backup data, immediately after a normal boot is executed. It depends upon the set/reset state of the backup flag 15 which of the quick start mode and the saving mode is selected. More specifically, in the normal mode, when the backup flag 15 is set, the quick start mode is selected and, when the backup flag 15 is reset, the saving mode is selected.

Shinjo, 2:51-2:68

Since the backup flag 15 has been set, the boot process is started in the quick start mode through steps S1 and S2 after the reboot. That is, in step S6, the backup data stored in the backup memory 13 is restored into the main memory 12 as the main memory data. Since the computer system is thus restored to the state immediately after the boot process and the running environment is set, the boot process of the computer system can be completed without executing the OS initialization process of step S3 or the application initialization process of step S4.

Shinjo, 3:35-45

The boot mode setting unit 17 is constituted of, for example, a service processor (SVP) and used to set a boot mode in the computer system. The boot mode includes a maintenance mode for software maintenance such as replacement of the programs and patch and a mode (normal mode) other than the maintenance mode. The normal mode includes a quick start mode in which a high speed boot can be executed using the backup data and a saving mode in which the main memory data stored in the main memory 12 is saved in the backup memory 13 as the backup data, immediately after a normal boot is

Shinjo

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 35 of 59

Appendix A18

Invalidity of U.S. Patent 7,181,608 based on Shinjo

executed. It depends upon the set/reset state of the backup flag 15 which of the quick start mode and the saving mode is selected. More specifically, in the normal mode, when the backup flag 15 is set, the quick start mode is selected and, when the backup flag 15 is reset, the saving mode is selected.

Shinjo, 2:51-2:68

In step S7, when the designated boot mode is not the maintenance mode, i.e., when it is the normal mode, the saving mode is selected, and the main memory data stored in the main memory 12 is saved into the backup memory 13 as the backup data and the backup flag 15 of the backup memory 13 is set (step S8). The process of step S8 is completed and then a reboot is executed.

Shinjo, 3:28-34

In a system according to the third embodiment as shown in FIG. 4, the memory 14 includes the backup memory 13, and the disk unit 19 includes the backup file 23. In the saving mode, therefore, the main memory data stored in the main memory 12 can be saved as backup data into the backup memory 13 and backup file 23, and the backup flags 15 and 25 can be set.

Shinjo, 4:24-31

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Shinjo

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 37 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p style="padding-left: 40px;">A disk unit 19 of a computer system according to the second embodiment as shown in FIG. 3 can be used in place of the backup memory 13 shown in FIG. 1. The disk unit 19 includes a backup file 23 for storing the main memory data stored in the main memory 12 as backup data and a backup flag 25. Even through the system power source is turned off, the backup data stored in the backup file 23 is not erased. In the system according to the second embodiment, since the backup data as the main memory data is saved and restored between the main memory 12 and disk unit 19, disk access occurs. Therefore, the time required for the boot process of the system according to the first embodiment is longer than the time required for that of the system according to the first embodiment.</p> <p>Shinjo, 4:9-24</p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Shinjo, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Shinjo, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Shinjo, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Shinjo, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

22.1 maintaining a list of boot data used for booting a computer system;.	Shinjo, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

22.2 initializing a central processing unit of the computer system;	Shinjo, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;</p>	<p>Shinjo, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Shinjo

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 45 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Shinjo, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtme contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Shinjo

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 46 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Shinjo

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 47 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Shinjo

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 48 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Shinjo, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Shinjo

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 49 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

27.1 a boot device..	Shinjo, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

27.2 a processor..	Shinjo, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

27.3 cache memory; and.	Shinjo, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above</p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

27.4 non-volatile memory for storing logic code for use by the processor,..	Shinjo, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Shinjo, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Shinjo, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Shinjo, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Shinjo, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Shinjo discloses this limitation:

See Claims 4, 10, and 11 above

Shinjo

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 57 of 59

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Shinjo, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shinjo discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A18
Invalidity of U.S. Patent 7,181,608 based on Shinjo

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Shinjo, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Shinjo discloses this limitation:

See Claims 16 and 27 above

Shinjo

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 59 of 59

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

U.S. Patent No. 5,671,413 to Shipman (“Shipman”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:	Shipman, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p style="padding-left: 40px;">The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and optionally removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.</p> <p>Shipman, Abstract</p>	

Appendix A19 Invalidity of U.S. Patent 7,181,608 based on Shipman




FIG. 1

Shipman, Fig. 1

In IBM compatible personal computers a set of programs called basic input/output system (BIOS) are encoded in read-only memory (ROM). The BIOS facilitates the transfer of data and instructions between a central processing unit (CPU) and peripheral devices such as disk drives. Computer systems are designed to perform functional tests of the BIOS every time the computer is turned on. When the computer is turned on, BIOS is copied to an area of random access memory (RAM) set aside for it. Since a RAM is much faster acting than a ROM, accessing the BIOS code from RAM results in much faster initialization of the computer.

Shipman, 1:12-22

The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in

Shipman

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

a compressed state, allowing more services to be implemented without requiring more non-volatile storage.

More specifically, different basic input/output system (BIOS) functions are split into components, or objects, and selected ones of the components are stored in a compressed state and these compressed components are only decompressed and executed when needed. A decompression dispatcher software takes a request from currently executing BIOS code to decompress another portion of BIOS code that may be needed. The requester can specify whether or not to just decompress the portion of code into memory or to decompress and initialize the decompressed BIOS. The decompression dispatcher can be used to dispatch different portions of BIOS code to different processors in a multi-processor system.

Shipman, 1:35-59

The BIOS stored in a read only memory (ROM) is organized into a set of components, each being dispatched as an independent executable object after being copied to a shadow memory portion of a random access memory (RAM). Three types of components are defined, initialization components, runtime components and functional components. The initialization components are dispatched during a Power On Self Test (POST) cycle such that the initialization components are active during initialization. The initialization components are terminated prior to loading an operating system. The runtime components are maintained in the uncompressed/decompressed state and executable after loading of the operating system. The functional components are decompressed and dispatched on an as needed basis.

Shipman, 1:60-2:7

When dispatching components the decompression dispatcher works from a packing list provided in the ROM image by a BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The packing list provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman, 2:14-22

Shipman

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 4 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

Shipman

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 5 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Shipman, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p style="padding-left: 40px;">The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and optionally removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.</p> <p>Shipman, Abstract</p> <p style="padding-left: 40px;">When dispatching components the decompression dispatcher works from a packing list provided in the ROM image by a BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The packing list provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.</p> <p>Shipman, 2:14-22</p> <p style="padding-left: 40px;">FIG. 13 is a flow diagram of a BIOS build process that automates compressing and packing components into a final ROM binary image. A list of binary images and associated attributes to include in the final ROM image (1300) and a number of binary image files (1302) are provided to a ROM Packing Utility (1304). The ROM Packing Utility (1304) creates a packed ROM image (1306) and a packing list (1308) that are merged by a merge utility (1310) into a final ROM image</p>	

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

(1312) and a packing map (1314) that are stored in the ROM (10) shown in FIG. 1.

Shipman, 3:55-65

Packing List--The Packing List is generated by the Packing Utility and describes all the attributes of the packed ROM image. This list is used by the decompression dispatcher to dispatch components.

Shipman, 4:33-36

Component Dispatching

Components are dispatched through a utility called the decompression dispatcher. There are two types of dispatching supported by the decompression dispatcher, active and passive.

...

When dispatching components the decompression dispatcher works from a Packing List provided in the ROM image by the BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The Packing List provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman, 5:3-34

Refer to FIG. 3 which is a flow diagram of initializing the decompression dispatcher of FIG. 2. The dispatcher data and executable code is copied (302) from the ROM to the RAM. The dispatcher interrupt vector is installed (304), the memory allocation table is cleared (306) and the component handle table is cleared (308). The compressed BIOS component information in the packing list is fetched from RAM (310). The relocation type field is examined to find what type of relocation is supported, below 1 meg. (312, 314), above 1 meg. (316, 318), or anywhere (320). If the required size is not available (322) allocation error flags are set (324). If the specified load address is not available (326) allocation error flags are set (328).

If the required size is available (322), then the memory allocation table is updated (330). If the end of the component list in the packing list has not been reached (332), then the flow returns to block (310). If the end

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

of the component list in the packing list has been reached (332), then the flow ends (334).

Shipman, 12:17-35

Refer to FIG. 5 which is a flow diagram of how components are dispatched. The dispatcher assumes only one component from a class is being loaded, and hence the count of components is set to 1. The counter is used as an index into the packing list. The component of a class might contain a number of components referenced by a subclass identifier. A check (504) is made to determine if all components of the class are to be loaded. If yes, then the first subclass identifier is fetched (506) as described in FIG. 7. If the subclass is found in the packing list (508) then the count of the subclass index counter is incremented (510). If the subclass is not found in the packing list (508), then the count of the subclass index counter is not incremented and the flow proceeds to get packing information for the component indexed by the count of the component counter (512). The procedure next decompresses the component at the index count and places the decompressed Code in RAM (514). The details of block (514) are shown in more detail in FIG. 12. At the end of the decompressing procedure, a check (516) is made to determine if there are more components in this class to decompress. If yes, the component index counter is decremented (518). If no, a check (520) is made to determine if this is the last component actively dispatched or if an option ROM is present. If not, the flow ends (524). If yes, then the return address is adjusted to execute the dispatched component (522).

Shipman, 12:49-13:7

Refer to FIG. 12 which is a flow diagram of the procedure for getting a specified component transferred and stored in RAM in an uncompressed and executable state.

A RAM memory block large enough to hold the specified component is found (1202) and allocated. After the memory space is allocated (1204), the size field in the packing list is accessed to get the size information (1206). The compressed and decompressed size information is obtained from the packing list entry (1206). The Compressed Size field specifies the amount of space (in bytes) consumed by a component when it is in the ROM image. Uninitialized Data components use this field to specify the maximum amount of memory required and that they be aligned on a 64K boundary. The Decompressed Size field specifies the amount of space (in bytes) consumed by a component after it has been decompressed and dispatched. As described earlier, components that are

Shipman

“maintaining a list of boot data used for booting a computer system;”

Claim 1.1

Page 8 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

placed in the ROM uncompressed have identical Compressed and Decompressed sizes. Uninitialized Data components specify this field to be identical to the Compressed Size field.

If the component is not compressed, then the component is copied (1212) to RAM from the non-volatile storage device used to store the compressed or uncompressed BIOS code. If the component is compressed, then the component is decompressed (1210), stored in an uncompressed state in the shadowed memory portion of RAM, and the procedure stops (1216).

Shipman, 14:15-41

See also Shipman, Figs. 1-13

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Shipman, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p style="padding-left: 40px;">The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and optionally removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.</p> <p>Shipman, Abstract</p> <p style="padding-left: 40px;">In IBM compatible personal computers a set of programs called basic input/output system (BIOS) are encoded in read-only memory (ROM). The BIOS facilitates the transfer of data and instructions between a central processing unit (CPU) and peripheral devices such as disk drives. Computer systems are designed to perform functional tests of the BIOS every time the computer is turned on. When the computer is turned on, BIOS is copied to an area of random access memory (RAM) set aside for it. Since a RAM is much faster acting than a ROM, accessing the BIOS code from RAM results in much faster initialization of the computer.</p> <p>Shipman, 1:12-22</p> <p style="padding-left: 40px;">The BIOS stored in a read only memory (ROM) is organized into a set of components, each being dispatched as an independent executable object after being copied to a shadow memory portion of a random access memory (RAM). Three types of components are defined, initialization components, runtime components and functional</p>	

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

components. The initialization components are dispatched during a Power On Self Test (POST) cycle such that the initialization components are active during initialization. The initialization components are terminated prior to loading an operating system. The runtime components are maintained in the uncompressed/decompressed state and executable after loading of the operating system. The functional components are decompressed and dispatched on an as needed basis.

Shipman, 1:60-2:7

Refer to FIG. 1 which is a block diagram of a computer system in which the present invention is embodied. The computer includes a read only memory, or ROM, (10), a dynamic random access memory, or DRAM, (22), a system memory cache (24), a cache/DRAM controller (20), and central processing units (28, 30). A set of programs called basic input/output system (BIOS) are encoded in ROM (10). The BIOS facilitates the transfer of data and instructions between the central processing units (28, 30) and peripheral devices. In the present invention the BIOS is organized into a set of BIOS components (32 through 54), each of which is capable of being dispatched as an independent executable object. Each BIOS component is a self-contained (link independent) binary image that performs a certain task or function. The BIOS components fall into three major types: initialization components, runtime components and functional components.

Shipman, 2:63-3:12

See also Shipman, Figs. 1-13

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Shipman, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p style="padding-left: 40px;">The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and optionally removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.</p> <p>Shipman, Abstract</p> <p style="padding-left: 40px;">In IBM compatible personal computers a set of programs called basic input/output system (BIOS) are encoded in read-only memory (ROM). The BIOS facilitates the transfer of data and instructions between a central processing unit (CPU) and peripheral devices such as disk drives. Computer systems are designed to perform functional tests of the BIOS every time the computer is turned on. When the computer is turned on, BIOS is copied to an area of random access memory (RAM) set aside for it. Since a RAM is much faster acting than a ROM, accessing the BIOS code from RAM results in much faster initialization of the computer.</p> <p>Shipman, 1:12-22</p>	

Shipman

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.

More specifically, different basic input/output system (BIOS) functions are split into components, or objects, and selected ones of the components are stored in a compressed state and these compressed components are only decompressed and executed when needed. A decompression dispatcher software takes a request from currently executing BIOS code to decompress another portion of BIOS code that may be needed. The requester can specify whether or not to just decompress the portion of code into memory or to decompress and initialize the decompressed BIOS. The decompression dispatcher can be used to dispatch different portions of BIOS code to different processors in a multi-processor system.

Shipman, 1:35-59

The BIOS stored in a read only memory (ROM) is organized into a set of components, each being dispatched as an independent executable object after being copied to a shadow memory portion of a random access memory (RAM). Three types of components are defined, initialization components, runtime components and functional components. The initialization components are dispatched during a Power On Self Test (POST) cycle such that the initialization components are active during initialization. The initialization components are terminated prior to loading an operating system. The runtime components are maintained in the uncompressed/decompressed state and executable after loading of the operating system. The functional components are decompressed and dispatched on an as needed basis.

Shipman, 1:60-2:7

When dispatching components the decompression dispatcher works from a packing list provided in the ROM image by a BIOS build process. To optimize device usage, the binary images that comprise the

Shipman

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 13 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

different components are packed into the final ROM image. The packing list provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman, 2:14-22

Refer to FIG. 1 which is a block diagram of a computer system in which the present invention is embodied. The computer includes a read only memory, or ROM, (10), a dynamic random access memory, or DRAM, (22), a system memory cache (24), a cache/DRAM controller (20), and central processing units (28, 30). A set of programs called basic input/output system (BIOS) are encoded in ROM (10). The BIOS facilitates the transfer of data and instructions between the central processing units (28, 30) and peripheral devices. In the present invention the BIOS is organized into a set of BIOS components (32 through 54), each of which is capable of being dispatched as an independent executable object. Each BIOS component is a self-contained (link independent) binary image that performs a certain task or function. The BIOS components fall into three major types: initialization components, runtime components and functional components.

Shipman, 2:63-3:12

Compressed code is the code that resides in the ROM in a compressed state. Decompressed code is code that has been decompressed from its compressed state inside the ROM and now resides in DRAM (22) shadowed memory, in a decompressed state. Uncompressed code is code that resides inside the ROM in an uncompressed state. This is code that was never compressed.

Shipman, 3:22-28

FIG. 13 is a flow diagram of a BIOS build process that automates compressing and packing components into a final ROM binary image. A list of binary images and associated attributes to include in the final ROM image (1300) and a number of binary image files (1302) are provided to a ROM Packing Utility (1304). The ROM Packing Utility (1304) creates a packed ROM image (1306) and a packing list (1308) that are merged by a merge utility (1310) into a final ROM image (1312) and a packing map (1314) that are stored in the ROM (10) shown in FIG. 1.

Shipman, 3:55-65

Shipman

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 14 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

Packing List--The Packing List is generated by the Packing Utility and describes all the attributes of the packed ROM image. This list is used by the decompression dispatcher to dispatch components.

Shipman, 4:33-36

Component Dispatching

Components are dispatched through a utility called the decompression dispatcher. There are two types of dispatching supported by the decompression dispatcher, active and passive.

...

When dispatching components the decompression dispatcher works from a Packing List provided in the ROM image by the BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The Packing List provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman, 5:3-34

Refer to FIG. 3 which is a flow diagram of initializing the decompression dispatcher of FIG. 2. The dispatcher data and executable code is copied (302) from the ROM to the RAM. The dispatcher interrupt vector is installed (304), the memory allocation table is cleared (306) and the component handle table is cleared (308). The compressed BIOS component information in the packing list is fetched from RAM (310). The relocation type field is examined to find what type of relocation is supported, below 1 meg. (312, 314), above 1 meg. (316, 318), or anywhere (320). If the required size is not available (322) allocation error flags are set (324). If the specified load address is not available (326) allocation error flags are set (328).

If the required size is available (322), then the memory allocation table is updated (330). If the end of the component list in the packing list has not been reached (332), then the flow returns to block (310). If the end of the component list in the packing list has been reached (332), then the flow ends (334).

Shipman, 12:17-35

Shipman

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 15 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

Refer to FIG. 5 which is a flow diagram of how components are dispatched. The dispatcher assumes only one component from a class is being loaded, and hence the count of components is set to 1. The counter is used as an index into the packing list. The component of a class might contain a number of components referenced by a subclass identifier. A check (504) is made to determine if all components of the class are to be loaded. If yes, then the first subclass identifier is fetched (506) as described in FIG. 7. If the subclass is found in the packing list (508) then the count of the subclass index counter is incremented (510). If the subclass is not found in the packing list (508), then the count of the subclass index counter is not incremented and the flow proceeds to get packing information for the component indexed by the count of the component counter (512). The procedure next decompresses the component at the index count and places the decompressed Code in RAM (514). The details of block (514) are shown in more detail in FIG. 12. At the end of the decompressing procedure, a check (516) is made to determine if there are more components in this class to decompress. If yes, the component index counter is decremented (518). If no, a check (520) is made to determine if this is the last component actively dispatched or if an option ROM is present. If not, the flow ends (524). If yes, then the return address is adjusted to execute the dispatched component (522).

Shipman, 12:49-13:7

Refer to FIG. 12 which is a flow diagram of the procedure for getting a specified component transferred and stored in RAM in an uncompressed and executable state.

A RAM memory block large enough to hold the specified component is found (1202) and allocated. After the memory space is allocated (1204), the size field in the packing list is accessed to get the size information (1206). The compressed and decompressed size information is obtained from the packing list entry (1206). The Compressed Size field specifies the amount of space (in bytes) consumed by a component when it is in the ROM image. Uninitialized Data components use this field to specify the maximum amount of memory required and that they be aligned on a 64K boundary. The Decompressed Size field specifies the amount of space (in bytes) consumed by a component after it has been decompressed and dispatched. As described earlier, components that are placed in the ROM uncompressed have identical Compressed and Decompressed sizes. Uninitialized Data components specify this field to be identical to the Compressed Size field.

Shipman

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 16 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

If the component is not compressed, then the component is copied (1212) to RAM from the non-volatile storage device used to store the compressed or uncompressed BIOS code. If the component is compressed, then the component is decompressed (1210), stored in an uncompressed state in the shadowed memory portion of RAM, and the procedure stops (1216).

Shipman, 14:15-41

See also Shipman, Figs. 1-13

Shipman

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 17 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Shipman, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p style="padding-left: 40px;">The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and optionally removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.</p> <p>Shipman, Abstract</p> <p style="padding-left: 40px;">In IBM compatible personal computers a set of programs called basic input/output system (BIOS) are encoded in read-only memory (ROM). The BIOS facilitates the transfer of data and instructions between a central processing unit (CPU) and peripheral devices such as disk drives. Computer systems are designed to perform functional tests of the BIOS every time the computer is turned on. When the computer is</p>	

Shipman

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

turned on, BIOS is copied to an area of random access memory (RAM) set aside for it. Since a RAM is much faster acting than a ROM, accessing the BIOS code from RAM results in much faster initialization of the computer.

Shipman, 1:12-22

The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.

More specifically, different basic input/output system (BIOS) functions are split into components, or objects, and selected ones of the components are stored in a compressed state and these compressed components are only decompressed and executed when needed. A decompression dispatcher software takes a request from currently executing BIOS code to decompress another portion of BIOS code that may be needed. The requester can specify whether or not to just decompress the portion of code into memory or to decompress and initialize the decompressed BIOS. The decompression dispatcher can be used to dispatch different portions of BIOS code to different processors in a multi-processor system.

Shipman, 1:35-59

The BIOS stored in a read only memory (ROM) is organized into a set of components, each being dispatched as an independent executable object after being copied to a shadow memory portion of a random access memory (RAM). Three types of components are defined, initialization components, runtime components and functional components. The initialization components are dispatched during a Power On Self Test (POST) cycle such that the initialization components are active during initialization. The initialization components are terminated prior to loading an operating system. The runtime components are maintained in the uncompressed/decompressed state and executable after loading of the operating system. The

Shipman

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 19 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

functional components are decompressed and dispatched on an as needed basis.

Shipman, 1:60-2:7

When dispatching components the decompression dispatcher works from a packing list provided in the ROM image by a BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The packing list provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman, 2:14-22

Refer to FIG. 1 which is a block diagram of a computer system in which the present invention is embodied. The computer includes a read only memory, or ROM, (10), a dynamic random access memory, or DRAM, (22), a system memory cache (24), a cache/DRAM controller (20), and central processing units (28, 30). A set of programs called basic input/output system (BIOS) are encoded in ROM (10). The BIOS facilitates the transfer of data and instructions between the central processing units (28, 30) and peripheral devices. In the present invention the BIOS is organized into a set of BIOS components (32 through 54), each of which is capable of being dispatched as an independent executable object. Each BIOS component is a self-contained (link independent) binary image that performs a certain task or function. The BIOS components fall into three major types: initialization components, runtime components and functional components.

Shipman, 2:63-3:12

Compressed code is the code that resides in the ROM in a compressed state. Decompressed code is code that has been decompressed from its compressed state inside the ROM and now resides in DRAM (22) shadowed memory, in a decompressed state. Uncompressed code is code that resides inside the ROM in an uncompressed state. This is code that was never compressed.

Shipman, 3:22-28

FIG. 13 is a flow diagram of a BIOS build process that automates compressing and packing components into a final ROM binary image.

Shipman

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 20 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

A list of binary images and associated attributes to include in the final ROM image (1300) and a number of binary image files (1302) are provided to a ROM Packing Utility (1304). The ROM Packing Utility (1304) creates a packed ROM image (1306) and a packing list (1308) that are merged by a merge utility (1310) into a final ROM image (1312) and a packing map (1314) that are stored in the ROM (10) shown in FIG. 1.

Shipman, 3:55-65

Packing List--The Packing List is generated by the Packing Utility and describes all the attributes of the packed ROM image. This list is used by the decompression dispatcher to dispatch components.

Shipman, 4:33-36

Component Dispatching

Components are dispatched through a utility called the decompression dispatcher. There are two types of dispatching supported by the decompression dispatcher, active and passive.

...

When dispatching components the decompression dispatcher works from a Packing List provided in the ROM image by the BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The Packing List provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman, 5:3-34

Refer to FIG. 3 which is a flow diagram of initializing the decompression dispatcher of FIG. 2. The dispatcher data and executable code is copied (302) from the ROM to the RAM. The dispatcher interrupt vector is installed (304), the memory allocation table is cleared (306) and the component handle table is cleared (308). The compressed BIOS component information in the packing list is fetched from RAM (310). The relocation type field is examined to find what type of relocation is supported, below 1 meg. (312, 314), above 1 meg. (316, 318), or anywhere (320). If the required size is not available (322)

Shipman

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

allocation error flags are set (324). If the specified load address is not available (326) allocation error flags are set (328).

If the required size is available (322), then the memory allocation table is updated (330). If the end of the component list in the packing list has not been reached (332), then the flow returns to block (310). If the end of the component list in the packing list has been reached (332), then the flow ends (334).

Shipman, 12:17-35

Refer to FIG. 5 which is a flow diagram of how components are dispatched. The dispatcher assumes only one component from a class is being loaded, and hence the count of components is set to 1. The counter is used as an index into the packing list. The component of a class might contain a number of components referenced by a subclass identifier. A check (504) is made to determine if all components of the class are to be loaded. If yes, then the first subclass identifier is fetched (506) as described in FIG. 7. If the subclass is found in the packing list (508) then the count of the subclass index counter is incremented (510). If the subclass is not found in the packing list (508), then the count of the subclass index counter is not incremented and the flow proceeds to get packing information for the component indexed by the count of the component counter (512). The procedure next decompresses the component at the index count and places the decompressed Code in RAM (514). The details of block (514) are shown in more detail in FIG. 12. At the end of the decompressing procedure, a check (516) is made to determine if there are more components in this class to decompressed. If yes, the component index counter is decremented (518). If no, a check (520) is made to determine if this is the last component actively dispatched or if an option ROM is present. If not, the flow ends (524). If yes, then the return address is adjusted to execute the dispatched component (522).

Shipman, 12:49-13:7

Refer to FIG. 12 which is a flow diagram of the procedure for getting a specified component transferred and stored in RAM in an uncompressed and executable state.

A RAM memory block large enough to hold the specified component is found (1202) and allocated. After the memory space is allocated (1204), the size field in the packing list is accessed to get the size information (1206). The compressed and decompressed size information is obtained

Shipman

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 22 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

from the packing list entry (1206). The Compressed Size field specifies the amount of space (in bytes) consumed by a component when it is in the ROM image. Uninitialized Data components use this field to specify the maximum amount of memory required and that they be aligned on a 64K boundary. The Decompressed Size field specifies the amount of space (in bytes) consumed by a component after it has been decompressed and dispatched. As described earlier, components that are placed in the ROM uncompressed have identical Compressed and Decompressed sizes. Uninitialized Data components specify this field to be identical to the Compressed Size field.

If the component is not compressed, then the component is copied (1212) to RAM from the non-volatile storage device used to store the compressed or uncompressed BIOS code. If the component is compressed, then the component is decompressed (1210), stored in an uncompressed state in the shadowed memory portion of RAM, and the procedure stops (1216).

Shipman, 14:15-41

See also Shipman, Figs. 1-13

Shipman

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Shipman, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p> <p style="padding-left: 40px;">As more new features are designed into computers, more code has to be stored into the BIOS stored on the ROM. The size of the ROM must be increased to accommodate the additional code, resulting in additional manufacturing costs. It is desirable to decrease product cost by reducing the size of a ROM required to store the BIOS and all of its components. This can be done by decompressing the code as it is stored on the ROM and then decompressing the code at the time it is copied to the RAM.</p> <p>Shipman, 1:23-31</p>	

Shipman

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Shipman, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p>Refer to FIG. 1 which is a block diagram of a computer system in which the present invention is embodied. The computer includes a read only memory, or ROM, (10), a dynamic random access memory, or DRAM, (22), a system memory cache (24), a cache/DRAM controller (20), and central processing units (28, 30). A set of programs called basic input/output system (BIOS) are encoded in ROM (10). The BIOS facilitates the transfer of data and instructions between the central processing units (28, 30) and peripheral devices. In the present invention the BIOS is organized into a set of BIOS components (32 through 54), each of which is capable of being dispatched as an independent executable object. Each BIOS component is a self-contained (link independent) binary image that performs a certain task or function. The BIOS components fall into three major types: initialization components, runtime components and functional components.</p> <p>Shipman, 2:63-3:12</p> <p>System random access memory, RAM, (22) and system memory cache (24) are connected to the Cache/DRAM Controller (20) via a local memory bus. The CPU 1 (28) and the CPU 2 (30) is connected to the host to PCI bridge device (18) via the Host CPU Bus (26).</p> <p>Shipman, 3:50-54</p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Shipman, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p style="padding-left: 40px;">The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and optionally removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.</p> <p>Shipman, Abstract</p> <p style="padding-left: 40px;">When dispatching components the decompression dispatcher works from a packing list provided in the ROM image by a BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The packing list provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.</p> <p>Shipman, 2:14-22</p> <p style="padding-left: 40px;">FIG. 13 is a flow diagram of a BIOS build process that automates compressing and packing components into a final ROM binary image. A list of binary images and associated attributes to include in the final ROM image (1300) and a number of binary image files (1302) are provided to a ROM Packing Utility (1304). The ROM Packing Utility (1304) creates a packed ROM image (1306) and a packing list (1308) that are merged by a merge utility (1310) into a final ROM image</p>	

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

(1312) and a packing map (1314) that are stored in the ROM (10) shown in FIG. 1.

Shipman, 3:55-65

Packing List--The Packing List is generated by the Packing Utility and describes all the attributes of the packed ROM image. This list is used by the decompression dispatcher to dispatch components.

Shipman, 4:33-36

Component Dispatching

Components are dispatched through a utility called the decompression dispatcher. There are two types of dispatching supported by the decompression dispatcher, active and passive.

...

When dispatching components the decompression dispatcher works from a Packing List provided in the ROM image by the BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The Packing List provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman, 5:3-34

Refer to FIG. 3 which is a flow diagram of initializing the decompression dispatcher of FIG. 2. The dispatcher data and executable code is copied (302) from the ROM to the RAM. The dispatcher interrupt vector is installed (304), the memory allocation table is cleared (306) and the component handle table is cleared (308). The compressed BIOS component information in the packing list is fetched from RAM (310). The relocation type field is examined to find what type of relocation is supported, below 1 meg. (312, 314), above 1 meg. (316, 318), or anywhere (320). If the required size is not available (322) allocation error flags are set (324). If the specified load address is not available (326) allocation error flags are set (328).

If the required size is available (322), then the memory allocation table is updated (330). If the end of the component list in the packing list has not been reached (332), then the flow returns to block (310). If the end

Shipman

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 27 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

of the component list in the packing list has been reached (332), then the flow ends (334).

Shipman, 12:17-35

Refer to FIG. 5 which is a flow diagram of how components are dispatched. The dispatcher assumes only one component from a class is being loaded, and hence the count of components is set to 1. The counter is used as an index into the packing list. The component of a class might contain a number of components referenced by a subclass identifier. A check (504) is made to determine if all components of the class are to be loaded. If yes, then the first subclass identifier is fetched (506) as described in FIG. 7. If the subclass is found in the packing list (508) then the count of the subclass index counter is incremented (510). If the subclass is not found in the packing list (508), then the count of the subclass index counter is not incremented and the flow proceeds to get packing information for the component indexed by the count of the component counter (512). The procedure next decompresses the component at the index count and places the decompressed Code in RAM (514). The details of block (514) are shown in more detail in FIG. 12. At the end of the decompressing procedure, a check (516) is made to determine if there are more components in this class to decompress. If yes, the component index counter is decremented (518). If no, a check (520) is made to determine if this is the last component actively dispatched or if an option ROM is present. If not, the flow ends (524). If yes, then the return address is adjusted to execute the dispatched component (522).

Shipman, 12:49-13:7

Refer to FIG. 12 which is a flow diagram of the procedure for getting a specified component transferred and stored in RAM in an uncompressed and executable state.

A RAM memory block large enough to hold the specified component is found (1202) and allocated. After the memory space is allocated (1204), the size field in the packing list is accessed to get the size information (1206). The compressed and decompressed size information is obtained from the packing list entry (1206). The Compressed Size field specifies the amount of space (in bytes) consumed by a component when it is in the ROM image. Uninitialized Data components use this field to specify the maximum amount of memory required and that they be aligned on a 64K boundary. The Decompressed Size field specifies the amount of space (in bytes) consumed by a component after it has been decompressed and dispatched. As described earlier, components that are

Shipman

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 28 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

placed in the ROM uncompressed have identical Compressed and Decompressed sizes. Uninitialized Data components specify this field to be identical to the Compressed Size field.

If the component is not compressed, then the component is copied (1212) to RAM from the non-volatile storage device used to store the compressed or uncompressed BIOS code. If the component is compressed, then the component is decompressed (1210), stored in an uncompressed state in the shadowed memory portion of RAM, and the procedure stops (1216).

Shipman, 14:15-41

See also Shipman, Figs. 1-13

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Shipman, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Shipman, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Shipman

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 31 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Shipman, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Shipman

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

7.1 a digital signal processor (DSP) or controller;	Shipman, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p>Refer to FIG. 1 which is a block diagram of a computer system in which the present invention is embodied. The computer includes a read only memory, or ROM, (10), a dynamic random access memory, or DRAM, (22), a system memory cache (24), a cache/DRAM controller (20), and central processing units (28, 30). A set of programs called basic input/output system (BIOS) are encoded in ROM (10). The BIOS facilitates the transfer of data and instructions between the central processing units (28, 30) and peripheral devices. In the present invention the BIOS is organized into a set of BIOS components (32 through 54), each of which is capable of being dispatched as an independent executable object. Each BIOS component is a self-contained (link independent) binary image that performs a certain task or function. The BIOS components fall into three major types: initialization components, runtime components and functional components.</p> <p>Shipman, 2:63-3:12</p> <p>System random access memory, RAM, (22) and system memory cache (24) are connected to the Cache/DRAM Controller (20) via a local memory bus. The CPU 1 (28) and the CPU 2 (30) is connected to the host to PCI bridge device (18) via the Host CPU Bus (26).</p> <p>Shipman, 3:50-54</p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

7.2 a cache memory device; and;	Shipman, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Shipman, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Shipman

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Shipman, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Shipman, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Shipman

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Shipman, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Shipman discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

As more new features are designed into computers, more code has to be stored into the BIOS stored on the ROM. The size of the ROM must be increased to accommodate the additional code, resulting in additional manufacturing costs. It is desirable to decrease product cost by reducing the size of a ROM required to store the BIOS and all of its components. This can be done by decompressing the code as it is stored on the ROM and then decompressing the code at the time it is copied to the RAM.

Shipman 1:23-32

Shipman

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

9.1 maintaining a list of application data associated with an application program;	Shipman, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Shipman, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Shipman

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 40 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Shipman, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1.4, 2, and 8 above.</i></p> <p style="padding-left: 40px;">As more new features are designed into computers, more code has to be stored into the BIOS stored on the ROM. The size of the ROM must be increased to accommodate the additional code, resulting in additional manufacturing costs. It is desirable to decrease product cost by reducing the size of a ROM required to store the BIOS and all of its components. This can be done by decompressing the code as it is stored on the ROM and then decompressing the code at the time it is copied to the RAM.</p> <p>Shipman 1:23-32</p>	

Shipman

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Shipman, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See <u>Copy from 936 element 1.1</u></i></p> <p style="padding-left: 40px;">The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and optionally removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.</p> <p>Shipman, Abstract</p>	

Shipman

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 42 of 77

Appendix A19 Invalidity of U.S. Patent 7,181,608 based on Shipman




FIG. 1

Shipman, Fig. 1

In IBM compatible personal computers a set of programs called basic input/output system (BIOS) are encoded in read-only memory (ROM). The BIOS facilitates the transfer of data and instructions between a central processing unit (CPU) and peripheral devices such as disk drives. Computer systems are designed to perform functional tests of the BIOS every time the computer is turned on. When the computer is turned on, BIOS is copied to an area of random access memory (RAM) set aside for it. Since a RAM is much faster acting than a ROM, accessing the BIOS code from RAM results in much faster initialization of the computer.

Shipman, 1:12-22

The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the

Shipman

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Page 43 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

service components into random access memory (RAM) of the computer system for execution on an as needed basis, and removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.

More specifically, different basic input/output system (BIOS) functions are split into components, or objects, and selected ones of the components are stored in a compressed state and these compressed components are only decompressed and executed when needed. A decompression dispatcher software takes a request from currently executing BIOS code to decompress another portion of BIOS code that may be needed. The requester can specify whether or not to just decompress the portion of code into memory or to decompress and initialize the decompressed BIOS. The decompression dispatcher can be used to dispatch different portions of BIOS code to different processors in a multi-processor system.

Shipman, 1:35-59

The BIOS stored in a read only memory (ROM) is organized into a set of components, each being dispatched as an independent executable object after being copied to a shadow memory portion of a random access memory (RAM). Three types of components are defined, initialization components, runtime components and functional components. The initialization components are dispatched during a Power On Self Test (POST) cycle such that the initialization components are active during initialization. The initialization components are terminated prior to loading an operating system. The runtime components are maintained in the uncompressed/decompressed state and executable after loading of the operating system. The functional components are decompressed and dispatched on an as needed basis.

Shipman, 1:60-2:7

When dispatching components the decompression dispatcher works from a packing list provided in the ROM image by a BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The packing list provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Claim 10

Page 44 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

Shipman, 2:14-22

Refer to FIG. 1 which is a block diagram of a computer system in which the present invention is embodied. The computer includes a read only memory, or ROM, (10), a dynamic random access memory, or DRAM, (22), a system memory cache (24), a cache/DRAM controller (20), and central processing units (28, 30). A set of programs called basic input/output system (BIOS) are encoded in ROM (10). The BIOS facilitates the transfer of data and instructions between the central processing units (28, 30) and peripheral devices. In the present invention the BIOS is organized into a set of BIOS components (32 through 54), each of which is capable of being dispatched as an independent executable object. Each BIOS component is a self-contained (link independent) binary image that performs a certain task or function. The BIOS components fall into three major types: initialization components, runtime components and functional components.

Shipman, 2:63-3:12

Compressed code is the code that resides in the ROM in a compressed state. Decompressed code is code that has been decompressed from its compressed state inside the ROM and now resides in DRAM (22) shadowed memory, in a decompressed state. Uncompressed code is code that resides inside the ROM in an uncompressed state. This is code that was never compressed.

Shipman, 3:22-28

FIG. 13 is a flow diagram of a BIOS build process that automates compressing and packing components into a final ROM binary image. A list of binary images and associated attributes to include in the final ROM image (1300) and a number of binary image files (1302) are provided to a ROM Packing Utility (1304). The ROM Packing Utility (1304) creates a packed ROM image (1306) and a packing list (1308) that are merged by a merge utility (1310) into a final ROM image (1312) and a packing map (1314) that are stored in the ROM (10) shown in FIG. 1.

Shipman, 3:55-65

Packing List--The Packing List is generated by the Packing Utility and describes all the attributes of the packed ROM image. This list is used by the decompression dispatcher to dispatch components.

Shipman

Claim 10

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device"

Page 45 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

Shipman, 4:33-36

Component Dispatching

Components are dispatched through a utility called the decompression dispatcher. There are two types of dispatching supported by the decompression dispatcher, active and passive.

...

When dispatching components the decompression dispatcher works from a Packing List provided in the ROM image by the BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The Packing List provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman, 5:3-34

Refer to FIG. 3 which is a flow diagram of initializing the decompression dispatcher of FIG. 2. The dispatcher data and executable code is copied (302) from the ROM to the RAM. The dispatcher interrupt vector is installed (304), the memory allocation table is cleared (306) and the component handle table is cleared (308). The compressed BIOS component information in the packing list is fetched from RAM (310). The relocation type field is examined to find what type of relocation is supported, below 1 meg. (312, 314), above 1 meg. (316, 318), or anywhere (320). If the required size is not available (322) allocation error flags are set (324). If the specified load address is not available (326) allocation error flags are set (328).

If the required size is available (322), then the memory allocation table is updated (330). If the end of the component list in the packing list has not been reached (332), then the flow returns to block (310). If the end of the component list in the packing list has been reached (332), then the flow ends (334).

Shipman, 12:17-35

Refer to FIG. 5 which is a flow diagram of how components are dispatched. The dispatcher assumes only one component from a class is being loaded, and hence the count of components is set to 1. The counter is used as an index into the packing list. The component of a class might contain a number of components referenced by a subclass

Shipman

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Page 46 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

identifier. A check (504) is made to determine if all components of the class are to be loaded. If yes, then the first subclass identifier is fetched (506) as described in FIG. 7. If the subclass is found in the packing list (508) then the count of the subclass index counter is incremented (510). If the subclass is not found in the packing list (508), then the count of the subclass index counter is not incremented and the flow proceeds to get packing information for the component indexed by the count of the component counter (512). The procedure next decompresses the component at the index count and places the decompressed Code in RAM (514). The details of block (514) are shown in more detail in FIG. 12. At the end of the decompressing procedure, a check (516) is made to determine if there are more components in this class to decompressed. If yes, the component index counter is decremented (518). If no, a check (520) is made to determine if this is the last component actively dispatched or if an option ROM is present. If not, the flow ends (524). If yes, then the return address is adjusted to execute the dispatched component (522).

Shipman, 12:49-13:7

Refer to FIG. 12 which is a flow diagram of the procedure for getting a specified component transferred and stored in RAM in an uncompressed and executable state.

A RAM memory block large enough to hold the specified component is found (1202) and allocated. After the memory space is allocated (1204), the size field in the packing list is accessed to get the size information (1206). The compressed and decompressed size information is obtained from the packing list entry (1206). The Compressed Size field specifies the amount of space (in bytes) consumed by a component when it is in the ROM image. Uninitialized Data components use this field to specify the maximum amount of memory required and that they be aligned on a 64K boundary. The Decompressed Size field specifies the amount of space (in bytes) consumed by a component after it has been decompressed and dispatched. As described earlier, components that are placed in the ROM uncompressed have identical Compressed and Decompressed sizes. Uninitialized Data components specify this field to be identical to the Compressed Size field.

If the component is not compressed, then the component is copied (1212) to RAM from the non-volatile storage device used to store the compressed or uncompressed BIOS code. If the component is compressed, then the component is decompressed (1210), stored in an uncompressed state in the shadowed memory portion of RAM, and the procedure stops (1216).

Shipman

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 47 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

Shipman, 14:15-41

See also Shipman, Figs. 2-13

Shipman

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 48 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Shipman, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Shipman discloses this limitation:

The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and optionally removing the dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.

Shipman, Abstract

In IBM compatible personal computers a set of programs called basic input/output system (BIOS) are encoded in read-only memory (ROM). The BIOS facilitates the transfer of data and instructions between a central processing unit (CPU) and peripheral devices such as disk drives. Computer systems are designed to perform functional tests of the BIOS every time the computer is turned on. When the computer is turned on, BIOS is copied to an area of random access memory (RAM) set aside for it. Since a RAM is much faster acting than a ROM, accessing the BIOS code from RAM results in much faster initialization of the computer.

Shipman, 1:12-22

The services to be provided by a basic input/output system (BIOS) of a computer system are implemented via a number of independently executable service components. Additionally, the BIOS is provided with a decompression dispatcher for decompressing and dispatching the service components into random access memory (RAM) of the computer system for execution on an as needed basis, and removing the

Shipman

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 49 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

dispatched service components when they are no longer needed. As a result, the service components may be stored in a non-volatile storage in a compressed state, allowing more services to be implemented without requiring more non-volatile storage.

More specifically, different basic input/output system (BIOS) functions are split into components, or objects, and selected ones of the components are stored in a compressed state and these compressed components are only decompressed and executed when needed. A decompression dispatcher software takes a request from currently executing BIOS code to decompress another portion of BIOS code that may be needed. The requester can specify whether or not to just decompress the portion of code into memory or to decompress and initialize the decompressed BIOS. The decompression dispatcher can be used to dispatch different portions of BIOS code to different processors in a multi-processor system.

Shipman, 1:35-59

The BIOS stored in a read only memory (ROM) is organized into a set of components, each being dispatched as an independent executable object after being copied to a shadow memory portion of a random access memory (RAM). Three types of components are defined, initialization components, runtime components and functional components. The initialization components are dispatched during a Power On Self Test (POST) cycle such that the initialization components are active during initialization. The initialization components are terminated prior to loading an operating system. The runtime components are maintained in the uncompressed/decompressed state and executable after loading of the operating system. The functional components are decompressed and dispatched on an as needed basis.

Shipman, 1:60-2:7

When dispatching components the decompression dispatcher works from a packing list provided in the ROM image by a BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The packing list provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman, 2:14-22

Shipman

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 50 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

Refer to FIG. 1 which is a block diagram of a computer system in which the present invention is embodied. The computer includes a read only memory, or ROM, (10), a dynamic random access memory, or DRAM, (22), a system memory cache (24), a cache/DRAM controller (20), and central processing units (28, 30). A set of programs called basic input/output system (BIOS) are encoded in ROM (10). The BIOS facilitates the transfer of data and instructions between the central processing units (28, 30) and peripheral devices. In the present invention the BIOS is organized into a set of BIOS components (32 through 54), each of which is capable of being dispatched as an independent executable object. Each BIOS component is a self-contained (link independent) binary image that performs a certain task or function. The BIOS components fall into three major types: initialization components, runtime components and functional components.

Shipman, 2:63-3:12

Compressed code is the code that resides in the ROM in a compressed state. Decompressed code is code that has been decompressed from its compressed state inside the ROM and now resides in DRAM (22) shadowed memory, in a decompressed state. Uncompressed code is code that resides inside the ROM in an uncompressed state. This is code that was never compressed.

Shipman, 3:22-28

FIG. 13 is a flow diagram of a BIOS build process that automates compressing and packing components into a final ROM binary image. A list of binary images and associated attributes to include in the final ROM image (1300) and a number of binary image files (1302) are provided to a ROM Packing Utility (1304). The ROM Packing Utility (1304) creates a packed ROM image (1306) and a packing list (1308) that are merged by a merge utility (1310) into a final ROM image (1312) and a packing map (1314) that are stored in the ROM (10) shown in FIG. 1.

Shipman, 3:55-65

Packing List--The Packing List is generated by the Packing Utility and describes all the attributes of the packed ROM image. This list is used by the decompression dispatcher to dispatch components.

Shipman, 4:33-36

Shipman

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 51 of 77

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

Component Dispatching

Components are dispatched through a utility called the decompression dispatcher. There are two types of dispatching supported by the decompression dispatcher, active and passive.

...

When dispatching components the decompression dispatcher works from a Packing List provided in the ROM image by the BIOS build process. To optimize device usage, the binary images that comprise the different components are packed into the final ROM image. The Packing List provides a detailed description of the packing as well as other important pieces of information regarding the types of components that have been packed into the ROM.

Shipman, 5:3-34

Refer to FIG. 3 which is a flow diagram of initializing the decompression dispatcher of FIG. 2. The dispatcher data and executable code is copied (302) from the ROM to the RAM. The dispatcher interrupt vector is installed (304), the memory allocation table is cleared (306) and the component handle table is cleared (308). The compressed BIOS component information in the packing list is fetched from RAM (310). The relocation type field is examined to find what type of relocation is supported, below 1 meg. (312, 314), above 1 meg. (316, 318), or anywhere (320). If the required size is not available (322) allocation error flags are set (324). If the specified load address is not available (326) allocation error flags are set (328).

If the required size is available (322), then the memory allocation table is updated (330). If the end of the component list in the packing list has not been reached (332), then the flow returns to block (310). If the end of the component list in the packing list has been reached (332), then the flow ends (334).

Shipman, 12:17-35

Refer to FIG. 5 which is a flow diagram of how components are dispatched. The dispatcher assumes only one component from a class is being loaded, and hence the count of components is set to 1. The counter is used as an index into the packing list. The component of a class might contain a number of components referenced by a subclass identifier. A check (504) is made to determine if all components of the class are to be loaded. If yes, then the first subclass identifier is fetched

Appendix A19

Invalidity of U.S. Patent 7,181,608 based on Shipman

(506) as described in FIG. 7. If the subclass is found in the packing list (508) then the count of the subclass index counter is incremented (510). If the subclass is not found in the packing list (508), then the count of the subclass index counter is not incremented and the flow proceeds to get packing information for the component indexed by the count of the component counter (512). The procedure next decompresses the component at the index count and places the decompressed Code in RAM (514). The details of block (514) are shown in more detail in FIG. 12. At the end of the decompressing procedure, a check (516) is made to determine if there are more components in this class to decompress. If yes, the component index counter is decremented (518). If no, a check (520) is made to determine if this is the last component actively dispatched or if an option ROM is present. If not, the flow ends (524). If yes, then the return address is adjusted to execute the dispatched component (522).

Shipman, 12:49-13:7

Refer to FIG. 12 which is a flow diagram of the procedure for getting a specified component transferred and stored in RAM in an uncompressed and executable state.

A RAM memory block large enough to hold the specified component is found (1202) and allocated. After the memory space is allocated (1204), the size field in the packing list is accessed to get the size information (1206). The compressed and decompressed size information is obtained from the packing list entry (1206). The Compressed Size field specifies the amount of space (in bytes) consumed by a component when it is in the ROM image. Uninitialized Data components use this field to specify the maximum amount of memory required and that they be aligned on a 64K boundary. The Decompressed Size field specifies the amount of space (in bytes) consumed by a component after it has been decompressed and dispatched. As described earlier, components that are placed in the ROM uncompressed have identical Compressed and Decompressed sizes. Uninitialized Data components specify this field to be identical to the Compressed Size field.

If the component is not compressed, then the component is copied (1212) to RAM from the non-volatile storage device used to store the compressed or uncompressed BIOS code. If the component is compressed, then the component is decompressed (1210), stored in an uncompressed state in the shadowed memory portion of RAM, and the procedure stops (1216).

Shipman, 14:15-41

Shipman

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 53 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

See also Shipman, Figs. 1-13

Shipman

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 54 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Shipman, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Shipman

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 55 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Shipman, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Shipman discloses this limitation:

See Claims 1.3 and 1.4 above.

In IBM compatible personal computers a set of programs called basic input/output system (BIOS) are encoded in read-only memory (ROM). The BIOS facilitates the transfer of data and instructions between a central processing unit (CPU) and peripheral devices such as disk drives. Computer systems are designed to perform functional tests of the BIOS every time the computer is turned on. When the computer is turned on, BIOS is copied to an area of random access memory (RAM) set aside for it. Since a RAM is much faster acting than a ROM, accessing the BIOS code from RAM results in much faster initialization of the computer.

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Shipman, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Shipman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1.3, 1.4, and 15 above.</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Shipman, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Shipman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

22.1 maintaining a list of boot data used for booting a computer system;.	Shipman, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

22.2 initializing a central processing unit of the computer system;	Shipman, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Shipman, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Shipman, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtme contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Shipman

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 64 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Shipman, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Shipman, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Shipman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

27.1 a boot device..	Shipman, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

27.2 a processor..	Shipman, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

27.3 cache memory; and.	Shipman, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

27.4 non-volatile memory for storing logic code for use by the processor,..	Shipman, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Shipman, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Shipman, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Shipman, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Shipman, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above</i></p>	

Shipman

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 75 of 77

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Shipman, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A19
Invalidity of U.S. Patent 7,181,608 based on Shipman

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Shipman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Shipman discloses this limitation:</p> <p><i>See Claims 16 and 27 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

U.S. Patent No. 5,860,083 to Sukegawa (“Sukegawa”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

In addition, Apple incorporates by reference, as if set forth fully herein, all arguments related to Sukegawa in pending inter partes review petitions IPR2016-1365, IPR2016-01366, IPR2016-01737, and IPR2016-01738.

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Sukegawa, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Sukegawa discloses this claim limitation:




FIG. 1

Sukegawa, Fig. 1. *See also* Sukegawa, 5:14-6:17, 6:19-58, 7:28-55.

Sukegawa

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this claim limitation:</p> <p style="padding-left: 40px;">“The host system 4 refers to a computer body comprising a CPU of the computer system, a main memory storing the OS and an application program (AP), and other various structural elements. The controller 3 is provided between the host system 4 and the storage units 1 and 2. The controller 3 controls the flash memory unit 1 and HDD 2, as an integrated storage system, in accordance with access requests (read/write commands) issued from the host system 4 to the HDD.”</p> <p>Sukegawa, 4:22-30.</p> <p style="padding-left: 40px;">“According to this system, for example, control information necessary for starting an application program (AP) and an OS, which are frequently used, is stored in the first storage area. Thus, the storage area of the flash memory can be effectively used in accordance with the function and the condition of use of data.”</p> <p>Sukegawa, 2:65-3:3;</p> <p style="padding-left: 40px;">“(First Modification of the First Embodiment) FIG. 4 is a flow chart illustrating a first modification of the first embodiment. This modification relates to a system having a mode (data storage mode) for storing the control information necessary for starting the OS in the permanent storage area 10A of flash memory unit 1, for example, when the OS of the host system 4 is started in a series of operations from the turn-on of power to the completion of the starting operation.”</p> <p>Sukegawa, 6:18-26.</p> <p style="padding-left: 40px;">“According to the data storage utility program, the control information, which is pre-stored in the HDD 2 and necessary for starting the OS, is</p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

read out and stored in the permanent storage area 10A (steps S16 and S17). The controller 3 transfers to the host system 4 the control information necessary for starting the OS read out from the HDD. Based on the control information, the host system 4 starts the OS.”

Sukegawa, 6:35-42.

“According to this system, when the OS is automatically started by the control information read out from the HDD 2 at the time of turning-on of power, the control information is stored in the permanent storage area 10 used as the cache memory area for the HDD 2. Accordingly, when the OS is started at the time of the next turning-on of power, the control information necessary for starting the OS is read out not from the HDD 2 but from the permanent storage area 10 or cache memory area, and the read-out control information is transferred to the host system 4. Thus, the control information can be accessed from the permanent storage area 10A in the flash memory unit 1 having a higher access speed than the HDD 2. As a result, the OS can be started at higher speed.”

Sukegawa, 6:45-58.

see also Sukegawa 5:1-7:2, 7:28-55, 9:1-10, 10:33-52, 11:7-19, Fig. 1, Fig. 4, Fig. 5.

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this claim limitation:</p> <p style="padding-left: 40px;">“The host system 4 refers to a computer body comprising a CPU of the computer system, a main memory storing the OS and an application program (AP), and other various structural elements. The controller 3 is provided between the host system 4 and the storage units 1 and 2. The controller 3 controls the flash memory unit 1 and HDD 2, as an integrated storage system, in accordance with access requests (read/write commands) issued from the host system 4 to the HDD.”</p> <p>Sukegawa, 4:22-30.</p> <p style="padding-left: 40px;">“(First Modification of the First Embodiment) FIG. 4 is a flow chart illustrating a first modification of the first embodiment. This modification relates to a system having a mode (data storage mode) for storing the control information necessary for starting the OS in the permanent storage area 10A of flash memory unit 1, for example, when the OS of the host system 4 is started in a series of operations from the turn-on of power to the completion of the starting operation.”</p> <p>Sukegawa, 6:18-26.</p> <p style="padding-left: 40px;">“According to the data storage utility program, the control information, which is pre-stored in the HDD 2 and necessary for starting the OS, is read out and stored in the permanent storage area 10A (steps S16 and S17). The controller 3 transfers to the host system 4 the control information necessary for starting the OS read out from the HDD. Based on the control information, the host system 4 starts the OS.”</p> <p>Sukegawa, 6:35-42.</p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

“According to this system, when the OS is automatically started by the control information read out from the HDD 2 at the time of turning-on of power, the control information is stored in the permanent storage area 10 used as the cache memory area for the HDD 2. Accordingly, when the OS is started at the time of the next turning-on of power, the control information necessary for starting the OS is read out not from the HDD 2 but from the permanent storage area 10 or cache memory area, and the read-out control information is transferred to the host system 4. Thus, the control information can be accessed from the permanent storage area 10A in the flash memory unit 1 having a higher access speed than the HDD 2. As a result, the OS can be started at higher speed.”

Sukegawa, 6:45-58.

See also Sukegawa, 6:19-58.

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this claim limitation:</p> <p style="padding-left: 40px;">“(Data Storage System) It is assumed that the data storage system of the present invention is applied to a computer system such as a personal computer. Thus, as shown in FIG. 1, this data storage system has a flash memory unit 1 constituted by a flash EEPROM, a disk drive or an HDD (Hard Disk Drive) 2, and a controller. The controller includes a cache system controller 3 (hereinafter called "controller") for performing a cache function of using the flash memory unit 1 as a cache memory, and a device driver (software) 5 with no cache function.</p> <p style="padding-left: 40px;">The device driver 5 has a function of controlling the flash memory unit 1 under the management of the OS (Operation System) of a host system 4. In this invention, in particular, the device driver 5 performs the access control (to be described later) of a highspeed access area IOB or a specific storage area in the flash memory unit 1. The controller 3 performs data input/output control (including cache operation control) for the flash memory unit 1 and HDD 2 via respective device drivers (i.e. a flash memory driver and a hard disk driver).”</p> <p>Sukegawa, 4:1-21.</p>	

Sukegawa

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A20

Invalidity of U.S. Patent 7,181,608 based on Sukegawa

“The first embodiment relates to a system wherein the permanent storage area 10A of flash memory unit 1 is used as a cache memory area.”

Sukegawa, 5:10-12.

“(First Modification of the First Embodiment)
FIG. 4 is a flow chart illustrating a first modification of the first embodiment. This modification relates to a system having a mode (data storage mode) for storing the control information necessary for starting the OS in the permanent storage area 10A of flash memory unit 1, for example, when the OS of the host system 4 is started in a series of operations from the turn-on of power to the completion of the starting operation.”

Sukegawa, 6:18-26.

“According to the data storage utility program, the control information, which is pre-stored in the HDD 2 and necessary for starting the OS, is read out and stored in the permanent storage area 10A (steps S16 and S17). The controller 3 transfers to the host system 4 the control information necessary for starting the OS read out from the HDD. Based on the control information, the host system 4 starts the OS.”

Sukegawa, 6:35-42.

“According to this system, when the OS is automatically started by the control information read out from the HDD 2 at the time of turning-on of power, the control information is stored in the permanent storage area 10 used as the cache memory area for the HDD 2. Accordingly, when the OS is started at the time of the next turning-on of power, the control information necessary for starting the OS is read out not from the HDD 2 but from the permanent storage area 10 or cache memory area, and the read-out control information is transferred to the host system 4. Thus, the control information can be accessed from the permanent storage area 10A in the flash memory unit 1 having a higher access speed than the HDD 2. As a result, the OS can be started at higher speed.”

Sukegawa, 6:45-58.

“In the system of the present invention, when the host system 4 issues the read command to the HDD 2, the controller 3 determines whether the data to be accessed (e.g. AP control information as mentioned above) is stored in the permanent storage area 10A or non-volatile cache area 10C, which is the cache memory area (or whether the cache

Sukegawa

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 8 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

memory area is "hit") (steps S20 and S21), as shown in FIGS. 5. If the data to be accessed is "hit", the controller 3 reads the data from the permanent storage area 10A or non-volatile cache area 10 and transfers the read-out data to the host system 4 ("YES" in step S21; step S25). On the other hand, if the cache memory area is not "hit", the controller 3 accesses the HDD 2, reads out the data to be accessed and transfers the read-out data to the host system 4. In this case, as described above, if the data to be accessed is the permanent data designated by the user, the controller 3 stores it in the permanent storage area 10A ("NO" in step S21; steps S22 and 23). If the data to be accessed is not the permanent data designated by the user, the controller 3 stores the data in the non-volatile cache area 10C which is used as an ordinary cache memory area ("NO" in step S22; step S24). Thus, the data read out from the HDD 2 is stored at least once in the permanent storage area 10A and nonvolatile cache area 10C in flash memory unit 1. In particular, it is assumed that the non-volatile cache area 10C is used independently by the controller 3 and not directly used by the user's intent."

Sukegawa, 7:28-55

see also Sukegawa 5:1-7:2, 9:1-10, 10:33-52, 11:7-19, Fig 1, Fig. 4, Fig. 5.

Sukegawa

"preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and"

Claim 1.3

Page 9 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Sukegawa discloses this claim limitation:

“(Data Storage System)

It is assumed that the data storage system of the present invention is applied to a computer system such as a personal computer. Thus, as shown in FIG. 1, this data storage system has a flash memory unit 1 constituted by a flash EEPROM, a disk drive or an HDD (Hard Disk Drive) 2, and a controller. The controller includes a cache system controller 3 (hereinafter called "controller") for performing a cache function of using the flash memory unit 1 as a cache memory, and a device driver (software) 5 with no cache function.

The device driver 5 has a function of controlling the flash memory unit 1 under the management of the OS (Operation System) of a host system 4. In this invention, in particular, the device driver 5 performs the access control (to be described later) of a highspeed access area 10B or a specific storage area in the flash memory unit 1. The controller 3 performs data input/output control (including cache operation control) for the flash memory unit 1 and HDD 2 via respective device drivers (i.e. a flash memory driver and a hard disk driver).”

Sukegawa, 4:1-21.

Sukegawa

Claim 2

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

“The first embodiment relates to a system wherein the permanent storage area 10A of flash memory unit 1 is used as a cache memory area.”

Sukegawa, 5:10-12.

“(First Modification of the First Embodiment)
FIG. 4 is a flow chart illustrating a first modification of the first embodiment. This modification relates to a system having a mode (data storage mode) for storing the control information necessary for starting the OS in the permanent storage area 10A of flash memory unit 1, for example, when the OS of the host system 4 is started in a series of operations from the turn-on of power to the completion of the starting operation.”

Sukegawa, 6:18-26.

“According to the data storage utility program, the control information, which is pre-stored in the HDD 2 and necessary for starting the OS, is read out and stored in the permanent storage area 10A (steps S16 and S17). The controller 3 transfers to the host system 4 the control information necessary for starting the OS read out from the HDD. Based on the control information, the host system 4 starts the OS.”

Sukegawa, 6:35-42.

“According to this system, when the OS is automatically started by the control information read out from the HDD 2 at the time of turning-on of power, the control information is stored in the permanent storage area 10 used as the cache memory area for the HDD 2. Accordingly, when the OS is started at the time of the next turning-on of power, the control information necessary for starting the OS is read out not from the HDD 2 but from the permanent storage area 10 or cache memory area, and the read-out control information is transferred to the host system 4. Thus, the control information can be accessed from the permanent storage area 10A in the flash memory unit 1 having a higher access speed than the HDD 2. As a result, the OS can be started at higher speed.”

Sukegawa, 6:45-58.

See also Sukegawa 5:1-7:2, 7:28-55, 9:1-10, 10:33-52, 11:7-19, Fig 1, Fig. 4, Fig. 5.

Sukegawa

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 11 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Sukegawa discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

The first embodiment relates to a system wherein the permanent storage area IOA of flash memory unit 1 is used as a cache memory area. In this embodiment, it is supposed that the user desires to start a frequently used application program (AP) at high speed at all times.

The user starts a data storage utility program of the cache system controller 3 via a user interface provided in the host system 4 (step S1). The data storage utility program reads specified data from the HDD 2 and stores the read data in a specified storage area in the flash memory unit 1. In this case, it is assumed that the user sets the permanent storage area 10A in the flash memory unit 1 as the data storage area, at the time of instructing the start of the data storage utility program (step S2).

Then, the user instructs the host system 4 to start the AP (step S3). The host system 4, upon receiving the AP start instruction, issues a read command to the controller 3 in order to read control information necessary for the start of the AP from the HDD 2.

The controller 3 controls the HDD 2, reads out the control information necessary for the start of the AP and transfers the read-out control information to the host system 4 (step S4). At this time, according to the started-up data storage utility program, the controller 3 stores the AP control information read out from the HDD 2 in the permanent storage area 10A of flash memory unit 1 (step S5). When the AP has been

Sukegawa

Claim 2

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

prepared to start, the data storage utility program is stopped by the instruction from the user ("YES" in step S6; step S7). Through these operations, the control information necessary for starting the AP is stored in the permanent storage area 10A in the flash memory unit 1.

Sukegawa 5:10-40

Sukegawa

"The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof."

Claim 2

Page 13 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Sukegawa discloses this limitation:

See Claims 1.3, and 1.4 above.

See also

It is assumed that the data storage system of the present invention is applied to a computer system such as a personal computer. Thus, as shown in FIG. 1, this data storage system has a flash memory unit 1 constituted by a flash EEPROM, a disk drive or an HDD (Hard Disk Drive) 2, and a controller. The controller includes a cache system controller 3 (hereinafter called "controller") for performing a cache function of using the flash memory unit 1 as a cache memory, and a device driver (software) 5 with no cache function.

The device driver 5 has a function of controlling the flash memory unit 1 under the management of the OS (Operation System) of a host system 4. In this invention, in particular, the device driver 5 performs the access control (to be described later) of a highspeed access area 10B or a specific storage area in the flash memory unit 1. The controller 3 performs data input/output control (including cache operation control) for the flash memory unit 1 and HDD 2 via respective device drivers (i.e. a flash memory driver and a hard disk driver).

Sukegawa 4:1-21

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

4. The method of claim 1, further comprising updating the list of boot data.	Sukegawa, as evidenced by the example citations below, discloses “updating the list of boot data.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Sukegawa discloses this limitation:

See Claim 1.1 above.

See also

“The host system 4 refers to a computer body comprising a CPU of the computer system, a main memory storing the OS and an application program (AP), and other various structural elements. The controller 3 is provided between the host system 4 and the storage units 1 and 2. The controller 3 controls the flash memory unit 1 and HDD 2, as an integrated storage system, in accordance with access requests (read/write commands) issued from the host system 4 to the HDD.”

Sukegawa, 4:22-30.

“According to this system, for example, control information necessary for starting an application program (AP) and an OS, which are frequently used, is stored in the first storage area. Thus, the storage area of the flash memory can be effectively used in accordance with the function and the condition of use of data.”

Sukegawa, 2:65-3:3;

“(First Modification of the First Embodiment)
 FIG. 4 is a flow chart illustrating a first modification of the first embodiment. This modification relates to a system having a mode (data storage mode) for storing the control information necessary for starting the OS in the permanent storage area 10A of flash memory unit 1, for example, when the OS of the host system 4 is started in a series of operations from the turn-on of power to the completion of the starting operation.”

Sukegawa, 6:18-26.

Sukegawa

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

“According to the data storage utility program, the control information, which is pre-stored in the HDD 2 and necessary for starting the OS, is read out and stored in the permanent storage area 10A (steps S16 and S17). The controller 3 transfers to the host system 4 the control information necessary for starting the OS read out from the HDD. Based on the control information, the host system 4 starts the OS.”

Sukegawa, 6:35-42.

“According to this system, when the OS is automatically started by the control information read out from the HDD 2 at the time of turning-on of power, the control information is stored in the permanent storage area 10 used as the cache memory area for the HDD 2. Accordingly, when the OS is started at the time of the next turning-on of power, the control information necessary for starting the OS is read out not from the HDD 2 but from the permanent storage area 10 or cache memory area, and the read-out control information is transferred to the host system 4. Thus, the control information can be accessed from the permanent storage area 10A in the flash memory unit 1 having a higher access speed than the HDD 2. As a result, the OS can be started at higher speed.”

Sukegawa, 6:45-58.

“The permanent storage area 10A and non-volatile cache area 10C function as cache memory areas of the HDD 2. Normally, each time the data in the cache memory area is updated, the updated data is written in the HDD 2. In this embodiment, the user can set the mode of each of the areas 10A and 10C, thereby determining whether or not the updated data should be written in the HDD 2 each time the data is updated.”

Sukegawa, 9:19-29.

See also Sukegawa 5:1-7:2, 7:28-55, 9:1-10, 9:53-10:52, 11:7-19, Fig 1, Fig. 4, Fig. 5

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Sukegawa

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 18 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Sukegawa

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

7.1 a digital signal processor (DSP) or controller;	Sukegawa, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">It is assumed that the data storage system of the present invention is applied to a computer system such as a personal computer. Thus, as shown in FIG. 1, this data storage system has a flash memory unit 1 constituted by a flash EEPROM, a disk drive or an HDD (Hard Disk Drive) 2, and a controller. The controller includes a cache system controller 3 (hereinafter called "controller") for performing a cache function of using the flash memory unit 1 as a cache memory, and a device driver (software) 5 with no cache function.</p> <p style="padding-left: 40px;">The device driver 5 has a function of controlling the flash memory unit 1 under the management of the OS (Operation System) of a host system 4. In this invention, in particular, the device driver 5 performs the access control (to be described later) of a highspeed access area 10B or a specific storage area in the flash memory unit 1. The controller 3 performs data input/output control (including cache operation control) for the flash memory unit 1 and HDD 2 via respective device drivers (i.e. a flash memory driver and a hard disk driver).</p> <p>Sukegawa 4:1-21</p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

7.2 a cache memory device; and;	Sukegawa, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Sukegawa

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 22 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Sukegawa, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Sukegawa

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 24 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Sukegawa discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

See also

The first embodiment relates to a system wherein the permanent storage area IOA of flash memory unit 1 is used as a cache memory area. In this embodiment, it is supposed that the user desires to start a frequently used application program (AP) at high speed at all times.

The user starts a data storage utility program of the cache system controller 3 via a user interface provided in the host system 4 (step S1). The data storage utility program reads specified data from the HDD 2 and stores the read data in a specified storage area in the flash memory unit 1. In this case, it is assumed that the user sets the permanent storage area 10A in the flash memory unit 1 as the data storage area, at the time of instructing the start of the data storage utility program (step S2).

Sukegawa

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

Then, the user instructs the host system 4 to start the AP (step S3). The host system 4, upon receiving the AP start instruction, issues a read command to the controller 3 in order to read control information necessary for the start of the AP from the HDD 2.

The controller 3 controls the HDD 2, reads out the control information necessary for the start of the AP and transfers the read-out control information to the host system 4 (step S4). At this time, according to the started-up data storage utility program, the controller 3 stores the AP control information read out from the HDD 2 in the permanent storage area 10A of flash memory unit 1 (step S5). When the AP has been prepared to start, the data storage utility program is stopped by the instruction from the user ("YES" in step S6; step S7). Through these operations, the control information necessary for starting the AP is stored in the permanent storage area 10A in the flash memory unit 1.

Sukegawa 5:10-40

Sukegawa

"The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data"

Claim 8

Page 26 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

9.1 maintaining a list of application data associated with an application program;	Sukegawa, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See</i> Claims 1.3, 2, and 8 above.</p>	

Sukegawa

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Sukegawa discloses this limitation:

See Claims 1.4, 2, and 8 above.

See also

The first embodiment relates to a system wherein the permanent storage area IOA of flash memory unit 1 is used as a cache memory area. In this embodiment, it is supposed that the user desires to start a frequently used application program (AP) at high speed at all times.

The user starts a data storage utility program of the cache system controller 3 via a user interface provided in the host system 4 (step S1). The data storage utility program reads specified data from the HDD 2 and stores the read data in a specified storage area in the flash memory unit 1. In this case, it is assumed that the user sets the permanent storage area 10A in the flash memory unit 1 as the data storage area, at the time of instructing the start of the data storage utility program (step S2).

Then, the user instructs the host system 4 to start the AP (step S3). The host system 4, upon receiving the AP start instruction, issues a read command to the controller 3 in order to read control information

Sukegawa

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

necessary for the start of the AP from the HDD 2.

The controller 3 controls the HDD 2, reads out the control information necessary for the start of the AP and transfers the read-out control information to the host system 4 (step S4). At this time, according to the started-up data storage utility program, the controller 3 stores the AP control information read out from the HDD 2 in the permanent storage area 10A of flash memory unit 1 (step S5). When the AP has been prepared to start, the data storage utility program is stopped by the instruction from the user ("YES" in step S6; step S7). Through these operations, the control information necessary for starting the AP is stored in the permanent storage area 10A in the flash memory unit 1.

Sukegawa 5:10-40

Sukegawa

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3


Page 30 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Sukegawa discloses this limitation:



Sukegawa, Fig. 1

“(Data Storage System)

It is assumed that the data storage system of the present invention is applied to a computer system such as a personal computer. Thus, as shown in FIG. 1, this data storage system has a flash memory unit 1 constituted by a flash EEPROM, a disk drive or an HDD (Hard Disk Drive) 2, and a controller. The controller includes a cache system

Sukegawa

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

controller 3 (hereinafter called "controller") for performing a cache function of using the flash memory unit 1 as a cache memory, and a device driver (software) 5 with no cache function.

The device driver 5 has a function of controlling the flash memory unit 1 under the management of the OS (Operation System) of a host system 4. In this invention, in particular, the device driver 5 performs the access control (to be described later) of a highspeed access area IOB or a specific storage area in the flash memory unit 1. The controller 3 performs data input/output control (including cache operation control) for the flash memory unit 1 and HDD 2 via respective device drivers (i.e. a flash memory driver and a hard disk driver).”

Sukegawa, 4:1-21.

“The host system 4 refers to a computer body comprising a CPU of the computer system, a main memory storing the OS and an application program (AP), and other various structural elements. The controller 3 is provided between the host system 4 and the storage units 1 and 2. The controller 3 controls the flash memory unit 1 and HDD 2, as an integrated storage system, in accordance with access requests (read/write commands) issued from the host system 4 to the HDD.”

Sukegawa, 4:22-30.

“According to this system, for example, control information necessary for starting an application program (AP) and an OS, which are frequently used, is stored in the first storage area. Thus, the storage area of the flash memory can be effectively used in accordance with the function and the condition of use of data.”

Sukegawa, 2:65-3:3.

“(First Modification of the First Embodiment)
FIG. 4 is a flow chart illustrating a first modification of the first embodiment. This modification relates to a system having a mode (data storage mode) for storing the control information necessary for starting the OS in the permanent storage area IOA of flash memory unit 1, for example, when the OS of the host system 4 is started in a series of operations from the turn-on of power to the completion of the starting operation.”

Sukegawa, 6:18-26.

Sukegawa

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 32 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

“According to the data storage utility program, the control information, which is pre-stored in the HDD 2 and necessary for starting the OS, is read out and stored in the permanent storage area 10A (steps S16 and S17). The controller 3 transfers to the host system 4 the control information necessary for starting the OS read out from the HDD. Based on the control information, the host system 4 starts the OS.”

Sukegawa, 6:35-42.

“According to this system, when the OS is automatically started by the control information read out from the HDD 2 at the time of turning-on of power, the control information is stored in the permanent storage area 10 used as the cache memory area for the HDD 2. Accordingly, when the OS is started at the time of the next turning-on of power, the control information necessary for starting the OS is read out not from the HDD 2 but from the permanent storage area 10 or cache memory area, and the read-out control information is transferred to the host system 4. Thus, the control information can be accessed from the permanent storage area 10A in the flash memory unit 1 having a higher access speed than the HDD 2. As a result, the OS can be started at higher speed.”

Sukegawa, 6:45-58.

see also Sukegawa 5:1-7:2, 7:28-55, 9:1-10, 10:33-52, 11:7-19, Fig. 4, Fig. 5.

Sukegawa

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 33 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Sukegawa discloses this claim limitation:

“(Data Storage System)

It is assumed that the data storage system of the present invention is applied to a computer system such as a personal computer. Thus, as shown in FIG. 1, this data storage system has a flash memory unit 1 constituted by a flash EEPROM, a disk drive or an HDD (Hard Disk Drive) 2, and a controller. The controller includes a cache system controller 3 (hereinafter called "controller") for performing a cache function of using the flash memory unit 1 as a cache memory, and a device driver (software) 5 with no cache function.

The device driver 5 has a function of controlling the flash memory unit 1 under the management of the OS (Operation System) of a host system 4. In this invention, in particular, the device driver 5 performs the access control (to be described later) of a highspeed access area IOB or a specific storage area in the flash memory unit 1. The controller 3 performs data input/output control (including cache operation control) for the flash memory unit 1 and HDD 2 via respective device drivers (i.e. a flash memory driver and a hard disk driver).”

Sukegawa, 4:1-21.

“The first embodiment relates to a system wherein the permanent storage area 10A of flash memory unit 1 is used as a cache memory area.”

Sukegawa, 5:10-12.

“(First Modification of the First Embodiment)

FIG. 4 is a flow chart illustrating a first modification of the first embodiment. This modification relates to a system having a mode (data storage mode) for storing the control information necessary for starting the OS in the permanent storage area IOA of flash memory unit 1, for

Appendix A20

Invalidity of U.S. Patent 7,181,608 based on Sukegawa

example, when the OS of the host system 4 is started in a series of operations from the turn-on of power to the completion of the starting operation.”

Sukegawa, 6:18-26.

“According to the data storage utility program, the control information, which is pre-stored in the HDD 2 and necessary for starting the OS, is read out and stored in the permanent storage area 10A (steps S16 and S17). The controller 3 transfers to the host system 4 the control information necessary for starting the OS read out from the HDD. Based on the control information, the host system 4 starts the OS.”

Sukegawa, 6:35-42.

“According to this system, when the OS is automatically started by the control information read out from the HDD 2 at the time of turning-on of power, the control information is stored in the permanent storage area 10 used as the cache memory area for the HDD 2. Accordingly, when the OS is started at the time of the next turning-on of power, the control information necessary for starting the OS is read out not from the HDD 2 but from the permanent storage area 10 or cache memory area, and the read-out control information is transferred to the host system 4. Thus, the control information can be accessed from the permanent storage area 10A in the flash memory unit 1 having a higher access speed than the HDD 2. As a result, the OS can be started at higher speed.”

Sukegawa, 6:45-58.

“In the system of the present invention, when the host system 4 issues the read command to the HDD 2, the controller 3 determines whether the data to be accessed (e.g. AP control information as mentioned above) is stored in the permanent storage area 10A or non-volatile cache area 10C, which is the cache memory area (or whether the cache memory area is "hit") (steps S20 and S21), as shown in FIGS. 5. If the data to be accessed is "hit", the controller 3 reads the data from the permanent storage area 10A or non-volatile cache area 10 and transfers the read-out data to the host system 4 ("YES" in step S21; step S25). On the other hand, if the cache memory area is not "hit", the controller 3 accesses the HDD 2, reads out the data to be accessed and transfers the read-out data to the host system 4. In this case, as described above, if the data to be accessed is the permanent data designated by the user, the controller 3 stores it in the permanent storage area 10A ("NO" in step S21; steps S22 and 23). If the data to be accessed is not the permanent data designated by the user, the controller 3 stores the data in

Sukegawa

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 35 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

the non-volatile cache area 10C which is used as an ordinary cache memory area ("NO" in step S22; step S24). Thus, the data read out from the HDD 2 is stored at least once in the permanent storage area 10A and nonvolatile cache area 10C in flash memory unit 1. In particular, it is assumed that the non-volatile cache area 10C is used independently by the controller 3 and not directly used by the user's intent."

Sukegawa, 7:28-55

see also Sukegawa 5:1-7:2, 9:1-10, 10:33-52, 11:7-19, Fig 1, Fig. 4, Fig. 5.

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Sukegawa discloses this limitation:

See Claims 10 and 11 above.

Sukegawa

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 37 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Sukegawa discloses this limitation:

See Claims 1.3 and 1.4 above.

See also

“(Data Storage System)

It is assumed that the data storage system of the present invention is applied to a computer system such as a personal computer. Thus, as shown in FIG. 1, this data storage system has a flash memory unit 1 constituted by a flash EEPROM, a disk drive or an HDD (Hard Disk Drive) 2, and a controller. The controller includes a cache system controller 3 (hereinafter called "controller") for performing a cache function of using the flash memory unit 1 as a cache memory, and a device driver (software) 5 with no cache function.

The device driver 5 has a function of controlling the flash memory unit 1 under the management of the OS (Operation System) of a host system 4. In this invention, in particular, the device driver 5 performs the access control (to be described later) of a highspeed access area IOB or a specific storage area in the flash memory unit 1. The controller 3 performs data input/output control (including cache operation control) for the flash memory unit 1 and HDD 2 via respective device drivers (i.e. a flash memory driver and a hard disk driver).”

Sukegawa, 4:1-21.

“According to this system, when the OS is automatically started by the control information read out from the HDD 2 at the time of turning-on of power, the control information is stored in the permanent storage area 10 used as the cache memory area for the HDD 2. Accordingly, when the OS is started at the time of the next turning-on of power, the control information necessary for starting the OS is read out not from the HDD 2 but from the permanent storage area 10 or cache memory area, and the

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

read-out control information is transferred to the host system 4. Thus, the control information can be accessed from the permanent storage area 10A in the flash memory unit 1 having a higher access speed than the HDD 2. As a result, the OS can be started at higher speed.”

Sukegawa, 6:45-58.

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Sukegawa, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 1.3, 1.4, and 15 above.</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Sukegawa, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Sukegawa, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

22.1 maintaining a list of boot data used for booting a computer system;.	Sukegawa, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

22.2 initializing a central processing unit of the computer system;	Sukegawa, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Sukegawa, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Sukegawa discloses this limitation:

See Claim 1.3 above

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
---	--

To the extent that Realtme contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Sukegawa discloses this limitation:

See Claim 1.4 above

Sukegawa

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 47 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Sukegawa

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 48 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See</i> Claims 15 and 22 above</p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Sukegawa

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 50 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

27.1 a boot device..	Sukegawa, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

27.2 a processor..	Sukegawa, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

27.3 cache memory; and.	Sukegawa, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

27.4 non-volatile memory for storing logic code for use by the processor,..	Sukegawa, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system	Sukegawa, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Sukegawa, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Sukegawa, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Sukegawa

“servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit”

Claim 27.7

Page 57 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above</i></p>	

Sukegawa

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 58 of 60

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A20
Invalidity of U.S. Patent 7,181,608 based on Sukegawa

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Sukegawa, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Sukegawa discloses this limitation:</p> <p><i>See Claims 16 and 27 above</i></p>	

Appendix A21

Invalidity of U.S. Patent 7,181,608 based on Surine

U.S. Patent No. 6,212,632 to Surine (“Surine”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Surine, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p style="padding-left: 40px;">“At power-up, boot code stored in the non-volatile memory is executed and begins instantiating the initial operating environment of the embedded computer system. A function pointer table is instantiated in the volatile memory, wherein the function pointer table includes a plurality of entries for a corresponding plurality of instantiated functions, wherein at least one entry is for operating system code stored in the non-volatile memory.”</p> <p>Surine, Abstract.</p> <p style="padding-left: 40px;">“At boot time, or power-up, boot code 202 executes, decompresses compressed code 201 into camera system code 203 and loads camera system code 203 into RAM 102.”</p> <p>Surine, 2:4-7, Fig. 2.</p>	

Surine

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Surine, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p style="padding-left: 40px;">“At power-up, boot code stored in the non-volatile memory is executed and begins instantiating the initial operating environment of the embedded computer system. A function pointer table is instantiated in the volatile memory, wherein the function pointer table includes a plurality of entries for a corresponding plurality of instantiated functions, wherein at least one entry is for operating system code stored in the non-volatile memory.”</p> <p>Surine, Abstract.</p> <p style="padding-left: 40px;">“At power-up, boot code stored in the ROM is executed and begins instantiating the initial operating environment of the embedded system. A function pointer table is instantiated in the RAM. The function pointer table has entries, or function pointers, for each instantiated function such that they can each call each other and pass execution. The function pointer table has entries for functions which are instantiated in ROM and entries for functions which are instantiated in RAM.”</p> <p>Surine, 2:66-3:7.</p> <p style="padding-left: 40px;">“Referring now to FIG. 4, a memory diagram depicting the contents of ROM 310 and RAM 315 is shown. As shown in FIG. 4, ROM 310 stores software including boot code 401, compressed high-use functions 402, and operating system code 403.”</p> <p>Surine, 5:15-19.</p> <p style="padding-left: 40px;">“Function pointer table 510 includes a plurality of entries, or function pointers, which, when called by processing unit 305, redirect program execution to the memory address of a selected routine. The function pointers of function pointer table allow instantiated functions, whether</p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

executing from ROM 310 or RAM 315, to call one another. Initially, the function pointers are initialized to addresses in ROM 310, but after copying to RAM 315, the high-use function pointers are updated to addresses in RAM 315.”

Surine, 6:24-29. *See also* 8:54-56.

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Surine, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p style="padding-left: 40px;">“At power-up, boot code stored in the non-volatile memory is executed and begins instantiating the initial operating environment of the embedded computer system. A function pointer table is instantiated in the volatile memory, wherein the function pointer table includes a plurality of entries for a corresponding plurality of instantiated functions, wherein at least one entry is for operating system code stored in the non-volatile memory.”</p> <p>Surine, Abstract.</p> <p style="padding-left: 40px;">“At power-up, boot code stored in the ROM is executed and begins instantiating the initial operating environment of the embedded system. A function pointer table is instantiated in the RAM. The function pointer table has entries, or function pointers, for each instantiated function such that they can each call each other and pass execution. The function pointer table has entries for functions which are instantiated in ROM and entries for functions which are instantiated in RAM.”</p> <p>Surine, 2:66-3:7.</p> <p style="padding-left: 40px;">“Referring now to FIG. 4, a memory diagram depicting the contents of ROM 310 and RAM 315 is shown. As shown in FIG. 4, ROM 310 stores software including boot code 401, compressed high-use functions 402, and operating system code 403.”</p> <p>Surine, 5:15-19.</p> <p style="padding-left: 40px;">“Function pointer table 510 includes a plurality of entries, or function pointers, which, when called by processing unit 305, redirect program execution to the memory address of a selected routine. The function pointers of function pointer table allow instantiated functions, whether</p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

executing from ROM 310 or RAM 315, to call one another. Initially, the function pointers are initialized to addresses in ROM 310, but after copying to RAM 315, the high-use function pointers are updated to addresses in RAM 315.”

Surine, 6:24-29. *See also* 8:54-56.

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Surine, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p style="padding-left: 40px;">“Typically, as shown in FIG. 2, the camera system code 203 (e.g., operating system software and its associated data structures, resources, etc.) is stored as compressed code 201 in non-volatile ROM 104.”</p> <p>Surine, 2:1-4, Fig. 2.</p> <p style="padding-left: 40px;">“At boot time, or power-up, boot code 202 executes, decompresses compressed code 201 into camera system code 203 and loads camera system code 203 into RAM 102.”</p> <p>Surine, 2:4-7, Fig. 2.</p> <p style="padding-left: 40px;">“Consequently, these digital cameras and other performance-oriented types of embedded system consumer electronic devices transfer a compressed image of their system code from a non-volatile ROM to a faster RAM at power up. The system code then executes from RAM.”</p> <p>Surine, 2:21-25.</p> <p style="padding-left: 40px;">“In accordance with the present invention, a set of high-use functions are decompressed out of ROM and instantiated in RAM using a patch manager.”</p> <p>Surine, 3:7-9.</p>	

Surine

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A21

Invalidity of U.S. Patent 7,181,608 based on Surine

“Referring now to FIG. 4, a memory diagram depicting the contents of ROM 310 and RAM 315 is shown. As shown in FIG. 4, ROM 310 stores software including boot code 401, compressed high-use functions 402, and operating system code 403.”

Surine, 5:15-19.

“Patch manager 405 subsequently executes. Patch manager 405 includes decompression software which decompresses compressed high-use functions 402 and, as described in greater detail in the discussion of FIG. 5 below, loads the resulting decompressed high-use functions 416 into RAM 315.”

Surine, 5:35-40.

“Patch manager 405 then loads the decompressed high-use functions 416 into RAM 315 and updates function pointer table 510 with entries for high-use functions 416.”

Surine: 6:32-34.

Surine

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 8 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Surine, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p style="padding-left: 40px;">“At least one high-use function is decompressed out of the non-volatile memory and instantiated in volatile memory. The function pointer table is updated using a patch manager to incorporate an entry for the high-use function(s). The operating system code is executed from the non-volatile memory while the high-use function is executed from the volatile memory.”</p> <p>Surine, Abstract.</p> <p style="padding-left: 40px;">“At boot time, or power-up, boot code 202 executes, decompresses compressed code 201 into camera system code 203 and loads camera system code 203 into RAM 102.”</p> <p>Surine, 2:4-7, Fig. 2.</p> <p style="padding-left: 40px;">“Consequently, these digital cameras and other performance-oriented types of embedded system consumer electronic devices transfer a compressed image of their system code from a non-volatile ROM to a</p>	

Surine

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A21

Invalidity of U.S. Patent 7,181,608 based on Surine

faster RAM at power up. The system code then executes from RAM.”

Surine, 2:21-25.

“Additionally, the system of the present invention maintains the speed and responsiveness of the device while reducing the amount of RAM used in the device. In comparison to prior art embedded system devices, a device in accordance with the present invention either uses less RAM and is thus less expensive, or runs faster using the same amount of RAM.”

Surine, 2:49-55.

“In accordance with the present invention, a set of high-use functions are decompressed out of ROM and instantiated in RAM using a patch manager.”

Surine, 3:7-9.

“In this embodiment, in addition to instantiating certain high-use functions, a memory configuration manager decompresses new software functions out of ROM, instantiates them in RAM, and updates the function pointer table to link them dynamically, as the capability of the new software functions are needed.”

Surine, 3:27-32.

“Additionally, the system of the present invention maintains the speed and responsiveness of the device while reducing the amount of RAM used in the device. In comparison to prior art embedded system devices, a device in accordance with the present invention either uses less RAM and is thus less expensive, or runs faster using the same amount of RAM.”

Surine, 3:39-45.

“In accordance with the present invention, the size of RAM 315 is minimized by running the majority of the software of embedded system 300 (e.g., boot code 401 and operating system code 403) from ROM 310. However, the overall speed of system 300 is largely maintained by running the most frequently-used software (e.g., high-use functions 416) from RAM 315”

Surine, 5:24-30.

Surine

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 10 of 54

Appendix A21

Invalidity of U.S. Patent 7,181,608 based on Surine

“Patch manager 405 subsequently executes. Patch manager 405 includes decompression software which decompresses compressed high-use functions 402 and, as described in greater detail in the discussion of FIG. 5 below, loads the resulting decompressed high-use functions 416 into RAM 315.”

Surine, 5:35-40.

“Consequently, since RAM 315 is accessed at least three times faster than ROM 310, system 300 runs much faster than a prior art embedded system running the entirety of its operating system code from ROM. The majority of RAM 315 is occupied by capture buffer 414, display buffer 415, and working memory 420. By using a relatively small portion of RAM 315 to run the uncompressed high-use functions 416, the speed of computer system 300 is greatly increased.”

Surine, 5:62-6:3.

“Patch manager 405 then loads the decompressed high-use functions 416 into RAM 315 and updates function pointer table 510 with entries for high-use functions 416.”

Surine, 6:32-34. *See also* Surine, 7:5-43, 8:14-17, 8:36-43.

Surine

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 11 of 54

Appendix A21

Invalidity of U.S. Patent 7,181,608 based on Surine

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Surine, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“Similarly, in addition to extending or modifying functions of operating system code 403, patch manager 405 can extend the functionality of any software application which executes on embedded system 300.”</p> <p>Surine, 6:59-62.</p> <p style="padding-left: 40px;">“After boot and system instantiation is complete, application code uses an available block of memory within RAM 315 to use as a display buffer 751, working memory 752, and a capture buffer 753.”</p> <p>Surine, 7:55-58.</p> <p style="padding-left: 40px;">“In step 807, the initial software environment for embedded system 300 is set up by an application. For example, a first executed application (e.g., the default application code which executes after power-up) uses a block of available memory of RAM 315 for capture buffers, display buffers, working memory, and other software data structures which need to be instantiated in the writeable address space of RAM 314.”</p> <p>Surine, 8:63-9:3.</p>	

Surine

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 12 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Surine, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Surine

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 13 of 54

Appendix A21

Invalidity of U.S. Patent 7,181,608 based on Surine

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Surine, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p><i>See also</i></p> <p style="padding-left: 40px;">“At least one high-use function is decompressed out of the non-volatile memory and instantiated in volatile memory. The function pointer table is updated using a patch manager to incorporate an entry for the high-use function(s). The operating system code is executed from the non-volatile memory while the high-use function is executed from the volatile memory.”</p> <p>Surine, Abstract.</p> <p style="padding-left: 40px;">“The patch manager subsequently updates the function pointer table to incorporate an entry for the high-use functions, thereby linking the high-use functions with the rest of the instantiated functions.”</p> <p>Surine, 3:15-18.</p> <p style="padding-left: 40px;">“Patch manager 405 then loads the decompressed high-use functions 416 into RAM 315 and updates function pointer table 510 with entries for high-use functions 416.”</p> <p>Surine: 6:32-34.</p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.

Surine, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Surine discloses this limitation:

See Claims 1 and 4 above.

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Surine, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Surine

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 16 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Surine, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Surine

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

7.1 a digital signal processor (DSP) or controller;	Surine, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.2, 1.3, and 1.4 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

7.2 a cache memory device; and;	Surine, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Surine, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Surine

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 20 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Surine, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Surine, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Surine

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 22 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Surine, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Surine discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“Similarly, in addition to extending or modifying functions of operating system code 403, patch manager 405 can extend the functionality of any software application which executes on embedded system 300.”

Surine, 6:59-62.

“After boot and system instantiation is complete, application code uses an available block of memory within RAM 315 to use as a display buffer 751, working memory 752, and a capture buffer 753.”

Surine, 7:55-58.

“In step 807, the initial software environment for embedded system 300 is set up by an application. For example, a first executed application

Surine

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

(e.g., the default application code which executes after power-up) uses a block of available memory of RAM 315 for capture buffers, display buffers, working memory, and other software data structures which need to be instantiated in the writeable address space of RAM 314.”

Surine, 8:63-9:3.

Surine

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 24 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

9.1 maintaining a list of application data associated with an application program;	Surine, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Surine, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Surine

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 26 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Surine, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Surine discloses this limitation:

See Claims 1.4, 2, and 8 above.

See also

“Similarly, in addition to extending or modifying functions of operating system code 403, patch manager 405 can extend the functionality of any software application which executes on embedded system 300.”

Surine, 6:59-62.

“After boot and system instantiation is complete, application code uses an available block of memory within RAM 315 to use as a display buffer 751, working memory 752, and a capture buffer 753.”

Surine, 7:55-58.

“In step 807, the initial software environment for embedded system 300 is set up by an application. For example, a first executed application (e.g., the default application code which executes after power-up) uses a block of available memory of RAM 315 for capture buffers, display

Surine

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

buffers, working memory, and other software data structures which need to be instantiated in the writeable address space of RAM 314.”

Surine, 8:63-9:3.

Surine

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 28 of 54

Appendix A21

Invalidity of U.S. Patent 7,181,608 based on Surine

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Surine, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Surine discloses this limitation:

“At power-up, boot code stored in the non-volatile memory is executed and begins instantiating the initial operating environment of the embedded computer system. A function pointer table is instantiated in the volatile memory, wherein the function pointer table includes a plurality of entries for a corresponding plurality of instantiated functions, wherein at least one entry is for operating system code stored in the non-volatile memory.”

Surine, Abstract.

“At power-up, boot code stored in the ROM is executed and begins instantiating the initial operating environment of the embedded system. A function pointer table is instantiated in the RAM. The function pointer table has entries, or function pointers, for each instantiated function such that they can each call each other and pass execution. The function pointer table has entries for functions which are instantiated in ROM and entries for functions which are instantiated in RAM.”

Surine, 2:66-3:7.

“Referring now to FIG. 4, a memory diagram depicting the contents of ROM 310 and RAM 315 is shown. As shown in FIG. 4, ROM 310 stores software including boot code 401, compressed high-use functions 402, and operating system code 403.”

Surine, 5:15-19.

Surine

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

“Function pointer table 510 includes a plurality of entries, or function pointers, which, when called by processing unit 305, redirect program execution to the memory address of a selected routine. The function pointers of function pointer table allow instantiated functions, whether executing from ROM 310 or RAM 315, to call one another. Initially, the function pointers are initialized to addresses in ROM 310, but after copying to RAM 315, the high-use function pointers are updated to addresses in RAM 315.”

Surine, 6:24-29. *See also* Surine, 7:5-21, 8:54-56.

Surine

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 30 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Surine, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p style="padding-left: 40px;">“At least one high-use function is decompressed out of the non-volatile memory and instantiated in volatile memory. The function pointer table is updated using a patch manager to incorporate an entry for the high-use function(s). The operating system code is executed from the non-volatile memory while the high-use function is executed from the volatile memory.”</p> <p>Surine, Abstract.</p> <p style="padding-left: 40px;">“In accordance with the present invention, a set of high-use functions are decompressed out of ROM and instantiated in RAM using a patch manager.”</p> <p>Surine, 3:7-9. <i>See also</i> 8:14-17, 8:36-43.</p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Surine, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Surine

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 32 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Surine, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Surine, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Surine, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p style="padding-left: 40px;">“Patch manager 405 includes decompression software which decompresses compressed high-use functions 402 and, as described in greater detail in the discussion of FIG. 5 below, loads the resulting decompressed high-use functions 416 into RAM 315. This is shown by arrow 410.”</p> <p>Surine, 5:36-41.</p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Surine, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Surine, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

22.1 maintaining a list of boot data used for booting a computer system;.	Surine, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

22.2 initializing a central processing unit of the computer system;	Surine, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;</p>	<p>Surine, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Surine

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 40 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Surine, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Surine

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 41 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Surine, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Surine

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 42 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Surine, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Surine

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 43 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Surine, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 16 and 22 above.</i></p>	

Surine

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 44 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

27.1 a boot device..	Surine, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

27.2 a processor..	Surine, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

27.3 cache memory; and.	Surine, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

27.4 non-volatile memory for storing logic code for use by the processor,..	Surine, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Surine, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Surine, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Surine, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Surine, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Surine

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 52 of 54

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Surine, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A21
Invalidity of U.S. Patent 7,181,608 based on Surine

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Surine, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Surine discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Surine

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 54 of 54

Appendix A22

Invalidity of U.S. Patent 7,181,608 based on Teoman

U.S. Patent No. 6,370,614 Teoman (“Teoman”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Teoman, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p style="padding-left: 40px;">“In one embodiment, the user-cache is non-volatile and large enough to hold several hundred megabytes worth of data. Consequently, by configuring the user-cache to store program code and configuration information used for computer system startup, the user-cache may be used as a boot source to provide much faster system boot up than can be achieved by booting out of mass storage media such as disk or tape.”</p> <p>Teoman, 3:10-17. <i>See also</i> Teoman, 3:18-45.</p> <p style="padding-left: 40px;">“According to one embodiment, the user cache 25 includes boot firmware 66 for storing program code that is used to support operation of the user cache at system startup.”</p> <p>Teoman, 7:50-52.</p> <p style="padding-left: 40px;">“The user interface 123 also permits the user to configure the computer system to use the user cache as a boot device, meaning that the user cache will be treated as a source of boot software at system startup. In one embodiment, if the user enables the “Use as a boot device” option, the user cache manager process prompts the user to specify the logical drive that is ordinarily the source of boot software. The user cache manager software responds by interacting with the BIOS configuration to treat the user-cache as the user-specified logical drive and thereby to boot out of the user-cache at system startup.”</p> <p>Teoman, 13:29-39.</p> <p style="padding-left: 40px;">“In another embodiment, boot program code in the user cache firmware is executed to redirect boot time I/O requests before the operating system is loaded. In this way, boot time I/O requests are redirected to the user</p>	

Teoman

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

cache, making the user cache operable as a source of boot files during the entire boot sequence.”

Teoman, 13:46-51.

“In yet another embodiment for using the user cache to support system startup, before the OS boot sequence is begun, boot program code in the user cache firmware is executed to notify the system BIOS that the user cache is a bootable mass storage device. Also, when executed, the boot program code loads software into system memory for operating the user cache as a bootable mass storage device. In this embodiment, the user selects the user cache as the boot device in the system BIOS settings. Then, during the boot sequence, the operating system accesses boot up files in the user cache.”

Teoman, 13:52-62.

Teoman

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Teoman, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p style="padding-left: 40px;">“According to one embodiment, the user cache 25 includes boot firmware 66 for storing program code that is used to support operation of the user cache at system startup.”</p> <p>Teoman, 7:50-52.</p> <p style="padding-left: 40px;">“In another embodiment, boot program code in the user cache firmware is executed to redirect boot time I/O requests before the operating system is loaded. In this way, boot time I/O requests are redirected to the user cache, making the user cache operable as a source of boot files during the entire boot sequence.”</p> <p>Teoman, 13:46-51.</p> <p style="padding-left: 40px;">“In yet another embodiment for using the user cache to support system startup, before the OS boot sequence is begun, boot program code in the user cache firmware is executed to notify the system BIOS that the user cache is a bootable mass storage device. Also, when executed, the boot program code loads software into system memory for operating the user cache as a bootable mass storage device. In this embodiment, the user selects the user cache as the boot device in the system BIOS settings. Then, during the boot sequence, the operating system accesses boot up files in the user cache.”</p> <p>Teoman, 13:52-62.</p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Teoman, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p style="padding-left: 40px;">“The program code is returned to the bus interface circuitry 61 which outputs it to the expansion bus where it is routed to its ultimate destination (e.g., the processor used to execute system boot code).”</p> <p>Teoman, 7:61-64.</p> <p style="padding-left: 40px;">“Still referring to FIG. 1, the processing unit 12 includes one or more processors that fetch program code from system memory 16 and execute the code to operate on data and to read and Write data to the system memory 16 and to the I/O devices on the expansion bus 18.”</p> <p>Teoman, 4:8-12.</p> <p style="padding-left: 40px;">“In another embodiment, boot program code in the user cache firmware is executed to redirect boot time I/O requests before the operating system is loaded. In this way, boot time I/O requests are redirected to the user cache, making the user cache operable as a source of boot files during the entire boot sequence.”</p> <p>Teoman, 13:46-51.</p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Teoman, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p style="padding-left: 40px;">“When an I/O request 40 to access the mass storage 46 is issued (e.g., a file read or write request issued in the course of executing an application program), the I/O request 40 is first applied to the OS cache maintained in system memory 16. If the I/O request 40 hits the OS cache (i.e., the data sought to be accessed is cached in the OS cache), the access is performed in the OS cache. If the I/O request 40 is a read request, the data is returned to the requestor. If the I/O request 40 does not hit the OS cache, the I/O request 40 is redirected from the mass storage 46 to the user cache 25 by software mechanisms described below. If the I/O request 40 hits the user cache 25, the access is performed in the user cache 25 without having to access the mass storage 46, thereby substantially reducing the overall access time. Also, because the user cache 25 is significantly larger than the OS cache and supports data preloading (discussed below), much higher hit rates can be achieved in the user cache than in the OS cache.”</p> <p>Teoman, 4:57-5:7. <i>See also</i> Teoman, 5:16-20, 5:48-51.</p> <p style="padding-left: 40px;">“According to one embodiment, the user cache 25 includes boot firmware 66 for storing program code that is used to support operation of the user cache at system startup.”</p> <p>Teoman, 7:50-52.</p> <p style="padding-left: 40px;">“In general, there are two types of storage operations that take place in</p>	

Teoman

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

the user cache: preloading and responsive caching. Responsive caching refers to the storage of data in the user cache in response to I/O requests from application processes. In a preload operation, by contrast, data is retrieved from mass storage and stored in the user cache before being requested for use in an application process.”

Teoman, 9:24-31. *See also* Teoman, 9:31-44, 10:40-60.

“The user interface 123 also permits the user to configure the computer system to use the user cache as a boot device, meaning that the user cache will be treated as a source of boot software at system startup. In one embodiment, if the user enables the “Use as a boot device” option, the user cache manager process prompts the user to specify the logical drive that is ordinarily the source of boot software. The user cache manager software responds by interacting with the BIOS configuration to treat the user-cache as the user-specified logical drive and thereby to boot out of the user-cache at system startup.”

Teoman, 13:29-39.

“In another embodiment, the user cache driver is loaded very early in the OS boot sequence and is operable for most of the sequence. Most operating systems support loading device drivers early in the boot sequence so that, in most cases, this mode of operation requires no special hardware or software support.”

Teoman, 13:40-45.

“In yet another embodiment for using the user cache to support system startup, before the OS boot sequence is begun, boot program code in the user cache firmware is executed to notify the system BIOS that the user cache is a bootable mass storage device. Also, when executed, the boot program code loads software into system memory for operating the user cache as a bootable mass storage device. In this embodiment, the user selects the user cache as the boot device in the system BIOS settings. Then, during the boot sequence, the operating system accesses boot up files in the user cache.”

Teoman, 13:52-62.

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Teoman, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p style="padding-left: 40px;">“When an I/O request 40 to access the mass storage 46 is issued (e.g., a file read or write request issued in the course of executing an application program), the I/O request 40 is first applied to the OS cache maintained in system memory 16. If the I/O request 40 hits the OS cache (i.e., the data sought to be accessed is cached in the OS cache), the access is performed in the OS cache. If the I/O request 40 is a read request, the data is returned to the requestor. If the I/O request 40 does not hit the OS cache, the I/O request 40 is redirected from the mass storage 46 to the user cache 25 by software mechanisms described below. If the I/O request 40 hits the user cache 25, the access is performed in the user cache 25 without having to access the mass storage 46, thereby substantially reducing the overall access time. Also, because the user cache 25 is significantly larger than the OS cache and supports data preloading (discussed below), much higher hit rates can be achieved in the user cache than in the OS cache.”</p> <p>Teoman, 4:57-5:7. <i>See also</i> Teoman, 5:16-20, 5:48-51.</p> <p style="text-align: center;">“After a user has specified a set of commanded preload parameters, the</p>	

Teoman

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

user cache manager 90 responds by generating I/O requests to retrieve the data identified by the preload parameters from mass storage 46”

Teoman, 9:56-59.

“In yet another embodiment for using the user cache to support system startup, before the OS boot sequence is begun, boot program code in the user cache firmware is executed to notify the system BIOS that the user cache is a bootable mass storage device. Also, when executed, the boot program code loads software into system memory for operating the user cache as a bootable mass storage device. In this embodiment, the user selects the user cache as the boot device in the system BIOS settings. Then, during the boot sequence, the operating system accesses boot up files in the user cache.”

Teoman, 13:52-62.

Teoman

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 9 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Teoman, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Teoman discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.


See also

Teoman

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman



Teoman, Fig. 10.

“In another embodiment, an application program called a user cache manager is executed to receive user preferences as to what data to store and not to store in the user cache.”

Teoman, 3:18-20.

“The program code in the system memory 16 includes operating system (OS) program code 30, application program code 34 and device driver program code 32. The application program code 34 is executed by the processing unit 12 to implement application processes which, in turn, invoke operating system services to display user-interfaces, operate on user-input and access user-specified data.”

Teoman, 4:16-22.

Teoman

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

“For example, when an application process invokes an operating system service to perform I/O to a device attached to the expansion bus 18, the operating system 30 invokes a standard routine Within the appropriate device driver 32 to carry out the requested I/O.”

Teoman, 4:35-40.

“When an I/O request 40 to access the mass storage 46 is issued (e.g., a ?le read or write request issued in the course of executing an application program), the I/O request 40 is first applied to the OS cache maintained in system memory 16.”

Teoman, 4:57-61.

Teoman

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 12 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Teoman, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Teoman discloses this limitation:

See Claims 1.3, and 1.4 above.

See also

“The expansion bus 18 supports connection of a number of I/O devices including a self-buffered disk drive controller 20 and its associated disk drive 26, a non-buffered disk drive controller 22 and its associated disk drive 28, a network access device 24 such as a modem or local/Wide area network communications card and a user cache 25.”

Teoman, 3:51-57.

“The user-cache 25 includes bus inter face circuitry 61, a DRAM controller 63 and a plurality of rows (1 through N) of DRAM components 68A—68C, 69A—69C, 70A—70C.”

Teoman, 6:16-19.

“The address and control inputs of the DRAM components within a given row are coupled to a common address path and a common control path from the DRAM controller 63.”

Teoman, 6:24-27.

“In one embodiment, the power source selector 67 distinguishes between full system power and trickle power and asserts a sleep signal 81 to the DRAM controller 63 Whenever the user cache is being powered by trickle power or battery power. The DRAM controller 63 responds to the sleep signal 81 by issuing control signals to place the DRAM components of the user cache 25 in reduced power state. In the

Teoman

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

reduced power state, DRAM refresh operations are continued either under control of the DRAM controller 63 or by logic on board the DRAM components themselves. Other logic elements Within the user-cache 25, including the bus interface circuitry 61 and portions of the DRAM controller that operate on access requests from the bus interface circuitry are shut down to save power.”

Teoman, 7:18-32.

Teoman

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 14 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

4. The method of claim 1, further comprising updating the list of boot data.	Teoman, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See</i> Claim 1.1 above.</p> <p style="padding-left: 40px;">“The requested blocks are then passed back to the user cache driver 45 which writes them to the user cache 25 and updates the user cache directory.”</p> <p>Teoman, 10:20-23.</p> <p style="padding-left: 40px;">“After loading data into the user cache 25, the user cache driver 45 updates the user cache directory to indicate the newly cached blocks.”</p> <p>Teoman, 12:50-52.</p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Teoman, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Teoman, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Teoman

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 17 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Teoman, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Teoman

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>7.1 a digital signal processor (DSP) or controller;</p>	<p>Teoman, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The expansion bus 18 supports connection of a number of I/O devices including a self-buffered disk drive controller 20 and its associated disk drive 26, a non-buffered disk drive controller 22 and its associated disk drive 28, a network access device 24 such as a modem or local/Wide area network communications card and a user cache 25.”</p> <p>Teoman, 3:51-57.</p> <p style="padding-left: 40px;">“The user-cache 25 includes bus inter face circuitry 61, a DRAM controller 63 and a plurality of rows (1 through N) of DRAM components 68A—68C, 69A—69C, 70A—70C.”</p> <p>Teoman, 6:16-19.</p> <p style="padding-left: 40px;">“The address and control inputs of the DRAM components within a given row are coupled to a common address path and a common control path from the DRAM controller 63.”</p> <p>Teoman, 6:24-27.</p> <p style="padding-left: 40px;">“In one embodiment, the power source selector 67 distinguishes between full system power and trickle power and asserts a sleep signal 81 to the DRAM controller 63 Whenever the user cache is being powered by trickle power or battery power. The DRAM controller 63 responds to the sleep signal 81 by issuing control signals to place the DRAM components of the user cache 25 in reduced power state. In the reduced power state, DRAM refresh operations are continued either under control of the DRAM controller 63 or by logic on board the</p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

DRAM components themselves. Other logic elements Within the user-cache 25, including the bus interface circuitry 61 and portions of the DRAM controller that operate on access requests from the bus interface circuitry are shut down to save power.”

Teoman, 7:18-32.

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

7.2 a cache memory device; and;	Teoman, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Teoman, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Teoman discloses this limitation:

See Claims 1.1, 1.3, 2, 3, and 7.1 above.

Teoman

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 22 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Teoman, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Teoman, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Teoman

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 24 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Teoman, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Teoman discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.


See also

Teoman

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman



Teoman, Fig. 10.

“In another embodiment, an application program called a user cache manager is executed to receive user preferences as to what data to store and not to store in the user cache.”

Teoman, 3:18-20.

“The program code in the system memory 16 includes operating system (OS) program code 30, application program code 34 and device driver program code 32. The application program code 34 is executed by the processing unit 12 to implement application processes which, in turn, invoke operating system services to display user-interfaces, operate on user-input and access user-specified data.”

Teoman

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 26 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

Teoman, 4:16-22.

“For example, when an application process invokes an operating system service to perform I/O to a device attached to the expansion bus 18, the operating system 30 invokes a standard routine Within the appropriate device driver 32 to carry out the requested I/O.”

Teoman, 4:35-40.

“When an I/O request 40 to access the mass storage 46 is issued (e.g., a read or write request issued in the course of executing an application program), the I/O request 40 is first applied to the OS cache maintained in system memory 16.”

Teoman, 4:57-61.

Teoman

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 27 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

9.1 maintaining a list of application data associated with an application program;	Teoman, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Teoman, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Teoman discloses this limitation:

See Claims 1.3, 2, and 8 above.

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman


<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Teoman, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p>See Claims 1.4, 2, and 8 above.</p> <p>See also <u><i>Look for additional references to application programs</i></u></p>	

Teoman

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman



Teoman, Fig. 10.

“In another embodiment, an application program called a user cache manager is executed to receive user preferences as to what data to store and not to store in the user cache.”

Teoman, 3:18-20.

“The program code in the system memory 16 includes operating system (OS) program code 30, application program code 34 and device driver program code 32. The application program code 34 is executed by the processing unit 12 to implement application processes which, in turn, invoke operating system services to display user-interfaces, operate on user-input and access user-specified data.”

Teoman

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

Teoman, 4:16-22.

“For example, when an application process invokes an operating system service to perform I/O to a device attached to the expansion bus 18, the operating system 30 invokes a standard routine Within the appropriate device driver 32 to carry out the requested I/O.”

Teoman, 4:35-40.

“When an I/O request 40 to access the mass storage 46 is issued (e.g., a ?le read or write request issued in the course of executing an application program), the I/O request 40 is first applied to the OS cache maintained in system memory 16.”

Teoman, 4:57-61.

Teoman

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 32 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Teoman, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See <u>Copy from 936 element 1.1</u></i></p> <p style="padding-left: 40px;">“According to one embodiment, the user cache 25 includes boot firmware 66 for storing program code that is used to support operation of the user cache at system startup.”</p> <p>Teoman, 7:50-52.</p> <p style="padding-left: 40px;">“In yet another embodiment for using the user cache to support system startup, before the OS boot sequence is begun, boot program code in the user cache firmware is executed to notify the system BIOS that the user cache is a bootable mass storage device. Also, when executed, the boot program code loads software into system memory for operating the user cache as a bootable mass storage device. In this embodiment, the user selects the user cache as the boot device in the system BIOS settings. Then, during the boot sequence, the operating system accesses boot up files in the user cache.”</p> <p>Teoman, 13:52-62.</p>	

Teoman

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 33 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

11. The method of claim 1, wherein the decompressing is provided by a data compression engine.	Teoman, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Teoman, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Teoman discloses this limitation:

See Claims 10 and 11 above.

Teoman

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 35 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Teoman, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Teoman discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Teoman, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Teoman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1.3, 1.4, and 15 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Teoman, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Teoman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

22.1 maintaining a list of boot data used for booting a computer system;.	Teoman, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

22.2 initializing a central processing unit of the computer system;.	Teoman, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Teoman, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Teoman, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Teoman

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 44 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Teoman, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Teoman, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Teoman

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 46 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Teoman, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See</i> Claims 16 and 22 above.</p>	

Teoman

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 47 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

27.1 a boot device..	Teoman, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

27.2 a processor..	Teoman, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

27.3 cache memory; and.	Teoman, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

27.4 non-volatile memory for storing logic code for use by the processor,..	Teoman, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Teoman, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Teoman, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Teoman, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Teoman, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Teoman

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 55 of 57

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Teoman, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Teoman discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A22
Invalidity of U.S. Patent 7,181,608 based on Teoman

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Teoman, as evidenced by the example citations below, discloses
“a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Teoman discloses this limitation:

See Claims 16 and 27 above.

Appendix A23

Invalidity of U.S. Patent 7,181,608 based on Vers

German Patent No. DE19721786 to Michael Vers (“Vers”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Vers, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p style="padding-left: 40px;">The method involves placing system software into a non-volatile memory (16) in compressed form. After a reset, the software is copied into the volatile memory (18) and is started there. This is done either after decompression or without decompression, depending on the characteristic element. Data corresponding to changes in the user software prior to voltage drop-out are compressed and stored in the non-volatile memory and after reset are decompressed for regeneration of the data in volatile memory.</p> <p>Vers, Abstract</p> <p style="padding-left: 40px;">From the prior art it is known that, in a data processing apparatus, both the system and the application software is stored in a nonvolatile memory. The system software can run on the one hand directly from the non-volatile memory or on the other hand copied from the nonvolatile memory to the volatile memory and run from this. The start of the system software from non-volatile memory has the disadvantage that either a quicker and thereby more expensive non-volatile memory must be used, or that the system performance is degraded by inserting wait states. At the start of the system software from the volatile memory, a nonvolatile memory full size of the system software must be available, but which is no longer needed after the copying of the system software.</p> <p>Vers, 1</p> <p style="padding-left: 40px;">The invention is based on the problem to provide a method for operating a data processing device in such a way that non-volatile at least consistent performance storage elements with a minimum memory capacity can be used. the problem is inventively solved in that the system software stored in compressed form in the non-volatile memory and to reset in response</p>	

Vers

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

to a flag element either is decompressed and stored in the volatile memory or copied without decompression in the volatile memory and started there and / or that the application software associated, are compressed changes of application software files containing or by instructing from the programming device before power failure and stored in the nonvolatile memory and decompressed when power is restored to regenerate the files in the volatile memories.

Vers, 2

Preferably, a destination address in the volatile memory is in the header in the non-volatile memory, where the system software such as operating system copied or stored decompressed. It is also provided that after decompression or copying of the system software calculated CRC checksum compared with a in a second header in the region of the beginning of the file system software in the volatile memory, and if they match a start routine is started.

Vers, 2

Vers

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Vers, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p style="padding-left: 40px;">The method involves placing system software into a non-volatile memory (16) in compressed form. After a reset, the software is copied into the volatile memory (18) and is started there. This is done either after decompression or without decompression, depending on the characteristic element. Data corresponding to changes in the user software prior to voltage drop-out are compressed and stored in the non-volatile memory and after reset are decompressed for regeneration of the data in volatile memory.</p> <p>Vers, Abstract</p> <p style="padding-left: 40px;">Preferably, a destination address in the volatile memory is in the header in the non-volatile memory, where the system software such as operating system copied or stored decompressed. It is also provided that after decompression or copying of the system software calculated CRC checksum compared with a in a second header in the region of the beginning of the file system software in the volatile memory, and if they match a start routine is started.</p> <p>Vers, 2</p> <p style="padding-left: 40px;">In Fig. 1 the basic construction of a programmable controller is shown with a bus 12 to which a microprocessor 14, non-volatile and volatile memories 16, 18 and one or more peripheral devices 20 are connected. as non-volatile memory 16 preferably flash memory modules are used, which can be written and read, and in contrast to the volatile memory 18 may be retained their content when they are not supplied with operating voltage. Other non-volatile memory such as EPROM and EEPROM can also be used. Preferably as a volatile memory SRAM and / or DRAM's are used. In Fig. 2, the memory map of the nonvolatile memory 16 is shown. According to the invention, that the system software as the</p>	

Appendix A23

Invalidity of U.S. Patent 7,181,608 based on Vers

operating system stored in an initial region 22nd Following the operating system is followed by a free space 24, which is a storage area 26 connects with a reset initialization and a decompression algorithm as executable code. Especially with programmable logic controllers or PLCs can also use the software in the nonvolatile memory is stored in compressed form be.

Vers, 3

By a further storage area 36, the destination address is specified in the volatile memory to which the operating system copies or store decompressed. Finally, the tray of the operating system begins in compressed or transparent form.

Vers, 3

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Vers, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p style="padding-left: 40px;">The method involves placing system software into a non-volatile memory (16) in compressed form. After a reset, the software is copied into the volatile memory (18) and is started there. This is done either after decompression or without decompression, depending on the characteristic element. Data corresponding to changes in the user software prior to voltage drop-out are compressed and stored in the non-volatile memory and after reset are decompressed for regeneration of the data in volatile memory.</p> <p>Vers, Abstract</p> <p style="padding-left: 40px;">Preferably, a destination address in the volatile memory is in the header in the non-volatile memory, where the system software such as operating system copied or stored decompressed. It is also provided that after decompression or copying of the system software calculated CRC checksum compared with a in a second header in the region of the beginning of the file system software in the volatile memory, and if they match a start routine is started.</p> <p>Vers, 2</p> <p style="padding-left: 40px;">In Fig. 1 the basic construction of a programmable controller is shown with a bus 12 to which a microprocessor 14, non-volatile and volatile memories 16, 18 and one or more peripheral devices 20 are connected. as non-volatile memory 16 preferably flash memory modules are used, which can be written and read, and in contrast to the volatile memory 18 may be retained their content when they are not supplied with operating voltage. Other non-volatile memory such as EPROM and EEPROM can also be used. Preferably as a volatile memory SRAM and / or DRAM's are used. In Fig. 2, the memory map of the nonvolatile memory 16 is shown. According to the invention, that the system software as the</p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

operating system stored in an initial region 22nd Following the operating system is followed by a free space 24, which is a storage area 26 connects with a reset initialization and a decompression algorithm as executable code. Especially with programmable logic controllers or PLCs can also use the software in the nonvolatile memory is stored in compressed form be.

Vers, 3

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Vers, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p style="padding-left: 40px;">The method involves placing system software into a non-volatile memory (16) in compressed form. After a reset, the software is copied into the volatile memory (18) and is started there. This is done either after decompression or without decompression, depending on the characteristic element. Data corresponding to changes in the user software prior to voltage drop-out are compressed and stored in the non-volatile memory and after reset are decompressed for regeneration of the data in volatile memory.</p> <p>Vers, Abstract</p> <p style="padding-left: 40px;">The invention is based on the problem to provide a method for operating a data processing device in such a way that non-volatile at least consistent performance storage elements with a minimum memory capacity can be used. the problem is inventively solved in that the system software stored in compressed form in the non-volatile memory and to reset in response to a flag element either is decompressed and stored in the volatile memory or copied without decompression in the volatile memory and started there and / or that the application software associated, are compressed changes of application software files containing or by instructing from the programming device before power failure and stored in the nonvolatile memory and decompressed when power is restored to regenerate the files</p>	

Vers

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Appendix A23

Invalidity of U.S. Patent 7,181,608 based on Vers

in the volatile memories.

Vers, 2

Preferably, a destination address in the volatile memory is in the header in the non-volatile memory, where the system software such as operating system copied or stored decompressed. It is also provided that after decompression or copying of the system software calculated CRC checksum compared with a in a second header in the region of the beginning of the file system software in the volatile memory, and if they match a start routine is started.

Vers, 2

A particularly preferred compressing algorithm is the LZW algorithm used.

Vers, 2

In Fig. 1 the basic construction of a programmable controller is shown with a bus 12 to which a microprocessor 14, non-volatile and volatile memories 16, 18 and one or more peripheral devices 20 are connected. as non-volatile memory 16 preferably flash memory modules are used, which can be written and read, and in contrast to the volatile memory 18 may be retained their content when they are not supplied with operating voltage. Other non-volatile memory such as EPROM and EEPROM can also be used. Preferably as a volatile memory SRAM and / or DRAM's are used. In Fig. 2, the memory map of the nonvolatile memory 16 is shown. According to the invention, that the system software as the operating system stored in an initial region 22nd Following the operating system is followed by a free space 24, which is a storage area 26 connects with a reset initialization and a decompression algorithm as executable code. Especially with programmable logic controllers or PLCs can also use the software in the nonvolatile memory is stored in compressed form be.

Vers, 3

By a further storage area 36, the destination address is specified in the volatile memory to which the operating system copies or store decompressed. Finally, the tray of the operating system begins in compressed or transparent form.

Vers, 3

Vers

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 9 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

To inventively to guarantee the use of non-volatile memories of a minimum memory size is provided that the stored in compressed form in the non-volatile memory operating system during initialization in the volatile memory is loaded. For this purpose it is provided that the non-volatile memory compresses stored operating system, ie, when the flag element the value "ONE" has a function of the marker element, decompressed by a stored in nonvolatile memory uncompressed routine and is stored in the nonvolatile memory. Before the decompression of the operating system a CRC checksum is calculated and compared with the likewise in the header 28 stored in the storage area 30 by means of a checksum stored in the memory area 32 of the first header 28 length information. Is the calculated checksum matches the checksum stored, the process continues with the decompression. Here, the operating system is decompressed without the header 28 and stored decompressed to the stored in the memory area 36 of the header 28 destination address in the volatile memory. Does the marker element the value "zero" on, is the operating system directly, ie without decompression and without header in the volatile memory copied. After decompress or copying of the operating system as previously described a CRC checksum is determined and compared with a in a second header 40 in volatile memory which is present in decompressed form. If the two checksums match, a startup routine of the operating system is started, whose address is also stored in the header 40 in the storage area 46th

Vers, 3-4

Vers

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 10 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Vers, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p style="padding-left: 40px;">The method involves placing system software into a non-volatile memory (16) in compressed form. After a reset, the software is copied into the volatile memory (18) and is started there. This is done either after decompression or without decompression, depending on the characteristic element. Data corresponding to changes in the user software prior to voltage drop-out are compressed and stored in the non-volatile memory and after reset are decompressed for regeneration of the data in volatile memory.</p> <p>Vers, Abstract</p> <p style="padding-left: 40px;">The invention is based on the problem to provide a method for operating a data processing device in such a way that non-volatile at least consistent performance storage elements with a minimum memory capacity can be used. the problem is inventively solved in that the system software stored in compressed form in the non-volatile memory and to reset in response to a flag element either is decompressed and stored in the volatile memory or copied without decompression in the volatile memory and started there and / or that the application software associated, are compressed changes</p>	

Vers

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Appendix A23

Invalidity of U.S. Patent 7,181,608 based on Vers

of application software files containing or by instructing from the programming device before power failure and stored in the nonvolatile memory and decompressed when power is restored to regenerate the files in the volatile memories.

Vers, 2

Preferably, a destination address in the volatile memory is in the header in the non-volatile memory, where the system software such as operating system copied or stored decompressed. It is also provided that after decompression or copying of the system software calculated CRC checksum compared with a in a second header in the region of the beginning of the file system software in the volatile memory, and if they match a start routine is started.

Vers, 2

A particularly preferred compressing algorithm is the LZW algorithm used.

Vers, 2

In Fig. 1 the basic construction of a programmable controller is shown with a bus 12 to which a microprocessor 14, non-volatile and volatile memories 16, 18 and one or more peripheral devices 20 are connected. as non-volatile memory 16 preferably flash memory modules are used, which can be written and read, and in contrast to the volatile memory 18 may be retained their content when they are not supplied with operating voltage. Other non-volatile memory such as EPROM and EEPROM can also be used. Preferably as a volatile memory SRAM and / or DRAM's are used. In Fig. 2, the memory map of the nonvolatile memory 16 is shown. According to the invention, that the system software as the operating system stored in an initial region 22nd Following the operating system is followed by a free space 24, which is a storage area 26 connects with a reset initialization and a decompression algorithm as executable code. Especially with programmable logic controllers or PLCs can also use the software in the nonvolatile memory is stored in compressed form be.

Vers, 3

By a further storage area 36, the destination address is specified in the volatile memory to which the operating system copies or store decompressed. Finally, the tray of the operating system begins in

Vers

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 12 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

compressed or transparent form.

Vers, 3

To inventively to guarantee the use of non-volatile memories of a minimum memory size is provided that the stored in compressed form in the non-volatile memory operating system during initialization in the volatile memory is loaded. For this purpose it is provided that the non-volatile memory compresses stored operating system, ie, when the flag element the value "ONE" has a function of the marker element, decompressed by a stored in nonvolatile memory uncompressed routine and is stored in the nonvolatile memory. Before the decompression of the operating system a CRC checksum is calculated and compared with the likewise in the header 28 stored in the storage area 30 by means of a checksum stored in the memory area 32 of the first header 28 length information. Is the calculated checksum matches the checksum stored, the process continues with the decompression. Here, the operating system is decompressed without the header 28 and stored decompressed to the stored in the memory area 36 of the header 28 destination address in the volatile memory. Does the marker element the value "zero" on, is the operating system directly, ie without decompression and without header in the volatile memory copied. After decompress or copying of the operating system as previously described a CRC checksum is determined and compared with a in a second header 40 in volatile memory which is present in decompressed form. If the two checksums match, a startup routine of the operating system is started, whose address is also stored in the header 40 in the storage area 46th

Vers, 3-4

Vers

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 13 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Vers, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Vers discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

The invention relates to a method for operating a data processing device, in particular automation device, with volatile and non-volatile memories, said system and / or application software is copied from non-volatile to a volatile memory.

Vers, 1

From the prior art it is known that in a data processing device, both the system and the application software is stored in a nonvolatile memory. The system software can run directly on the one hand from the non-volatile memory or on the other hand copies of the non-volatile memory to the volatile memory and run from this. The start of the system software from non-volatile memory has the disadvantage that either a quicker and thereby more expensive non-volatile memory must be used, or that the system power is discontinued by inserting wait states ago. At the start of the system software from the volatile memory non-volatile memory must be in full size of the system software, however, is no longer needed after copying the system software.

Vers, 1

The problem is inventively achieved in that the system software stored compression form in the in the non-volatile memory after reset depending

Vers

Claim 2

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

on a flag element either is decompressed and stored in the volatile memory or copied without decompression in the volatile memory and started there and / or that the application software associated, are compressed files containing changes the user software or by appointment by the programmer before power failure and stored in non-volatile memory and decompressed when power is restored to regenerate the files in the volatile memories.

Vers 2

In particular, programmable logic controllers or PLCs can be stored in non-volatile memory in compressed form and application software.

Vers, 3

Vers

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 15 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Vers, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">In particular, programmable logic controllers or PLCs can be stored in non-volatile memory in compressed form and application software.</p> <p>Vers, 3</p> <p style="padding-left: 40px;">To not use volatile memory with a small storage capacity possible is, the invention proposes that an art compression routine at Beauf transfer compressed by a programmer the latch and the HEAP a memory management and stored in the nonvolatile memory 16 and when the PLC again is turned on, a Dekomprimerroutine is activated, which regenerates the signal memory, and the entire heap of memory management of the nonvolatile memory to the volatile memory. Stay All online changes obtained so that a further change of user program when Spannungsaus case can be avoided. In addition, while minimizing the hardware expense, the functionality of the programmable controller expanded.</p> <p>Vers 4</p>	

Vers

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

4. The method of claim 1, further comprising updating the list of boot data.	Vers, as evidenced by the example citations below, discloses “updating the list of boot data.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Vers discloses this limitation:

See Claim 1.1 above.

See also

The method involves placing system software into a non-volatile memory (16) in compressed form. After a reset, the software is copied into the volatile memory (18) and is started there. This is done either after decompression or without decompression, depending on the characteristic element. Data corresponding to changes in the user software prior to voltage drop-out are compressed and stored in the non-volatile memory and after reset are decompressed for regeneration of the data in volatile memory.

Vers, Abstract

Preferably, a destination address in the volatile memory is in the header in the non-volatile memory, where the system software such as operating system copied or stored decompressed. It is also provided that after decompression or copying of the system software calculated CRC checksum compared with a in a second header in the region of the beginning of the file system software in the volatile memory, and if they match a start routine is started.

Vers, 2

In Fig. 1 the basic construction of a programmable controller is shown with a bus 12 to which a microprocessor 14, non-volatile and volatile memories 16, 18 and one or more peripheral devices 20 are connected. as non-volatile memory 16 preferably flash memory modules are used, which can be written and read, and in contrast to the volatile memory 18 may be retained their content when they are not supplied with operating voltage. Other non-volatile memory such as EPROM and EEPROM can also be used. Preferably as a volatile memory SRAM and / or DRAM's

Vers

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

are used. In Fig. 2, the memory map of the nonvolatile memory 16 is shown. According to the invention, that the system software as the operating system stored in an initial region 22nd Following the operating system is followed by a free space 24, which is a storage area 26 connects with a reset initialization and a decompression algorithm as executable code. Especially with programmable logic controllers or PLCs can also use the software in the nonvolatile memory is stored in compressed form be.

Vers, 3

By a further storage area 36, the destination address is specified in the volatile memory to which the operating system copies or store decompressed. Finally, the tray of the operating system begins in compressed or transparent form.

Vers, 3

If a user software from the volatile memory operates 18 may at any time provide the required memory locations for storing online modifications available memory management. For an online modified user program is again even with reclosing of the automation device in the previously amended version is available, it must be stored before switching off the automation device in the non-volatile memory, so that all previous changes and variable initialization are stored.

Vers, 4

Vers

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 18 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Vers, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Vers

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 19 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Vers, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Vers

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 20 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Vers, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Vers

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Page 21 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>7.1 a digital signal processor (DSP) or controller;</p>	<p>Vers, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">In particular, programmable logic controllers or PLCs can be stored in non-volatile memory in compressed form and application software.</p> <p>Vers, 3</p> <p style="padding-left: 40px;">To not use volatile memory with a small storage capacity possible is, the invention proposes that an art compression routine at Beauf transfer compressed by a programmer the latch and the HEAP a memory management and stored in the nonvolatile memory 16 and when the PLC again is turned on, a Dekomprimerroutine is activated, which regenerates the signal memory, and the entire heap of memory management of the nonvolatile memory to the volatile memory. Stay All online changes obtained so that a further change of user program when Spannungsaus case can be avoided. In addition, while minimizing the hardware expense, the functionality of the programmable controller expanded.</p> <p>Vers 4</p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

7.2 a cache memory device; and;	Vers, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Vers, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Vers

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 24 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Vers, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Vers, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Vers

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 26 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Vers, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Vers discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

The invention relates to a method for operating a data processing device, in particular automation device, with volatile and non-volatile memories, said system and / or application software is copied from non-volatile to a volatile memory.

Vers, 1

From the prior art it is known that in a data processing device, both the system and the application software is stored in a nonvolatile memory. The system software can run directly on the one hand from the non-volatile memory or on the other hand copies of the non-volatile memory to the volatile memory and run from this. The start of the system software from non-volatile memory has the disadvantage that either a quicker and thereby more expensive non-volatile memory must be used, or that the

Vers

Claim 8

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

system power is discontinued by inserting wait states ago. At the start of the system software from the volatile memory non-volatile memory must be in full size of the system software, however, is no longer needed after copying the system software.

Vers, 1

The problem is inventively achieved in that the system software stored compression form in the in the non-volatile memory after reset depending on a flag element either is decompressed and stored in the volatile memory or copied without decompression in the volatile memory and started there and / or that the application software associated, are compressed files containing changes the user software or by appointment by the programmer before power failure and stored in non-volatile memory and decompressed when power is restored to regenerate the files in the volatile memories.

Vers 2

In particular, programmable logic controllers or PLCs can be stored in non-volatile memory in compressed form and application software.

Vers, 3

Vers

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 28 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

9.1 maintaining a list of application data associated with an application program;	Vers, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See</i> Claims 1.1, 2, and 8 above.</p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Vers, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See</i> Claims 1.3, 2, and 8 above.</p>	

Vers

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Vers, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">The invention relates to a method for operating a data processing device, in particular automation device, with volatile and non-volatile memories, said system and / or application software is copied from non-volatile to a volatile memory.</p> <p>Vers, 1</p> <p style="padding-left: 40px;">From the prior art it is known that in a data processing device, both the system and the application software is stored in a nonvolatile memory. The system software can run directly on the one hand from the non-volatile memory or on the other hand copies of the non-volatile memory to the volatile memory and run from this. The start of the system software from non-volatile memory has the disadvantage that either a quicker and thereby more expensive non-volatile memory must be used, or that the system power is discontinued by inserting wait states ago. At the start of the system software from the volatile memory non-volatile memory must</p>	

Vers

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 31 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

be in full size of the system software, however, is no longer needed after copying the system software.

Vers, 1

The problem is inventively achieved in that the system software stored in compression form in the non-volatile memory after reset depending on a flag element either is decompressed and stored in the volatile memory or copied without decompression in the volatile memory and started there and / or that the application software associated, are compressed files containing changes the user software or by appointment by the programmer before power failure and stored in non-volatile memory and decompressed when power is restored to regenerate the files in the volatile memories.

Vers 2

In particular, programmable logic controllers or PLCs can be stored in non-volatile memory in compressed form and application software.

Vers, 3

Vers

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 32 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Vers, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Vers discloses this limitation:

The method involves placing system software into a non-volatile memory (16) in compressed form. After a reset, the software is copied into the volatile memory (18) and is started there. This is done either after decompression or without decompression, depending on the characteristic element. Data corresponding to changes in the user software prior to voltage drop-out are compressed and stored in the non-volatile memory and after reset are decompressed for regeneration of the data in volatile memory.

Vers, Abstract

The invention is based on the problem to provide a method for operating a data processing device in such a way that non-volatile at least consistent performance storage elements with a minimum memory capacity can be used. the problem is inventively solved in that the system software stored in compressed form in the non-volatile memory and to reset in response to a flag element either is decompressed and stored in the volatile memory or copied without decompression in the volatile memory and started there and / or that the application software associated, are compressed changes of application software files containing or by instructing from the programming device before power failure and stored in the nonvolatile memory and decompressed when power is restored to regenerate the files in the volatile memories.

Vers, 2

Preferably, a destination address in the volatile memory is in the header

Vers

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Appendix A23

Invalidity of U.S. Patent 7,181,608 based on Vers

in the non-volatile memory, where the system software such as operating system copied or stored decompressed. It is also provided that after decompression or copying of the system software calculated CRC checksum compared with a in a second header in the region of the beginning of the file system software in the volatile memory, and if they match a start routine is started.

Vers, 2

A particularly preferred compressing algorithm is the LZW algorithm used.

Vers, 2

In Fig. 1 the basic construction of a programmable controller is shown with a bus 12 to which a microprocessor 14, non-volatile and volatile memories 16, 18 and one or more peripheral devices 20 are connected. as non-volatile memory 16 preferably flash memory modules are used, which can be written and read, and in contrast to the volatile memory 18 may be retained their content when they are not supplied with operating voltage. Other non-volatile memory such as EPROM and EEPROM can also be used. Preferably as a volatile memory SRAM and / or DRAM's are used. In Fig. 2, the memory map of the nonvolatile memory 16 is shown. According to the invention, that the system software as the operating system stored in an initial region 22nd Following the operating system is followed by a free space 24, which is a storage area 26 connects with a reset initialization and a decompression algorithm as executable code. Especially with programmable logic controllers or PLCs can also use the software in the nonvolatile memory is stored in compressed form be.

Vers, 3

By a further storage area 36, the destination address is specified in the volatile memory to which the operating system copies or store decompressed. Finally, the tray of the operating system begins in compressed or transparent form.

Vers, 3

To inventively to guarantee the use of non-volatile memories of a minimum memory size is provided that the stored in compressed form in the non-volatile memory operating system during initialization in the volatile memory is loaded. For this purpose it is provided that the non-

Vers

Claim 10

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device"

Page 34 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

volatile memory compresses stored operating system, ie, when the flag element the value "ONE" has a function of the marker element, decompressed by a stored in nonvolatile memory uncompressed routine and is stored in the nonvolatile memory. Before the decompression of the operating system a CRC checksum is calculated and compared with the likewise in the header 28 stored in the storage area 30 by means of a checksum stored in the memory area 32 of the first header 28 length information. Is the calculated checksum matches the checksum stored, the process continues with the decompression. Here, the operating system is decompressed without the header 28 and stored decompressed to the stored in the memory area 36 of the header 28 destination address in the volatile memory. Does the marker element the value "zero" on, is the operating system directly, ie without decompression and without header in the volatile memory copied. After decompress or copying of the operating system as previously described a CRC checksum is determined and compared with a in a second header 40 in volatile memory which is present in decompressed form. If the two checksums match, a startup routine of the operating system is started, whose address is also stored in the header 40 in the storage area 46th

Vers, 3-4

Vers

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 35 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Vers, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See</i></p> <p style="padding-left: 40px;">The method involves placing system software into a non-volatile memory (16) in compressed form. After a reset, the software is copied into the volatile memory (18) and is started there. This is done either after decompression or without decompression, depending on the characteristic element. Data corresponding to changes in the user software prior to voltage drop-out are compressed and stored in the non-volatile memory and after reset are decompressed for regeneration of the data in volatile memory.</p> <p>Vers, Abstract</p> <p style="padding-left: 40px;">The invention is based on the problem to provide a method for operating a data processing device in such a way that non-volatile at least consistent performance storage elements with a minimum memory capacity can be used. the problem is inventively solved in that the system software stored in compressed form in the non-volatile memory and to reset in response to a flag element either is decompressed and stored in the volatile memory or copied without decompression in the volatile memory and started there and / or that the application software associated, are compressed changes of application software files containing or by instructing from the programming device before power failure and stored in the nonvolatile memory and decompressed when power is restored to regenerate the files in the volatile memories.</p> <p>Vers, 2</p> <p style="padding-left: 40px;">Preferably, a destination address in the volatile memory is in the header in the non-volatile memory, where the system software such as operating system copied or stored decompressed. It is also provided that after decompression or copying of the system software calculated CRC</p>	

Appendix A23

Invalidity of U.S. Patent 7,181,608 based on Vers

checksum compared with a in a second header in the region of the beginning of the file system software in the volatile memory, and if they match a start routine is started.

Vers, 2

A particularly preferred compressing algorithm is the LZW algorithm used.

Vers, 2

In Fig. 1 the basic construction of a programmable controller is shown with a bus 12 to which a microprocessor 14, non-volatile and volatile memories 16, 18 and one or more peripheral devices 20 are connected. as non-volatile memory 16 preferably flash memory modules are used, which can be written and read, and in contrast to the volatile memory 18 may be retained their content when they are not supplied with operating voltage. Other non-volatile memory such as EPROM and EEPROM can also be used. Preferably as a volatile memory SRAM and / or DRAM's are used. In Fig. 2, the memory map of the nonvolatile memory 16 is shown. According to the invention, that the system software as the operating system stored in an initial region 22nd Following the operating system is followed by a free space 24, which is a storage area 26 connects with a reset initialization and a decompression algorithm as executable code. Especially with programmable logic controllers or PLCs can also use the software in the nonvolatile memory is stored in compressed form be.

Vers, 3

By a further storage area 36, the destination address is specified in the volatile memory to which the operating system copies or store decompressed. Finally, the tray of the operating system begins in compressed or transparent form.

Vers, 3

To inventively to guarantee the use of non-volatile memories of a minimum memory size is provided that the stored in compressed form in the non-volatile memory operating system during initialization in the volatile memory is loaded. For this purpose it is provided that the non-volatile memory compresses stored operating system, ie, when the flag element the value "ONE" has a function of the marker element, decompressed by a stored in nonvolatile memory uncompressed routine and is stored in the nonvolatile memory. Before the decompression of the

Vers

"The method of claim 1, wherein the decompressing is provided by a data compression engine."

Claim 11

Page 37 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

operating system a CRC checksum is calculated and compared with the likewise in the header 28 stored in the storage area 30 by means of a checksum stored in the memory area 32 of the first header 28 length information. Is the calculated checksum matches the checksum stored, the process continues with the decompression. Here, the operating system is decompressed without the header 28 and stored decompressed to the stored in the memory area 36 of the header 28 destination address in the volatile memory. Does the marker element the value "zero" on, is the operating system directly, ie without decompression and without header in the volatile memory copied. After decompress or copying of the operating system as previously described a CRC checksum is determined and compared with a in a second header 40 in volatile memory which is present in decompressed form. If the two checksums match, a startup routine of the operating system is started, whose address is also stored in the header 40 in the storage area 46th

Vers, 3-4

Vers

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 38 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Vers, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Vers

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 39 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Vers, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Vers discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Vers, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">A particularly preferred compressing algorithm is the LZW algorithm used.</p> <p>Vers, 2</p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Vers, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p>	

Vers

“The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.”

Claim 16

Page 42 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Vers, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Vers

“The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data.”

Claim 19

Page 43 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Vers, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Vers

“The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data”

Claim 20

Page 44 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

22.1 maintaining a list of boot data used for booting a computer system;.	Vers, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

22.2 initializing a central processing unit of the computer system;	Vers, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Vers, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Vers discloses this limitation:

See Claim 1.3 above

Vers

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 47 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Vers, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Vers

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 48 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Vers, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Vers

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 49 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Vers, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Vers

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 50 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Vers, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Vers

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 51 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

27.1 a boot device..	Vers, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

27.2 a processor..	Vers, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

27.3 cache memory; and.	Vers, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

27.4 non-volatile memory for storing logic code for use by the processor,..	Vers, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Vers, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Vers, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Vers, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Vers, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above</i></p>	

Vers

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 59 of 61

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Vers, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A23
Invalidity of U.S. Patent 7,181,608 based on Vers

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Vers, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Vers discloses this limitation:</p> <p><i>See Claims 16 and 27 above</i></p>	

Vers

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 61 of 61

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

U.S. Patent No. 6,317,818 to Zwiegincew (“Zwiegincew”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

In addition, Apple incorporates by reference, as if set forth fully herein, all arguments related to Zwiegincew in pending inter partes review petitions IPR2016-01737, IPR2016-01738, and IPR2016-01739.

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Zwiegincew, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p style="padding-left: 40px;">Hard page fault patterns of an application program module are analyzed in order to determine the pages that will be retrieved from disk storage during a common hard page fault scenario. Copies of, or references to, the determined pages are stored in a scenario file, along with an index referred to as a page sequence. The scenario file may also include a prologue indicating events that lead to a hard page fault scenario and an epilogue that may indicate subsequent hard page fault scenarios. Execution of the application program module is monitored to detect the occurrence of a hard page fault scenario. When a hard page fault scenario is detected, a corresponding scenario file is fetched from disk storage and the determined pages, or copies thereof, are transferred into RAM. The determined pages, or copies thereof, may be placed on a stand-by list in RAM and later soft-faulted into the working set of the application program upon request by the application program module, thereby avoiding a sequence of hard page faults.</p> <p>Zwiegincew, Abstract</p>	

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew




FIG. 1

Zwiegincew, Fig. 1




FIG. 2

Zwiegincew, Fig 2

There are various potential solutions to the performance bottleneck caused by disk access time during hard page fault scenarios. An obvious potential solution is to reduce disk access time. The reduction of disk access time is primarily a hardware consideration and is not easily

Zwiegincew

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

accomplished. However, other potential solutions involve the manipulation of memory storage through software program modules.

Zwiegincew, 1:45-51

In an exemplary embodiment, the present invention may comprise one or more memory management program modules 137 stored on the drives or RAM 125 of the computer 100. Specifically, program modules 137 of the present invention may comprise computer implemented instructions for determining which pages will have to be retrieved from disk during a potential hard page fault scenario and pre-fetching the determined pages into RAM prior to the occurrence of the potential hard page fault sequence.

Zwiegincew, 5:50-51.

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p style="padding-left: 40px;">Hard page fault patterns of an application program module are analyzed in order to determine the pages that will be retrieved from disk storage during a common hard page fault scenario. Copies of, or references to, the determined pages are stored in a scenario file, along with an index referred to as a page sequence. The scenario file may also include a prologue indicating events that lead to a hard page fault scenario and an epilogue that may indicate subsequent hard page fault scenarios. Execution of the application program module is monitored to detect the occurrence of a hard page fault scenario. When a hard page fault scenario is detected, a corresponding scenario file is fetched from disk storage and the determined pages, or copies thereof, are transferred into RAM. The determined pages, or copies thereof, may be placed on a stand-by list in RAM and later soft-faulted into the working set of the application program upon request by the application program module, thereby avoiding a sequence of hard page faults.</p> <p>Zwiegincew, Abstract</p> <p style="padding-left: 40px;">There are various potential solutions to the performance bottleneck caused by disk access time during hard page fault scenarios. An obvious potential solution is to reduce disk access time. The reduction of disk access time is primarily a hardware consideration and is not easily accomplished. However, other potential solutions involve the manipulation of memory storage through software program modules.</p> <p>Zwiegincew, 1:45-51</p> <p style="padding-left: 40px;">In an exemplary embodiment, the present invention may comprise one or more memory management program modules 137 stored on the drives or RAM 125 of the computer 100. Specifically, program modules 137 of the present invention may comprise computer implemented</p>	

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

instructions for determining which pages will have to be retrieved from disk during a potential hard page fault scenario and pre-fetching the determined pages into RAM prior to the occurrence of the potential hard page fault sequence.

Zwiegincew, 5:50-51.

The present invention meets the needs described above by providing a system and method for improving the performance of an application program module by reducing the occurrence of hard page faults during the operation of an application program module. The present invention may be embodied in an add-on software program module that operates in conjunction with the application program module. In this manner, no effort is required on the part of the application programmer to manipulate or modify the application program module in order to improve performance. Furthermore, the add-on software program module does not detract from the intended operation of the application program module.

According to one aspect of the present invention, a scenario file is created which comprises ordered copies of pages that are likely to be retrieved from disk storage by an application program module during a hard page fault. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the scenario file is fetched from disk storage and the ordered copies of the pages are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. In another aspect of the invention, a hard page fault scenario analyzer is provided for analyzing a hard page fault scenario of an application program module in order to determine the pages that will be retrieved from disk storage upon the occurrence of a hard page fault scenario. The hard page fault scenario analyzer creates a scenario file comprising copies of the pages in the determined order. A hard page fault scenario detector is provided for monitoring the execution of the application module, detecting a hard page fault scenario and sending a message to a pre-fetcher. The hard page fault scenario detector may be manual or automatic. A pre-fetcher retrieves a scenario file from disk storage and transfers the copies of the determined pages into RAM. The copies of the determined pages are

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

placed on a standby list in RAM. Accordingly, the determined pages will be available in RAM during a hard page fault scenario and will be soft-faulted into the working set of the application program module when they are requested by the application program module, thereby avoiding a hard page fault.

According to another aspect of the invention, a scenario file is created which comprises ordered references to pages that are likely to be retrieved from disk storage by an application program module during a hard page fault scenario, rather than the actual pages themselves. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the pages referenced by the scenario file are fetched from disk storage in the optimal manner and are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. This aspect of the invention will result in more seek operations on disk, but will still allow reading of the required pages in an optimal manner, rather than the 'as needed' ordering if the pages are hard faulted into RAM. This aspect of the invention also reduces the disk space requirements over the previously mentioned aspect.

Zwiegincew, 2:43-3:49.

A hard page fault scenario analyzer 240 anticipates and analyzes hard page fault scenarios. As mentioned, a hard page fault scenario is a situation in which a hard page fault sequence is highly likely to occur. The hard page fault scenario analyzer logs various hard page fault scenarios that occur during operation of the application program module 205. The logged hard page fault scenarios are then analyzed to determine if they re-occur frequently, and if they do, they are put in a scenario file. This analysis can occur programmatically on the end-user's computer system, or in advance by the developer of a particular software product. As an example, suppose the application program module 205 is a word processor and that an anticipated hard page fault scenario is the situation in which the user selects a well known "file open" command. In response to the "file open" command, the application program will display a graphical representation of a file directory. However, in order to display the graphical representation of

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

the file directory, a sequence of hard page faults will occur because the word processor must retrieve a particular set of pages from disk. In accordance with an exemplary embodiment of the present invention, the hard page fault scenario analyzer 240 anticipates the “open file” hard page fault scenario of the example and determines the set of pages that will need to be retrieved from disk upon the occurrence of the hard page fault. The determination of pages that will need to be retrieved from disk will be described in greater detail below. The detection of particular classes of hard page fault scenarios may be built into the system. For example, application launch is virtually always a hard page fault scenario, so an exemplary embodiment of the present invention may be configured such that any launch operation of an application program will be considered to be a hard page fault scenario.

Zwiegincew, 6:29-61.

The hard page fault scenario analyzer 240 may comprise functionality for automatically analyzing hard page fault scenarios and generating corresponding scenario files. By way of illustration, the hard page fault analyzer 240 may log hard page faults that occur upon execution of a process during operation of an application program module 205. During idle time of the application program module 205, the hard page fault scenario analyzer 240 may write the log of hard page faults to a log file. Then, a pattern matching algorithm may be used to find a pattern of hard page faults based on all log files generated for the process same. If a pattern of hard page faults is found, a new scenario file may be generated based on the pages that are retrieved from disk during the pattern. Automatically generated scenario files may be subject to subsequent refinement, i.e., they may be input into the pattern-matching algorithm.

Zwiegincew, 7:24-40

See also Zwiegincew. 1:5-2:40, Figs 1-2

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

1.2 initializing a central processing unit of the computer system;	Zwiegincew, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p style="padding-left: 40px;">Hard page fault patterns of an application program module are analyzed in order to determine the pages that will be retrieved from disk storage during a common hard page fault scenario. Copies of, or references to, the determined pages are stored in a scenario file, along with an index referred to as a page sequence. The scenario file may also include a prologue indicating events that lead to a hard page fault scenario and an epilogue that may indicate subsequent hard page fault scenarios. Execution of the application program module is monitored to detect the occurrence of a hard page fault scenario. When a hard page fault scenario is detected, a corresponding scenario file is fetched from disk storage and the determined pages, or copies thereof, are transferred into RAM. The determined pages, or copies thereof, may be placed on a stand-by list in RAM and later soft-faulted into the working set of the application program upon request by the application program module, thereby avoiding a sequence of hard page faults.</p> <p>Zwiegincew, Abstract</p> <p style="padding-left: 40px;">There are various potential solutions to the performance bottleneck caused by disk access time during hard page fault scenarios. An obvious potential solution is to reduce disk access time. The reduction of disk access time is primarily a hardware consideration and is not easily</p>	

Zwiegincew

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

accomplished. However, other potential solutions involve the manipulation of memory storage through software program modules.

Zwiegincew, 1:45-51

In an exemplary embodiment, the present invention may comprise one or more memory management program modules 137 stored on the drives or RAM 125 of the computer 100. Specifically, program modules 137 of the present invention may comprise computer implemented instructions for determining which pages will have to be retrieved from disk during a potential hard page fault scenario and pre-fetching the determined pages into RAM prior to the occurrence of the potential hard page fault sequence.

Zwiegincew, 5:50-51.

The present invention meets the needs described above by providing a system and method for improving the performance of an application program module by reducing the occurrence of hard page faults during the operation of an application program module. The present invention may be embodied in an add-on software program module that operates in conjunction with the application program module. In this manner, no effort is required on the part of the application programmer to manipulate or modify the application program module in order to improve performance. Furthermore, the add-on software program module does not detract from the intended operation of the application program module.

According to one aspect of the present invention, a scenario file is created which comprises ordered copies of pages that are likely to be retrieved from disk storage by an application program module during a hard page fault. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the scenario file is fetched from disk storage and the ordered copies of the pages are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. In another aspect of the invention, a hard page fault scenario analyzer is provided for analyzing a hard page fault scenario of an application program module in order to

Zwiegincew

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 11 of 66

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

determine the pages that will be retrieved from disk storage upon the occurrence of a hard page fault scenario. The hard page fault scenario analyzer creates a scenario file comprising copies of the pages in the determined order. A hard page fault scenario detector is provided for monitoring the execution of the application module, detecting a hard page fault scenario and sending a message to a pre-fetcher. The hard page fault scenario detector may be manual or automatic. A pre-fetcher retrieves a scenario file from disk storage and transfers the copies of the determined pages into RAM. The copies of the determined pages are placed on a standby list in RAM. Accordingly, the determined pages will be available in RAM during a hard page fault scenario and will be soft-faulted into the working set of the application program module when they are requested by the application program module, thereby avoiding a hard page fault.

According to another aspect of the invention, a scenario file is created which comprises ordered references to pages that are likely to be retrieved from disk storage by an application program module during a hard page fault scenario, rather than the actual pages themselves. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the pages referenced by the scenario file are fetched from disk storage in the optimal manner and are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. This aspect of the invention will result in more seek operations on disk, but will still allow reading of the required pages in an optimal manner, rather than the 'as needed' ordering if the pages are hard faulted into RAM. This aspect of the invention also reduces the disk space requirements over the previously mentioned aspect.

Zwiegincew, 2:43-3:49.

See also Zwiegincew. 1:5-2:40, Figs 1-2

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p style="padding-left: 40px;">Hard page fault patterns of an application program module are analyzed in order to determine the pages that will be retrieved from disk storage during a common hard page fault scenario. Copies of, or references to, the determined pages are stored in a scenario file, along with an index referred to as a page sequence. The scenario file may also include a prologue indicating events that lead to a hard page fault scenario and an epilogue that may indicate subsequent hard page fault scenarios. Execution of the application program module is monitored to detect the occurrence of a hard page fault scenario. When a hard page fault scenario is detected, a corresponding scenario file is fetched from disk storage and the determined pages, or copies thereof, are transferred into RAM. The determined pages, or copies thereof, may be placed on a stand-by list in RAM and later soft-faulted into the working set of the application program upon request by the application program module, thereby avoiding a sequence of hard page faults.</p> <p>Zwiegincew, Abstract</p>	

Zwiegincew

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

There are various potential solutions to the performance bottleneck caused by disk access time during hard page fault scenarios. An obvious potential solution is to reduce disk access time. The reduction of disk access time is primarily a hardware consideration and is not easily accomplished. However, other potential solutions involve the manipulation of memory storage through software program modules.

Zwiegincew, 1:45-51

In an exemplary embodiment, the present invention may comprise one or more memory management program modules 137 stored on the drives or RAM 125 of the computer 100. Specifically, program modules 137 of the present invention may comprise computer implemented instructions for determining which pages will have to be retrieved from disk during a potential hard page fault scenario and pre-fetching the determined pages into RAM prior to the occurrence of the potential hard page fault sequence.

Zwiegincew, 5:50-51.

The present invention meets the needs described above by providing a system and method for improving the performance of an application program module by reducing the occurrence of hard page faults during the operation of an application program module. The present invention may be embodied in an add-on software program module that operates in conjunction with the application program module. In this manner, no effort is required on the part of the application programmer to manipulate or modify the application program module in order to improve performance. Furthermore, the add-on software program module does not detract from the intended operation of the application program module.

According to one aspect of the present invention, a scenario file is created which comprises ordered copies of pages that are likely to be retrieved from disk storage by an application program module during a hard page fault. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the scenario file is fetched from disk storage and the ordered copies of the pages are

Zwiegincew

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Page 14 of 66

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. In another aspect of the invention, a hard page fault scenario analyzer is provided for analyzing a hard page fault scenario of an application program module in order to determine the pages that will be retrieved from disk storage upon the occurrence of a hard page fault scenario. The hard page fault scenario analyzer creates a scenario file comprising copies of the pages in the determined order. A hard page fault scenario detector is provided for monitoring the execution of the application module, detecting a hard page fault scenario and sending a message to a pre-fetcher. The hard page fault scenario detector may be manual or automatic. A pre-fetcher retrieves a scenario file from disk storage and transfers the copies of the determined pages into RAM. The copies of the determined pages are placed on a standby list in RAM. Accordingly, the determined pages will be available in RAM during a hard page fault scenario and will be soft-faulted into the working set of the application program module when they are requested by the application program module, thereby avoiding a hard page fault.

According to another aspect of the invention, a scenario file is created which comprises ordered references to pages that are likely to be retrieved from disk storage by an application program module during a hard page fault scenario, rather than the actual pages themselves. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the pages referenced by the scenario file are fetched from disk storage in the optimal manner and are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. This aspect of the invention will result in more seek operations on disk, but will still allow reading of the required pages in an optimal manner, rather than the 'as needed' ordering if the pages are hard faulted into RAM. This aspect of the invention also reduces the disk space requirements over the previously mentioned aspect.

Zwiegincew, 2:43-3:49.

Zwiegincew

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 15 of 66

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

Further, an exemplary embodiment includes a disk compressor/decompressor 265. Well known compression algorithms may be employed to achieve approximately 50% compression with 25 MB/s decompression throughput. These results may be achieved with as little as 64 KB extra memory. Average disk transfer rates are about 8 MB/s. So, for an illustrative 3 MB pre-fetch scenario, comparative pre-fetch times are as follows:

No compression: $0.012 \text{ s (seek)} + 3 \text{ MB} / 8 \text{ MB/s (read)} = 0.3870 \text{ s.}$

50% compression: $0.012 \text{ s (seek)} + 1.5 \text{ MB} / 8 \text{ MB/s (read)} + 3 \text{ MB} / 25 \text{ MB/s (decompress)} = 0.3195 \text{ s.}$

Thus, there is a 17.5% improvement in pre-fetch time using 50% compression.

Zwiegincew, 8:66-9:13

See also Zwiegincew. 1:5-2:40, Figs 1-2

Zwiegincew

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 16 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Zwiegincew

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

4. The method of claim 1, further comprising updating the list of boot data.	Zwiegincew, as evidenced by the example citations below, discloses “updating the list of boot data.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Zwiegincew discloses this limitation:

See Claim 1.1 above.

See also

Hard page fault patterns of an application program module are analyzed in order to determine the pages that will be retrieved from disk storage during a common hard page fault scenario. Copies of, or references to, the determined pages are stored in a scenario file, along with an index referred to as a page sequence. The scenario file may also include a prologue indicating events that lead to a hard page fault scenario and an epilogue that may indicate subsequent hard page fault scenarios. Execution of the application program module is monitored to detect the occurrence of a hard page fault scenario. When a hard page fault scenario is detected, a corresponding scenario file is fetched from disk storage and the determined pages, or copies thereof, are transferred into RAM. The determined pages, or copies thereof, may be placed on a stand-by list in RAM and later soft-faulted into the working set of the application program upon request by the application program module, thereby avoiding a sequence of hard page faults.

Zwiegincew, Abstract

The present invention meets the needs described above by providing a system and method for improving the performance of an application program module by reducing the occurrence of hard page faults during the operation of an application program module. The present invention may be embodied in an add-on software program module that operates in conjunction with the application program module. In this manner, no effort is required on the part of the application programmer to manipulate or modify the application program module in order to improve performance. Furthermore, the add-on software program module does not detract from the intended operation of the application program module.

Zwiegincew

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 19 of 66

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

According to one aspect of the present invention, a scenario file is created which comprises ordered copies of pages that are likely to be retrieved from disk storage by an application program module during a hard page fault. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the scenario file is fetched from disk storage and the ordered copies of the pages are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. In another aspect of the invention, a hard page fault scenario analyzer is provided for analyzing a hard page fault scenario of an application program module in order to determine the pages that will be retrieved from disk storage upon the occurrence of a hard page fault scenario. The hard page fault scenario analyzer creates a scenario file comprising copies of the pages in the determined order. A hard page fault scenario detector is provided for monitoring the execution of the application module, detecting a hard page fault scenario and sending a message to a pre-fetcher. The hard page fault scenario detector may be manual or automatic. A pre-fetcher retrieves a scenario file from disk storage and transfers the copies of the determined pages into RAM. The copies of the determined pages are placed on a standby list in RAM. Accordingly, the determined pages will be available in RAM during a hard page fault scenario and will be soft-faulted into the working set of the application program module when they are requested by the application program module, thereby avoiding a hard page fault.

According to another aspect of the invention, a scenario file is created which comprises ordered references to pages that are likely to be retrieved from disk storage by an application program module during a hard page fault scenario, rather than the actual pages themselves. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the pages referenced by the

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

scenario file are fetched from disk storage in the optimal manner and are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. This aspect of the invention will result in more seek operations on disk, but will still allow reading of the required pages in an optimal manner, rather than the 'as needed' ordering if the pages are hard faulted into RAM. This aspect of the invention also reduces the disk space requirements over the previously mentioned aspect.

Zwiegincew, 2:43-3:49.

A hard page fault scenario analyzer 240 anticipates and analyzes hard page fault scenarios. As mentioned, a hard page fault scenario is a situation in which a hard page fault sequence is highly likely to occur. The hard page fault scenario analyzer logs various hard page fault scenarios that occur during operation of the application program module 205. The logged hard page fault scenarios are then analyzed to determine if they re-occur frequently, and if they do, they are put in a scenario file. This analysis can occur programmatically on the end-user's computer system, or in advance by the developer of a particular software product. As an example, suppose the application program module 205 is a word processor and that an anticipated hard page fault scenario is the situation in which the user selects a well known "file open" command. In response to the "file open" command, the application program will display a graphical representation of a file directory. However, in order to display the graphical representation of the file directory, a sequence of hard page faults will occur because the word processor must retrieve a particular set of pages from disk. In accordance with an exemplary embodiment of the present invention, the hard page fault scenario analyzer 240 anticipates the "open file" hard page fault scenario of the example and determines the set of pages that will need to be retrieved from disk upon the occurrence of the hard page fault. The determination of pages that will need to be retrieved from disk will be described in greater detail below. The detection of particular classes of hard page fault scenarios may be built into the system. For example, application launch is virtually always a hard page fault scenario, so an exemplary embodiment of the present invention may be configured such that any launch operation of an application program will be considered to be a hard page fault scenario.

Zwiegincew, 6:29-61.

The hard page fault scenario analyzer 240 may comprise functionality for automatically analyzing hard page fault scenarios and generating

Zwiegincew

"The method of claim 1, further comprising updating the list of boot data."

Claim 4

Page 21 of 66

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

corresponding scenario files. By way of illustration, the hard page fault analyzer 240 may log hard page faults that occur upon execution of a process during operation of an application program module 205. During idle time of the application program module 205, the hard page fault scenario analyzer 240 may write the log of hard page faults to a log file. Then, a pattern matching algorithm may be used to find a pattern of hard page faults based on all log files generated for the process same. If a pattern of hard page faults is found, a new scenario file may be generated based on the pages that are retrieved from disk during the pattern. Automatically generated scenario files may be subject to subsequent refinement, i.e., they may be input into the pattern-matching algorithm.

Zwiegincew, 7:24-40

Further, an exemplary embodiment includes a disk compressor/decompressor 265. Well known compression algorithms may be employed to achieve approximately 50% compression with 25 MB/s decompression throughput. These results may be achieved with as little as 64 KB extra memory. Average disk transfer rates are about 8 MB/s. So, for an illustrative 3 MB pre-fetch scenario, comparative pre-fetch times are as follows:

No compression: $0.012 \text{ s (seek)} + 3 \text{ MB}/8 \text{ MB/s (read)} = 0.3870 \text{ s}$.

50% compression: $0.012 \text{ s (seek)} + 1.5 \text{ MB}/8 \text{ MB/s (read)} + 3 \text{ MB}/25 \text{ MB/s (decompress)} = 0.3195 \text{ s}$.

Thus, there is a 17.5% improvement in pre-fetch time using 50% compression.

Zwiegincew, 8:66-9:13

See also Zwiegincew. 1:5-2:40, 5:50-51, Figs 1-2

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Zwiegincew

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 24 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Zwiegincew

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

7.1 a digital signal processor (DSP) or controller;	Zwiegincew, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

7.2 a cache memory device; and;	Zwiegincew, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Zwiegincew

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 28 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Zwiegincew, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Zwiegincew

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 30 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.</i></p>	

Zwiegincew

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

9.1 maintaining a list of application data associated with an application program;	Zwiegincew, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Zwiegincew

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 33 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.4, 2, and 8 above.</i></p>	

Zwiegincew

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 34 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p style="padding-left: 40px;">Hard page fault patterns of an application program module are analyzed in order to determine the pages that will be retrieved from disk storage during a common hard page fault scenario. Copies of, or references to, the determined pages are stored in a scenario file, along with an index referred to as a page sequence. The scenario file may also include a prologue indicating events that lead to a hard page fault scenario and an epilogue that may indicate subsequent hard page fault scenarios. Execution of the application program module is monitored to detect the occurrence of a hard page fault scenario. When a hard page fault scenario is detected, a corresponding scenario file is fetched from disk storage and the determined pages, or copies thereof, are transferred into RAM. The determined pages, or copies thereof, may be placed on a stand-by list in RAM and later soft-faulted into the working set of the application program upon request by the application program module, thereby avoiding a sequence of hard page faults.</p> <p>Zwiegincew, Abstract</p>	

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew




FIG. 1

Zwiegincew, Fig. 1




FIG. 2

Zwiegincew, Fig 2

There are various potential solutions to the performance bottleneck caused by disk access time during hard page fault scenarios. An obvious potential solution is to reduce disk access time. The reduction of disk access time is primarily a hardware consideration and is not easily

Zwiegincew

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

accomplished. However, other potential solutions involve the manipulation of memory storage through software program modules.

Zwiegincew, 1:45-51

In an exemplary embodiment, the present invention may comprise one or more memory management program modules 137 stored on the drives or RAM 125 of the computer 100. Specifically, program modules 137 of the present invention may comprise computer implemented instructions for determining which pages will have to be retrieved from disk during a potential hard page fault scenario and pre-fetching the determined pages into RAM prior to the occurrence of the potential hard page fault sequence.

Zwiegincew, 5:50-51.

The present invention meets the needs described above by providing a system and method for improving the performance of an application program module by reducing the occurrence of hard page faults during the operation of an application program module. The present invention may be embodied in an add-on software program module that operates in conjunction with the application program module. In this manner, no effort is required on the part of the application programmer to manipulate or modify the application program module in order to improve performance. Furthermore, the add-on software program module does not detract from the intended operation of the application program module.

According to one aspect of the present invention, a scenario file is created which comprises ordered copies of pages that are likely to be retrieved from disk storage by an application program module during a hard page fault. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the scenario file is fetched from disk storage and the ordered copies of the pages are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. In another aspect of the invention, a hard page fault scenario analyzer is provided for analyzing a hard page fault scenario of an application program module in order to

Zwiegincew

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 37 of 66

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

determine the pages that will be retrieved from disk storage upon the occurrence of a hard page fault scenario. The hard page fault scenario analyzer creates a scenario file comprising copies of the pages in the determined order. A hard page fault scenario detector is provided for monitoring the execution of the application module, detecting a hard page fault scenario and sending a message to a pre-fetcher. The hard page fault scenario detector may be manual or automatic. A pre-fetcher retrieves a scenario file from disk storage and transfers the copies of the determined pages into RAM. The copies of the determined pages are placed on a standby list in RAM. Accordingly, the determined pages will be available in RAM during a hard page fault scenario and will be soft-faulted into the working set of the application program module when they are requested by the application program module, thereby avoiding a hard page fault.

According to another aspect of the invention, a scenario file is created which comprises ordered references to pages that are likely to be retrieved from disk storage by an application program module during a hard page fault scenario, rather than the actual pages themselves. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the pages referenced by the scenario file are fetched from disk storage in the optimal manner and are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. This aspect of the invention will result in more seek operations on disk, but will still allow reading of the required pages in an optimal manner, rather than the 'as needed' ordering if the pages are hard faulted into RAM. This aspect of the invention also reduces the disk space requirements over the previously mentioned aspect.

Zwiegincew, 2:43-3:49.

A hard page fault scenario analyzer 240 anticipates and analyzes hard page fault scenarios. As mentioned, a hard page fault scenario is a situation in which a hard page fault sequence is highly likely to occur. The hard page fault scenario analyzer logs various hard page fault scenarios that occur during operation of the application program module 205. The logged hard page fault scenarios are then analyzed to

Zwiegincew

Claim 10

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device"

Page 38 of 66

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

determine if they re-occur frequently, and if they do, they are put in a scenario file. This analysis can occur programmatically on the end-user's computer system, or in advance by the developer of a particular software product. As an example, suppose the application program module 205 is a word processor and that an anticipated hard page fault scenario is the situation in which the user selects a well known "file open" command. In response to the "file open" command, the application program will display a graphical representation of a file directory. However, in order to display the graphical representation of the file directory, a sequence of hard page faults will occur because the word processor must retrieve a particular set of pages from disk. In accordance with an exemplary embodiment of the present invention, the hard page fault scenario analyzer 240 anticipates the "open file" hard page fault scenario of the example and determines the set of pages that will need to be retrieved from disk upon the occurrence of the hard page fault. The determination of pages that will need to be retrieved from disk will be described in greater detail below. The detection of particular classes of hard page fault scenarios may be built into the system. For example, application launch is virtually always a hard page fault scenario, so an exemplary embodiment of the present invention may be configured such that any launch operation of an application program will be considered to be a hard page fault scenario.

Zwiegincew, 6:29-61.

The hard page fault scenario analyzer 240 may comprise functionality for automatically analyzing hard page fault scenarios and generating corresponding scenario files. By way of illustration, the hard page fault analyzer 240 may log hard page faults that occur upon execution of a process during operation of an application program module 205. During idle time of the application program module 205, the hard page fault scenario analyzer 240 may write the log of hard page faults to a log file. Then, a pattern matching algorithm may be used to find a pattern of hard page faults based on all log files generated for the process same. If a pattern of hard page faults is found, a new scenario file may be generated based on the pages that are retrieved from disk during the pattern. Automatically generated scenario files may be subject to subsequent refinement, i.e., they may be input into the pattern-matching algorithm.

Zwiegincew, 7:24-40

See also Zwiegincew. 1:5-2:40, Figs 1-2

Zwiegincew

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device"

Claim 10

Page 39 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Zwiegincew discloses this limitation:

Hard page fault patterns of an application program module are analyzed in order to determine the pages that will be retrieved from disk storage during a common hard page fault scenario. Copies of, or references to, the determined pages are stored in a scenario file, along with an index referred to as a page sequence. The scenario file may also include a prologue indicating events that lead to a hard page fault scenario and an epilogue that may indicate subsequent hard page fault scenarios. Execution of the application program module is monitored to detect the occurrence of a hard page fault scenario. When a hard page fault scenario is detected, a corresponding scenario file is fetched from disk storage and the determined pages, or copies thereof, are transferred into RAM. The determined pages, or copies thereof, may be placed on a stand-by list in RAM and later soft-faulted into the working set of the application program upon request by the application program module, thereby avoiding a sequence of hard page faults.

Zwiegincew, Abstract

There are various potential solutions to the performance bottleneck caused by disk access time during hard page fault scenarios. An obvious potential solution is to reduce disk access time. The reduction of disk access time is primarily a hardware consideration and is not easily accomplished. However, other potential solutions involve the manipulation of memory storage through software program modules.

Zwiegincew, 1:45-51

In an exemplary embodiment, the present invention may comprise one or more memory management program modules 137 stored on the drives or RAM 125 of the computer 100. Specifically, program modules 137 of the present invention may comprise computer implemented instructions for determining which pages will have to be retrieved from

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

disk during a potential hard page fault scenario and pre-fetching the determined pages into RAM prior to the occurrence of the potential hard page fault sequence.

Zwiegincew, 5:50-51.

The present invention meets the needs described above by providing a system and method for improving the performance of an application program module by reducing the occurrence of hard page faults during the operation of an application program module. The present invention may be embodied in an add-on software program module that operates in conjunction with the application program module. In this manner, no effort is required on the part of the application programmer to manipulate or modify the application program module in order to improve performance. Furthermore, the add-on software program module does not detract from the intended operation of the application program module.

According to one aspect of the present invention, a scenario file is created which comprises ordered copies of pages that are likely to be retrieved from disk storage by an application program module during a hard page fault. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the scenario file is fetched from disk storage and the ordered copies of the pages are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. In another aspect of the invention, a hard page fault scenario analyzer is provided for analyzing a hard page fault scenario of an application program module in order to determine the pages that will be retrieved from disk storage upon the occurrence of a hard page fault scenario. The hard page fault scenario analyzer creates a scenario file comprising copies of the pages in the determined order. A hard page fault scenario detector is provided for monitoring the execution of the application module, detecting a hard page fault scenario and sending a message to a pre-fetcher. The hard page fault scenario detector may be manual or automatic. A pre-fetcher retrieves a scenario file from disk storage and transfers the copies of the determined pages into RAM. The copies of the determined pages are placed on a standby list in RAM. Accordingly, the determined pages

Zwiegincew

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 41 of 66

Appendix A24

Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

will be available in RAM during a hard page fault scenario and will be soft-faulted into the working set of the application program module when they are requested by the application program module, thereby avoiding a hard page fault.

According to another aspect of the invention, a scenario file is created which comprises ordered references to pages that are likely to be retrieved from disk storage by an application program module during a hard page fault scenario, rather than the actual pages themselves. The scenario file is stored in the disk storage. Then, the execution of the application program module is monitored until either an explicit begin-of-scenario instruction is detected, or a hard page fault scenario is detected. A hard page fault scenario may comprise any situation or event that is likely to trigger a hard page fault, i.e., one or more requested pages will not be available in RAM and will be retrieved from disk storage. In response to the detection of a begin-of-scenario instruction or a hard page fault scenario, the pages referenced by the scenario file are fetched from disk storage in the optimal manner and are transferred into a standby list in RAM. In this manner, the requested pages will be soft faulted into a working set of the application program module, and no hard page fault will occur. This aspect of the invention will result in more seek operations on disk, but will still allow reading of the required pages in an optimal manner, rather than the 'as needed' ordering if the pages are hard faulted into RAM. This aspect of the invention also reduces the disk space requirements over the previously mentioned aspect.

Zwiegincew, 2:43-3:49.

Further, an exemplary embodiment includes a disk compressor/decompressor 265. Well known compression algorithms may be employed to achieve approximately 50% compression with 25 MB/s decompression throughput. These results may be achieved with as little as 64 KB extra memory. Average disk transfer rates are about 8 MB/s. So, for an illustrative 3 MB pre-fetch scenario, comparative pre-fetch times are as follows:

No compression: $0.012 \text{ s (seek)} + 3 \text{ MB} / 8 \text{ MB/s (read)} = 0.3870 \text{ s}$.

50% compression: $0.012 \text{ s (seek)} + 1.5 \text{ MB} / 8 \text{ MB/s (read)} + 3 \text{ MB} / 25 \text{ MB/s (decompress)} = 0.3195 \text{ s}$.

Thus, there is a 17.5% improvement in pre-fetch time using 50% compression.

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

Zwiegincew, 8:66-9:13

See also Zwiegincew. 1:5-2:40, Figs 1-2

Zwiegincew

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 43 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Zwiegincew discloses this limitation:

See Claims 10 and 11 above.

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Zwiegincew, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Zwiegincew discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Zwiegincew, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Zwiegincew, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Zwiegincew, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Zwiegincew discloses this limitation:

See Claims 1.3 and 1.4, 7, and 15 above.

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Zwiegincew, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

22.1 maintaining a list of boot data used for booting a computer system;.	Zwiegincew, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

22.2 initializing a central processing unit of the computer system;	Zwiegincew, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtme contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Zwiegincew

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 53 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

27.1 a boot device..	Zwiegincew, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

27.2 a processor..	Zwiegincew, as evidenced by the example citations below, discloses “a processor.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

27.3 cache memory; and.	Zwiegincew, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

27.4 non-volatile memory for storing logic code for use by the processor,..	Zwiegincew, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Zwiegincew, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Zwiegincew, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Zwiegincew discloses this limitation:

See Claims 4, 10, and 11 above

Zwiegincew

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 64 of 66

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A24
Invalidity of U.S. Patent 7,181,608 based on Zwiegincew

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Zwiegincew, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Zwiegincew discloses this limitation:</p> <p><i>See Claims 16 and 27 above</i></p>	

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Anyimi, "Implementing a Plug and Play BIOS Using Intel's Boot Block Flash Memory," Feb. 1995 ("Anyimi") invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 ("the '608 Patent") pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime's proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the '608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:	Anyimi, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this claim limitation:</p> <p>Plug and Play can make the usual experience of adding new functionality to an existing system as easy as:</p> <ol style="list-style-type: none">1. Turn the system off.2. Insert the new device.3. Turn the system on. <p>PnP flash BIOS can also extend the life of the PC. By enabling simple updates to the BIOS (simply insert the upgrade disk and the software programs the new BIOS), the user can get more out of their PC investment.</p> <p>Anyimi, 1.0</p> <h3>3.1 PnP Components</h3> <p>For a system to be fully PnP-compliant, four basic elements are required:</p> <ol style="list-style-type: none">1. System/PnP BIOS2. PnP operating system3. PnP hardware devices4. PnP application software <p>Anyimi, 3.1</p>	

Anyimi


“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi



Anyimi

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi




Figure 3. Possible PnP/Non-PnP BIOS ISA Add-In Card Configuration Flow. Note the importance of the ESCD in the Plug and Play Configuration Flow

Anyimi, Fig. 3

Furthermore, the PnP BIOS is capable of event management. Through its event management interfaces, the PnP BIOS can alert the system about new devices, like a notebook docking station, added or removed during runtime.

The POST procedure of the PnP BIOS identifies, tests, and configures the system before passing control to the operating system. The POST process must maintain previous POST compatibility, configure all legacy devices known to the PnP BIOS, arbitrate resources, initialize the IPL (Initial Program Load—this is how the operating system is launched), and support both PnP and non-PnP operating systems. Upon completion of the POST process, the BIOS attempts to have all necessary system devices initialized and enabled before the operating system is loaded; the PnP BIOS aspires further to provide the operating system a conflict-free environment in which to boot.

Anyimi, 3.2

Anyimi

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 4 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Without an ESCD, the PnP BIOS must perform resource allocation as well as conflict detection and resolution each and every time the system is booted, and any locking of devices must be done by the supporting PnP operating system. Although the need for nonvolatile storage cannot be disputed, the amount of storage required depends on whether or not the PnP system needs real time updates. Ultimately, it will be decided by the methodology selected for resource management. A static or dynamic allocation scheme requires a fixed

amount of nonvolatile memory for the ESCD and other BIOS parameters. A combined scheme for allocation constantly adds or removes from the ESCD data structure. Other parameters may need to be updated as a result. Regardless of the storage method chosen, the BIOS must know how to resolve any untimely interruption of a crucial system or BIOS function. The underlying mechanism for appeasing all these requirements is flash, and Intel's boot block flash is the solution for today's demands and tomorrow's inclinations.

Anyimi, 3.2

Figure 1 showed that either a 1-Mb or 2-Mb flash device can be used to implement BIOS. The choice of device depends on the contents of the BIOS and the level of sophistication desired in the design. The 1-Mb boot block flash memory is an established standard for implementing flash BIOS, not just for PnP. However, more BIOS space will be needed to support standardization of current features (like power management and virus aids) and impending future enhancements (like Windows 95 and Desktop Management Interfaces*, DMI). As consumers clamor for "more bang for the buck," more features and functions will be integrated into the standard PC. The migration beyond a 128-KB BIOS is inevitable. Already, some vendors have adopted code compression of BIOS in order to adhere to this 128-KB space limitation. This is a viable alternative that requires additional code decompression algorithms and consumes additional RAM space to store the full BIOS. Fortunately, Intel provides a secure means of code storage as well as a built-in growth path with its boot block architecture.

Anyimi, 5.1

Anyimi

"A method for providing accelerated loading of an operating system, comprising the steps of:"

Claim 1 (Preamble)

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Anyimi, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this claim limitation:</p> <p style="padding-left: 40px;">Today, PnP BIOS requirements may extend beyond 128 KB. A standard system BIOS consumes roughly 64 KB; PnP support is another 12 KB; automatic power management support adds 2 to 10 KB; PCI (Peripheral Components Interconnect) extensions hoard some 20 KB of the BIOS; and on-board VGA (Video Graphics Adapter) controllers utilize an extra 30 KB to 40 KB of space. The potential size of the BIOS for such a system is almost 150 KB. Although most of this code may be compressed, certain code segments cannot; besides even compression has its limits. Since new developments for the PC show no signs of abatement, it seems clear that a means of updating as well as expanding BIOS quickly and easily has become a necessity. Plug and Play is only one of the many technologies that can be implemented better with flash. As users realize the benefits of PnP, the demand generated will drive the number of Plug and Play systems upward.</p> <p>Anyimi, 2.2</p>	

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi




Figure 3. Possible PnP/Non-PnP BIOS ISA Add-In Card Configuration Flow. Note the importance of the ESCD in the Plug and Play Configuration Flow

Anyimi, Fig. 3

Furthermore, the PnP BIOS is capable of event management. Through its event management interfaces, the PnP BIOS can alert the system about new devices, like a notebook docking station, added or removed during runtime.

The POST procedure of the PnP BIOS identifies, tests, and configures the system before passing control to the operating system. The POST process must maintain previous POST compatibility, configure all legacy devices known to the PnP BIOS, arbitrate resources, initialize the IPL (Initial Program Load—this is how the operating system is launched), and support both PnP and non-PnP operating systems. Upon completion of the POST process, the BIOS attempts to have all necessary system devices initialized and enabled before the operating system is loaded; the PnP BIOS aspires further to provide the operating system a conflict-free environment in which to boot.

Anyimi, 3.2

Anyimi

“maintaining a list of boot data used for booting a computer system;”

Claim 1.1

Page 7 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Without an ESCD, the PnP BIOS must perform resource allocation as well as conflict detection and resolution each and every time the system is booted, and any locking of devices must be done by the supporting PnP operating system. Although the need for nonvolatile storage cannot be disputed, the amount of storage required depends on whether or not the PnP system needs real time updates. Ultimately, it will be decided by the methodology selected for resource management. A static or dynamic allocation scheme requires a fixed

amount of nonvolatile memory for the ESCD and other BIOS parameters. A combined scheme for allocation constantly adds or removes from the ESCD data structure. Other parameters may need to be updated as a result. Regardless of the storage method chosen, the BIOS must know how to resolve any untimely interruption of a crucial system or BIOS function. The underlying mechanism for appeasing all these requirements is flash, and Intel's boot block flash is the solution for today's demands and tomorrow's inclinations.

Anyimi, 3.2

Figure 1 showed that either a 1-Mb or 2-Mb flash device can be used to implement BIOS. The choice of device depends on the contents of the BIOS and the level of sophistication desired in the design. The 1-Mb boot block flash memory is an established standard for implementing flash BIOS, not just for PnP. However, more BIOS space will be needed to support standardization of current features (like power management and virus aids) and impending future enhancements (like Windows 95 and Desktop Management Interfaces*, DMI). As consumers clamor for "more bang for the buck," more features and functions will be integrated into the standard PC. The migration beyond a 128-KB BIOS is inevitable. Already, some vendors have adopted code compression of BIOS in order to adhere to this 128-KB space limitation. This is a viable alternative that requires additional code decompression algorithms and consumes additional RAM space to store the full BIOS. Fortunately, Intel provides a secure means of code storage as well as a built-in growth path with its boot block architecture.

Anyimi, 5.1

Anyimi

"maintaining a list of boot data used for booting a computer system;"

Claim 1.1

Page 8 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

1.2 initializing a central processing unit of the computer system;	Anyimi, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Anyimi discloses this claim limitation:

3.1 PnP Components

For a system to be fully PnP-compliant, four basic elements are required:

1. System/PnP BIOS
2. PnP operating system
3. PnP hardware devices
4. PnP application software

Anyimi, 3.1




Figure 2. Plug and Play Software Architecture Components.
 Note the many layers that depend on the ESCD. The parameter blocks of the boot block flash memory enable this nonvolatile storage capability of Plug and Play.

Anyimi, Fig. 2

Anyimi
 “initializing a central processing unit of the computer system;”

Claim 1.2

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi




Figure 3. Possible PnP/Non-PnP BIOS ISA Add-In Card Configuration Flow. Note the importance of the ESCD in the Plug and Play Configuration Flow

Anyimi, Fig. 3

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Anyimi, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Anyimi discloses this claim limitation:




Figure 2. Plug and Play Software Architecture Components.
 Note the many layers that depend on the ESCD. The parameter blocks of the boot block flash memory enable this nonvolatile storage capability of Plug and Play.

Anyimi, Fig. 2

Anyimi

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Today, PnP BIOS requirements may extend beyond 128 KB. A standard system BIOS consumes roughly 64 KB; PnP support is another 12 KB; automatic power management support adds 2 to 10 KB; PCI (Peripheral Components Interconnect) extensions hoard some 20 KB of the BIOS; and on-board VGA (Video Graphics Adapter) controllers utilize an extra 30 KB to 40 KB of space. The potential size of the BIOS for such a system is almost 150 KB. Although most of this code may be compressed, certain code segments cannot; besides even compression has its limits. Since new developments for the PC show no signs of abatement, it seems clear that a means of updating as well as expanding BIOS quickly and easily has become a necessity. Plug and Play is only one of the many technologies that can be implemented better with flash. As users realize the benefits of PnP, the demand generated will drive the number of Plug and Play systems upward.

Anyimi, 2.2




Figure 3. Possible PnP/Non-PnP BIOS ISA Add-In Card Configuration Flow. Note the importance of the ESCD in the Plug and Play Configuration Flow

Anyimi, Fig. 3

Anyimi

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Furthermore, the PnP BIOS is capable of event management. Through its event management interfaces, the PnP BIOS can alert the system about new devices, like a notebook docking station, added or removed during runtime.

The POST procedure of the PnP BIOS identifies, tests, and configures the system before passing control to the operating system. The POST process must maintain previous POST compatibility, configure all legacy devices known to the PnP BIOS, arbitrate resources, initialize the IPL (Initial Program Load—this is how the operating system is launched), and support both PnP and non-PnP operating systems. Upon completion of the POST process, the BIOS attempts to have all necessary system devices initialized and enabled before the operating system is loaded; the PnP BIOS aspires further to provide the operating system a conflict-free environment in which to boot.

Anyimi, 3.2

Without an ESCD, the PnP BIOS must perform resource allocation as well as conflict detection and resolution each and every time the system is booted, and any locking of devices must be done by the supporting PnP operating system. Although the need for nonvolatile storage cannot be disputed, the amount of storage required depends on whether or not the PnP system needs real time updates. Ultimately, it will be decided by the methodology selected for resource management. A static or dynamic allocation scheme requires a fixed

amount of nonvolatile memory for the ESCD and other BIOS parameters. A combined scheme for allocation constantly adds or removes from the ESCD data structure. Other parameters may need to be updated as a result. Regardless of the storage method chosen, the BIOS must know how to resolve any untimely interruption of a crucial system or BIOS function. The underlying mechanism for appeasing all these requirements is flash, and Intel's boot block flash is the solution for today's demands and tomorrow's inclinations.

Anyimi, 3.2

Anyimi

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 13 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Figure 1 showed that either a 1-Mb or 2-Mb flash device can be used to implement BIOS. The choice of device depends on the contents of the BIOS and the level of sophistication desired in the design. The 1-Mb boot block flash memory is an established standard for implementing flash BIOS, not just for PnP. However, more BIOS space will be needed to support standardization of current features (like power management and virus aids) and impending future enhancements (like Windows 95 and Desktop Management Interfaces*, DMI). As consumers clamor for "more bang for the buck," more features and functions will be integrated into the standard PC. The migration beyond a 128-KB BIOS is inevitable. Already, some vendors have adopted code compression of BIOS in order to adhere to this 128-KB space limitation. This is a viable alternative that requires additional code decompression algorithms and consumes additional RAM space to store the full BIOS. Fortunately, Intel provides a secure means of code storage as well as a built-in growth path with its boot block architecture.

Anyimi, 5.1

Anyimi

"preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and"

Claim 1.3

Page 14 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this claim limitation:</p> <p style="padding-left: 40px;">Today, PnP BIOS requirements may extend beyond 128 KB. A standard system BIOS consumes roughly 64 KB; PnP support is another 12 KB; automatic power management support adds 2 to 10 KB; PCI (Peripheral Components Interconnect) extensions hoard some 20 KB of the BIOS; and on-board VGA (Video Graphics Adapter) controllers utilize an extra 30 KB to 40 KB of space. The potential size of the BIOS for such a system is almost 150 KB. Although most of this code may be compressed, certain code segments cannot; besides even compression has its limits. Since new developments for the PC show no signs of abatement, it seems clear that a means of updating as well as expanding BIOS quickly and easily has become a necessity. Plug and Play is only one of the many technologies that can be implemented better with flash. As users realize the benefits of PnP, the demand generated will drive the number of Plug and Play systems upward.</p> <p>Anyimi, 2.2</p>	

Anyimi

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi




Figure 3. Possible PnP/Non-PnP BIOS ISA Add-In Card Configuration Flow. Note the importance of the ESCD in the Plug and Play Configuration Flow

Anyimi, Fig. 3

Anyimi

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Furthermore, the PnP BIOS is capable of event management. Through its event management interfaces, the PnP BIOS can alert the system about new devices, like a notebook docking station, added or removed during runtime.

The POST procedure of the PnP BIOS identifies, tests, and configures the system before passing control to the operating system. The POST process must maintain previous POST compatibility, configure all legacy devices known to the PnP BIOS, arbitrate resources, initialize the IPL (Initial Program Load—this is how the operating system is launched), and support both PnP and non-PnP operating systems. Upon completion of the POST process, the BIOS attempts to have all necessary system devices initialized and enabled before the operating system is loaded; the PnP BIOS aspires further to provide the operating system a conflict-free environment in which to boot.

Anyimi, 3.2

Without an ESCD, the PnP BIOS must perform resource allocation as well as conflict detection and resolution each and every time the system is booted, and any locking of devices must be done by the supporting PnP operating system. Although the need for nonvolatile storage cannot be disputed, the amount of storage required depends on whether or not the PnP system needs real time updates. Ultimately, it will be decided by the methodology selected for resource management. A static or dynamic allocation scheme requires a fixed

amount of nonvolatile memory for the ESCD and other BIOS parameters. A combined scheme for allocation constantly adds or removes from the ESCD data structure. Other parameters may need to be updated as a result. Regardless of the storage method chosen, the BIOS must know how to resolve any untimely interruption of a crucial system or BIOS function. The underlying mechanism for appeasing all these requirements is flash, and Intel's boot block flash is the solution for today's demands and tomorrow's inclinations.

Anyimi, 3.2

Anyimi

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 17 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Figure 1 showed that either a 1-Mb or 2-Mb flash device can be used to implement BIOS. The choice of device depends on the contents of the BIOS and the level of sophistication desired in the design. The 1-Mb boot block flash memory is an established standard for implementing flash BIOS, not just for PnP. However, more BIOS space will be needed to support standardization of current features (like power management and virus aids) and impending future enhancements (like Windows 95 and Desktop Management Interfaces*, DMI). As consumers clamor for "more bang for the buck," more features and functions will be integrated into the standard PC. The migration beyond a 128-KB BIOS is inevitable. Already, some vendors have adopted code compression of BIOS in order to adhere to this 128-KB space limitation. This is a viable alternative that requires additional code decompression algorithms and consumes additional RAM space to store the full BIOS. Fortunately, Intel provides a secure means of code storage as well as a built-in growth path with its boot block architecture.

Anyimi, 5.1

Anyimi

"servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache."

Claim 1.4

Page 18 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p> <p><i>See also</i></p> <p>Perhaps you are wondering why flash is the medium of choice advocated in this application note as the means for storing system BIOS, particularly for Plug and Play? From a PC user’s perspective, a PnP flash BIOS enables users to install new hardware without having to call the support number. This translates to ease-of-use:</p> <ul style="list-style-type: none"> • Easily updatable code assuring optimal BIOS performance • No need to edit the CONFIG.SYS file. • No need to determine system type and match, somehow, to jumper settings. • No need to investigate available system resources and muddle through reassigning them. • No need to fiddle with system memory reallocation. • No need to buy a new system every time something changes (increases system’s useful lifespan). <p>Anyimi, 2.0</p>	

Anyimi

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

For a system to be fully PnP-compliant, four basic elements are required:

1. System/PnP BIOS
2. PnP operating system
3. PnP hardware devices
4. PnP application software

Anyimi, 3.1




Figure 2. Plug and Play Software Architecture Components.
Note the many layers that depend on the ESCD. The parameter blocks of the boot block flash memory enable this nonvolatile storage capability of Plug and Play.

Anyimi, Fig. 2

The Intel boot block (BB) flash memory products are particularly well suited for BIOS applications. Boot block flash is segmented into a lockable boot block, two parameter blocks and one or more main blocks. All boot

Anyimi

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

block devices are manufactured on Intel's ETOX™ flash memory process technology. An on-chip Write State Machine (WSM) provides automated program and erase algorithms with an SRAM-compatible write interface. The key feature of the boot block architecture that differentiates it from other flash memories is its hardware-lockable boot block, which allows system recovery from fatal crashes. Additional features of boot block flash include:

- Hardware write protection via pin
- Hardware locking of boot block
- Hardware pin for system reset during write
- High performance reads (for speedy access to data)
- Deep power-down mode (a key feature for "green" PCs)
- Extended cycling capability (100,000 block/erase cycles)

Anyimi, 4.0

Anyimi

"The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof."

Claim 2

Page 21 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p>The following items are required to have an ISW capable system for updating the PnP BIOS:</p> <ul style="list-style-type: none"> • Microprocessor or controller (to control the reprogramming process) • PnP BIOS boot code, communications software, and PnP BIOS update algorithm • Data import capability (floppy disk, serial, network, etc.) • Vpp generator or regulator (12V products only) <p>Anyimi, 5.3.2.1</p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>4. The method of claim 1, further comprising updating the list of boot data.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “updating the list of boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p> <p><i>See also</i></p> <p>Anyimi discloses this claim limitation:</p> <p>Plug and Play can make the usual experience of adding new functionality to an existing system as easy as:</p> <ol style="list-style-type: none"> 1. Turn the system off. 2. Insert the new device. 3. Turn the system on. <p>PnP flash BIOS can also extend the life of the PC. By enabling simple updates to the BIOS (simply insert the upgrade disk and the software programs the new BIOS), the user can get more out of their PC investment.</p> <p>Anyimi, 1.0</p>	

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi




Figure 3. Possible PnP/Non-PnP BIOS ISA Add-In Card Configuration Flow. Note the importance of the ESCD in the Plug and Play Configuration Flow

Anyimi, Fig. 3

Furthermore, the PnP BIOS is capable of event management. Through its event management interfaces, the PnP BIOS can alert the system about new devices, like a notebook docking station, added or removed during runtime.

The POST procedure of the PnP BIOS identifies, tests, and configures the system before passing control to the operating system. The POST process must maintain previous POST compatibility, configure all legacy devices known to the PnP BIOS, arbitrate resources, initialize the IPL (Initial Program Load—this is how the operating system is launched), and support both PnP and non-PnP operating systems. Upon completion of the POST process, the BIOS attempts to have all necessary system devices initialized and enabled before the operating system is loaded; the PnP BIOS aspires further to provide the operating system a conflict-free environment in which to boot.

Anyimi, 3.2

Anyimi

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 24 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Without an ESCD, the PnP BIOS must perform resource allocation as well as conflict detection and resolution each and every time the system is booted, and any locking of devices must be done by the supporting PnP operating system. Although the need for nonvolatile storage cannot be disputed, the amount of storage required depends on whether or not the PnP system needs real time updates. Ultimately, it will be decided by the methodology selected for resource management. A static or dynamic allocation scheme requires a fixed

amount of nonvolatile memory for the ESCD and other BIOS parameters. A combined scheme for allocation constantly adds or removes from the ESCD data structure. Other parameters may need to be updated as a result. Regardless of the storage method chosen, the BIOS must know how to resolve any untimely interruption of a crucial system or BIOS function. The underlying mechanism for appeasing all these requirements is flash, and Intel's boot block flash is the solution for today's demands and tomorrow's inclinations.

Anyimi, 3.2

Figure 1 showed that either a 1-Mb or 2-Mb flash device can be used to implement BIOS. The choice of device depends on the contents of the BIOS and the level of sophistication desired in the design. The 1-Mb boot block flash memory is an established standard for implementing flash BIOS, not just for PnP. However, more BIOS space will be needed to support standardization of current features (like power management and virus aids) and impending future enhancements (like Windows 95 and Desktop Management Interfaces*, DMI). As consumers clamor for "more bang for the buck," more features and functions will be integrated into the standard PC. The migration beyond a 128-KB BIOS is inevitable. Already, some vendors have adopted code compression of BIOS in order to adhere to this 128-KB space limitation. This is a viable alternative that requires additional code decompression algorithms and consumes additional RAM space to store the full BIOS. Fortunately, Intel provides a secure means of code storage as well as a built-in growth path with its boot block architecture.

Anyimi, 5.1

Anyimi

"The method of claim 1, further comprising updating the list of boot data."

Claim 4

Page 25 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Anyimi

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 27 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Anyimi, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Anyimi

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>7.1 a digital signal processor (DSP) or controller;</p>	<p>Anyimi, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p>The following items are required to have an ISW capable system for updating the PnP BIOS:</p> <ul style="list-style-type: none"> • Microprocessor or controller (to control the reprogramming process) • PnP BIOS boot code, communications software, and PnP BIOS update algorithm • Data import capability (floppy disk, serial, network, etc.) • Vpp generator or regulator (12V products only) <p>Anyimi, 5.3.2.1</p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

7.2 a cache memory device; and;	Anyimi, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Anyimi, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Anyimi

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 31 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Anyimi, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Anyimi, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Anyimi

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 33 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Anyimi discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

Perhaps you are wondering why flash is the medium of choice advocated in this application note as the means for storing system BIOS, particularly for Plug and Play? From a PC user’s perspective, a PnP flash BIOS enables users to install new hardware without having to call the support number. This translates to ease-of-use:

- Easily updatable code assuring optimal BIOS performance
- No need to edit the CONFIG.SYS file.
- No need to determine system type and match, somehow, to jumper settings.
- No need to investigate available system resources and muddle through reassigning them.
- No need to fiddle with system memory reallocation.
- No need to buy a new system every time something changes (increases system’s useful lifespan).

Anyimi, 2.0

Anyimi

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

For a system to be fully PnP-compliant, four basic elements are required:

1. System/PnP BIOS
2. PnP operating system
3. PnP hardware devices
4. PnP application software

Anyimi, 3.1




Figure 2. Plug and Play Software Architecture Components.
Note the many layers that depend on the ESCD. The parameter blocks of the boot block flash memory enable this nonvolatile storage capability of Plug and Play.

Anyimi, Fig. 2

The Intel boot block (BB) flash memory products are particularly well suited for BIOS applications. Boot block flash is segmented into a lockable boot block, two parameter blocks and one or more main blocks. All boot

Anyimi

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

block devices are manufactured on Intel's ETOX™ flash memory process technology. An on-chip Write State Machine (WSM) provides automated program and erase algorithms with an SRAM-compatible write interface. The key feature of the boot block architecture that differentiates it from other flash memories is its hardware-lockable boot block, which allows system recovery from fatal crashes. Additional features of boot block flash include:

- Hardware write protection via pin
- Hardware locking of boot block
- Hardware pin for system reset during write
- High performance reads (for speedy access to data)
- Deep power-down mode (a key feature for "green" PCs)
- Extended cycling capability (100,000 block/erase cycles)

Anyimi, 4.0

Anyimi

"The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data"

Claim 8

Page 36 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

9.1 maintaining a list of application data associated with an application program;	Anyimi, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Anyimi, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Anyimi discloses this limitation:

See Claims 1.3, 2, and 8 above.

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Anyimi discloses this limitation:

See Claims 1.4, 2, and 8 above.

See also

Perhaps you are wondering why flash is the medium of choice advocated in this application note as the means for storing system BIOS, particularly for Plug and Play? From a PC user’s perspective, a PnP flash BIOS enables users to install new hardware without having to call the support number. This translates to ease-of-use:

- Easily updatable code assuring optimal BIOS performance
- No need to edit the CONFIG.SYS file.
- No need to determine system type and match, somehow, to jumper settings.
- No need to investigate available system resources and muddle through reassigning them.
- No need to fiddle with system memory reallocation.
- No need to buy a new system every time something changes (increases system’s useful lifespan).

Anyimi, 2.0

Anyimi

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

For a system to be fully PnP-compliant, four basic elements are required:

1. System/PnP BIOS
2. PnP operating system
3. PnP hardware devices
4. PnP application software

Anyimi, 3.1




Figure 2. Plug and Play Software Architecture Components.
Note the many layers that depend on the ESCD. The parameter blocks of the boot block flash memory enable this nonvolatile storage capability of Plug and Play.

Anyimi, Fig. 2

The Intel boot block (BB) flash memory products are particularly well suited for BIOS applications. Boot block flash is segmented into a lockable boot block, two parameter blocks and one or more main blocks. All boot

Anyimi

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 40 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

block devices are manufactured on Intel's ETOX™ flash memory process technology. An on-chip Write State Machine (WSM) provides automated program and erase algorithms with an SRAM-compatible write interface. The key feature of the boot block architecture that differentiates it from other flash memories is its hardware-lockable boot block, which allows system recovery from fatal crashes. Additional features of boot block flash include:

- Hardware write protection via pin
- Hardware locking of boot block
- Hardware pin for system reset during write
- High performance reads (for speedy access to data)
- Deep power-down mode (a key feature for "green" PCs)
- Extended cycling capability (100,000 block/erase cycles)

Anyimi, 4.0

Anyimi

"servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data"

Claim 9.3

Page 41 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p style="padding-left: 40px;">Plug and Play can make the usual experience of adding new functionality to an existing system as easy as:</p> <ol style="list-style-type: none"> 1. Turn the system off. 2. Insert the new device. 3. Turn the system on. <p style="padding-left: 40px;">PnP flash BIOS can also extend the life of the PC. By enabling simple updates to the BIOS (simply insert the upgrade disk and the software programs the new BIOS), the user can get more out of their PC investment.</p> <p>Anyimi, 1.0</p> <p>3.1 PnP Components</p> <p>For a system to be fully PnP-compliant, four basic elements are required:</p> <ol style="list-style-type: none"> 1. System/PnP BIOS 2. PnP operating system 3. PnP hardware devices 4. PnP application software <p>Anyimi, 3.1</p>	


Anyimi

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi



Anyimi

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 43 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi




Figure 3. Possible PnP/Non-PnP BIOS ISA Add-In Card Configuration Flow. Note the importance of the ESCD in the Plug and Play Configuration Flow

Anyimi, Fig. 3

Furthermore, the PnP BIOS is capable of event management. Through its event management interfaces, the PnP BIOS can alert the system about new devices, like a notebook docking station, added or removed during runtime.

The POST procedure of the PnP BIOS identifies, tests, and configures the system before passing control to the operating system. The POST process must maintain previous POST compatibility, configure all legacy devices known to the PnP BIOS, arbitrate resources, initialize the IPL (Initial Program Load—this is how the operating system is launched), and support both PnP and non-PnP operating systems. Upon completion of the POST process, the BIOS attempts to have all necessary system devices initialized and enabled before the operating system is loaded; the PnP BIOS aspires further to provide the operating system a conflict-free environment in which to boot.

Anyimi, 3.2

Anyimi

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 44 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Without an ESCD, the PnP BIOS must perform resource allocation as well as conflict detection and resolution each and every time the system is booted, and any locking of devices must be done by the supporting PnP operating system. Although the need for nonvolatile storage cannot be disputed, the amount of storage required depends on whether or not the PnP system needs real time updates. Ultimately, it will be decided by the methodology selected for resource management. A static or dynamic allocation scheme requires a fixed

amount of nonvolatile memory for the ESCD and other BIOS parameters. A combined scheme for allocation constantly adds or removes from the ESCD data structure. Other parameters may need to be updated as a result. Regardless of the storage method chosen, the BIOS must know how to resolve any untimely interruption of a crucial system or BIOS function. The underlying mechanism for appeasing all these requirements is flash, and Intel's boot block flash is the solution for today's demands and tomorrow's inclinations.

Anyimi, 3.2

Figure 1 showed that either a 1-Mb or 2-Mb flash device can be used to implement BIOS. The choice of device depends on the contents of the BIOS and the level of sophistication desired in the design. The 1-Mb boot block flash memory is an established standard for implementing flash BIOS, not just for PnP. However, more BIOS space will be needed to support standardization of current features (like power management and virus aids) and impending future enhancements (like Windows 95 and Desktop Management Interfaces*, DMI). As consumers clamor for "more bang for the buck," more features and functions will be integrated into the standard PC. The migration beyond a 128-KB BIOS is inevitable. Already, some vendors have adopted code compression of BIOS in order to adhere to this 128-KB space limitation. This is a viable alternative that requires additional code decompression algorithms and consumes additional RAM space to store the full BIOS. Fortunately, Intel provides a secure means of code storage as well as a built-in growth path with its boot block architecture.

Anyimi, 5.1

Anyimi

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device"

Claim 10

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p style="padding-left: 40px;">Today, PnP BIOS requirements may extend beyond 128 KB. A standard system BIOS consumes roughly 64 KB; PnP support is another 12 KB; automatic power management support adds 2 to 10 KB; PCI (Peripheral Components Interconnect) extensions hoard some 20 KB of the BIOS; and on-board VGA (Video Graphics Adapter) controllers utilize an extra 30 KB to 40 KB of space. The potential size of the BIOS for such a system is almost 150 KB. Although most of this code may be compressed, certain code segments cannot; besides even compression has its limits. Since new developments for the PC show no signs of abatement, it seems clear that a means of updating as well as expanding BIOS quickly and easily has become a necessity. Plug and Play is only one of the many technologies that can be implemented better with flash. As users realize the benefits of PnP, the demand generated will drive the number of Plug and Play systems upward.</p> <p>Anyimi, 2.2</p>	

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi




Figure 3. Possible PnP/Non-PnP BIOS ISA Add-In Card Configuration Flow. Note the importance of the ESCD in the Plug and Play Configuration Flow

Anyimi, Fig. 3

Furthermore, the PnP BIOS is capable of event management. Through its event management interfaces, the PnP BIOS can alert the system about new devices, like a notebook docking station, added or removed during runtime.

The POST procedure of the PnP BIOS identifies, tests, and configures the system before passing control to the operating system. The POST process must maintain previous POST compatibility, configure all legacy devices known to the PnP BIOS, arbitrate resources, initialize the IPL (Initial Program Load—this is how the operating system is launched), and support both PnP and non-PnP operating systems. Upon completion of the POST process, the BIOS attempts to have all necessary system devices initialized and enabled before the operating system is loaded; the PnP BIOS aspires further to provide the operating system a conflict-free environment in which to boot.

Anyimi, 3.2

Anyimi

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 47 of 71

Appendix A25

Invalidity of U.S. Patent 7,181,608 based on Anyimi

Without an ESCD, the PnP BIOS must perform resource allocation as well as conflict detection and resolution each and every time the system is booted, and any locking of devices must be done by the supporting PnP operating system. Although the need for nonvolatile storage cannot be disputed, the amount of storage required depends on whether or not the PnP system needs real time updates. Ultimately, it will be decided by the methodology selected for resource management. A static or dynamic allocation scheme requires a fixed

amount of nonvolatile memory for the ESCD and other BIOS parameters. A combined scheme for allocation constantly adds or removes from the ESCD data structure. Other parameters may need to be updated as a result. Regardless of the storage method chosen, the BIOS must know how to resolve any untimely interruption of a crucial system or BIOS function. The underlying mechanism for appeasing all these requirements is flash, and Intel's boot block flash is the solution for today's demands and tomorrow's inclinations.

Anyimi, 3.2

Figure 1 showed that either a 1-Mb or 2-Mb flash device can be used to implement BIOS. The choice of device depends on the contents of the BIOS and the level of sophistication desired in the design. The 1-Mb boot block flash memory is an established standard for implementing flash BIOS, not just for PnP. However, more BIOS space will be needed to support standardization of current features (like power management and virus aids) and impending future enhancements (like Windows 95 and Desktop Management Interfaces*, DMI). As consumers clamor for "more bang for the buck," more features and functions will be integrated into the standard PC. The migration beyond a 128-KB BIOS is inevitable. Already, some vendors have adopted code compression of BIOS in order to adhere to this 128-KB space limitation. This is a viable alternative that requires additional code decompression algorithms and consumes additional RAM space to store the full BIOS. Fortunately, Intel provides a secure means of code storage as well as a built-in growth path with its boot block architecture.

Anyimi, 5.1

Anyimi

"The method of claim 1, wherein the decompressing is provided by a data compression engine."

Claim 11

Page 48 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Anyimi discloses this limitation:

See Claims 10 and 11 above.

Anyimi

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Anyimi, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Anyimi discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Anyimi, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Anyimi, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1.3, 1.4, and 15 above.</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Anyimi, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Anyimi, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

22.1 maintaining a list of boot data used for booting a computer system;.	Anyimi, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

22.2 initializing a central processing unit of the computer system;	Anyimi, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;</p>	<p>Anyimi, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Anyimi

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 57 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Anyimi, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtme contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Anyimi

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 58 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Anyimi

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 60 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Anyimi, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

27.1 a boot device..	Anyimi, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

27.2 a processor..	Anyimi, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

27.3 cache memory; and.	Anyimi, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above</p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

27.4 non-volatile memory for storing logic code for use by the processor,..	Anyimi, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Anyimi, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Anyimi, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Anyimi, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Anyimi, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above</i></p>	

Anyimi

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 69 of 71

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Anyimi, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Anyimi discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A25
Invalidity of U.S. Patent 7,181,608 based on Anyimi

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Anyimi, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Anyimi discloses this limitation:

See Claims 16 and 27 above

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

The publication D. Bennett, "Booting Linux from EPROM," Linux Journal, January 1997 ("Bennett") invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 ("the '608 Patent") pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime's proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the '608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Bennett, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this claim limitation:</p> <p>System Operation</p> <p>For booting, two options were considered:</p> <ul style="list-style-type: none">• booting DOS, then running the loadlin program (to load Linux) from autoexec.bat• installing LILO and booting Linux directly <p>The advantage of the second option would be a slightly shorter boot time. However, we implemented the first option, because we wanted to use a programmable keyboard—the software for programming the keyboard runs under DOS.</p> <p>Bennett, 1</p> <p>When deciding how to implement the EPROM device driver, the first idea was to create an image of a disk in the EPROM. This would provide a RAM disk of the same size as the EPROM, 3.5MB in this case (the DOS portion of the SSD takes 1/2 MB). Instead, to allow a larger RAM disk, a compressed disk image is used. The compression used is simple—any sectors which are identical are only stored once. The primary advantage this gives is blank areas of the disk image don’t need to take up EPROM space. Listing 1 shows the SSD disk compression used.</p> <p>Bennett, 1</p>	

Bennett
“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

The boot sequence is:

-
- Power up and run memory tests
-
- load DOS which executes AUTOEXEC.BAT
 -
 - run the keyboard programming application
 -
 - run loadlin—this reads a linux kernel from the DOS disk & executes it
-
- the linux kernel takes over
-
- load the RAM disk from the EPROM disk
-
- switch the root file system to the RAM disk
-
- init will read inittab which executes dboot instead of getty
-
- the operator interface application is started

Bennett, 2

The first phase of disk image development was identifying the required and the desired items. The first step was to come up with a minimal system and then add the items required for the operator interface. Not being a Unix expert, coming up with the minimal system ended up being something of a trial and error process. I started with what I thought was needed, then tried running it. When an error occurred because of a missing program or library, that file was added. This process went on until the system ran happily.

The bulk of this was done by copying files from the “full” Linux partition to the 6MB partition, booting DOS and using the loadlin line:

```
loadlin zimage root=/dev/hda2 ro
```

Bennett, 3

Once the system was fairly stable, the 6MB partition was loaded into the RAM disk. This is very similar to how the RAM disk is loaded from EPROM, but development went faster since EPROMs weren't being programmed. To test the system without programming EPROMs, the system booted DOS and ran loadlin with the line:

```
loadlin zimage root=/dev/hda2 ramdisk=6144 ro
```

Because of the modification to ramdisk.c, the /dev/hda2 disk image is loaded into the RAM disk, then the root file system is switched to the RAM disk. The process of refining the disk image continues until everything is “perfect”.

Bennett, 4

Bennett

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Bennett, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this claim limitation:</p> <p>System Operation</p> <p>For booting, two options were considered:</p> <ul style="list-style-type: none">• booting DOS, then running the loadlin program (to load Linux) from autoexec.bat• installing LILO and booting Linux directly <p>The advantage of the second option would be a slightly shorter boot time. However, we implemented the first option, because we wanted to use a programmable keyboard—the software for programming the keyboard runs under DOS.</p> <p>Bennett, 1</p> <p>When deciding how to implement the EPROM device driver, the first idea was to create an image of a disk in the EPROM. This would provide a RAM disk of the same size as the EPROM, 3.5MB in this case (the DOS portion of the SSD takes 1/2 MB). Instead, to allow a larger RAM disk, a compressed disk image is used. The compression used is simple—any sectors which are identical are only stored once. The primary advantage this gives is blank areas of the disk image don’t need to take up EPROM space. Listing 1 shows the SSD disk compression used.</p> <p>Bennett, 1</p>	

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

The boot sequence is:

-
- Power up and run memory tests
-
- load DOS which executes AUTOEXEC.BAT
 -
 - run the keyboard programming application
 -
 - run loadlin—this reads a linux kernel from the DOS disk & executes it
-
- the linux kernel takes over
-
- load the RAM disk from the EPROM disk
-
- switch the root file system to the RAM disk
-
- init will read inittab which executes dboot instead of getty
-
- the operator interface application is started

Bennett, 2

The first phase of disk image development was identifying the required and the desired items. The first step was to come up with a minimal system and then add the items required for the operator interface. Not being a Unix expert, coming up with the minimal system ended up being something of a trial and error process. I started with what I thought was needed, then tried running it. When an error occurred because of a missing program or library, that file was added. This process went on until the system ran happily.

The bulk of this was done by copying files from the “full” Linux partition to the 6MB partition, booting DOS and using the loadlin line:

```
loadlin zimage root=/dev/hda2 ro
```

Bennett, 3

Once the system was fairly stable, the 6MB partition was loaded into the RAM disk. This is very similar to how the RAM disk is loaded from EPROM, but development went faster since EPROMs weren't being programmed. To test the system without programming EPROMs, the system booted DOS and ran loadlin with the line:

```
loadlin zimage root=/dev/hda2 ramdisk=6144 ro
```

Because of the modification to ramdisk.c, the /dev/hda2 disk image is loaded into the RAM disk, then the root file system is switched to the RAM disk. The process of refining the disk image continues until everything is “perfect”.

Bennett, 4

Bennett

“maintaining a list of boot data used for booting a computer system;”

Claim 1.1

Page 5 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

1.2 initializing a central processing unit of the computer system;	Bennett, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this claim limitation:</p> <p>System Operation</p> <p>For booting, two options were considered:</p> <ul style="list-style-type: none">• booting DOS, then running the loadlin program (to load Linux) from autoexec.bat• installing LILO and booting Linux directly <p>The advantage of the second option would be a slightly shorter boot time. However, we implemented the first option, because we wanted to use a programmable keyboard—the software for programming the keyboard runs under DOS.</p> <p>Bennett, 1</p>	

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

The boot sequence is:

- Power up and run memory tests
- load DOS which executes AUTOEXEC.BAT
 - run the keyboard programming application
 - run loadlin--this reads a linux kernel from the DOS disk & executes it
- the linux kernel takes over
- load the RAM disk from the EPROM disk
- switch the root file system to the RAM disk
- init will read inittab which executes dboot instead of getty
- the operator interface application is started

Bennett, 2

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Bennett, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this claim limitation:</p> <p>System Operation</p> <p>For booting, two options were considered:</p> <ul style="list-style-type: none"> • booting DOS, then running the loadlin program (to load Linux) from autoexec.bat • installing LILO and booting Linux directly <p>The advantage of the second option would be a slightly shorter boot time. However, we implemented the first option, because we wanted to use a programmable keyboard—the software for programming the keyboard runs under DOS.</p> <p>Bennett, 1</p> <p>When deciding how to implement the EPROM device driver, the first idea was to create an image of a disk in the EPROM. This would provide a RAM disk of the same size as the EPROM, 3.5MB in this case (the DOS portion of the SSD takes 1/2 MB). Instead, to allow a larger RAM disk, a compressed disk image is used. The compression used is simple—any sectors which are identical are only stored once. The primary advantage this gives is blank areas of the disk image don’t need to take up EPROM space. Listing 1 shows the SSD disk compression used.</p> <p>Bennett, 1</p>	

Bennett

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 8 of 56

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

The boot sequence is:

-
- Power up and run memory tests
-
- load DOS which executes AUTOEXEC.BAT
 -
 - run the keyboard programming application
 -
 - run loadlin—this reads a linux kernel from the DOS disk & executes it
-
- the linux kernel takes over
-
- load the RAM disk from the EPROM disk
-
- switch the root file system to the RAM disk
-
- init will read inittab which executes dboot instead of getty
-
- the operator interface application is started

Bennett, 2

The first phase of disk image development was identifying the required and the desired items. The first step was to come up with a minimal system and then add the items required for the operator interface. Not being a Unix expert, coming up with the minimal system ended up being something of a trial and error process. I started with what I thought was needed, then tried running it. When an error occurred because of a missing program or library, that file was added. This process went on until the system ran happily.

The bulk of this was done by copying files from the “full” Linux partition to the 6MB partition, booting DOS and using the loadlin line:

```
loadlin zimage root=/dev/hda2 ro
```

Bennett, 3

Once the system was fairly stable, the 6MB partition was loaded into the RAM disk. This is very similar to how the RAM disk is loaded from EPROM, but development went faster since EPROMs weren't being programmed. To test the system without programming EPROMs, the system booted DOS and ran loadlin with the line:

```
loadlin zimage root=/dev/hda2 ramdisk=6144 ro
```

Because of the modification to ramdisk.c, the /dev/hda2 disk image is loaded into the RAM disk, then the root file system is switched to the RAM disk. The process of refining the disk image continues until everything is “perfect”.

Bennett, 4

Bennett

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Bennett, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this claim limitation:</p> <p>System Operation</p> <p>For booting, two options were considered:</p> <ul style="list-style-type: none"> • booting DOS, then running the loadlin program (to load Linux) from autoexec.bat • installing LILO and booting Linux directly <p>The advantage of the second option would be a slightly shorter boot time. However, we implemented the first option, because we wanted to use a programmable keyboard—the software for programming the keyboard runs under DOS.</p> <p>Bennett, 1</p> <p>When deciding how to implement the EPROM device driver, the first idea was to create an image of a disk in the EPROM. This would provide a RAM disk of the same size as the EPROM, 3.5MB in this case (the DOS portion of the SSD takes 1/2 MB). Instead, to allow a larger RAM disk, a compressed disk image is used. The compression used is simple—any sectors which are identical are only stored once. The primary advantage this gives is blank areas of the disk image don’t need to take up EPROM space. Listing 1 shows the SSD disk compression used.</p>	

Bennett

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

Bennett, 1

The boot sequence is:

-
- Power up and run memory tests
-
- load DOS which executes AUTOEXEC.BAT
-
- run the keyboard programming application
-
- run loadlin—this reads a linux kernel from the DOS disk & executes it
-
- the linux kernel takes over
-
- load the RAM disk from the EPROM disk
-
- switch the root file system to the RAM disk
-
- init will read inittab which executes dboot instead of getty
-
- the operator interface application is started

Bennett, 2

The first phase of disk image development was identifying the required and the desired items. The first step was to come up with a minimal system and then add the items required for the operator interface. Not being a Unix expert, coming up with the minimal system ended up being something of a trial and error process. I started with what I thought was needed, then tried running it. When an error occurred because of a missing program or library, that file was added. This process went on until the system ran happily.

The bulk of this was done by copying files from the “full” Linux partition to the 6MB partition, booting DOS and using the loadlin line:

```
loadlin zimage root=/dev/hda2 ro
```

Bennett, 3

Once the system was fairly stable, the 6MB partition was loaded into the RAM disk. This is very similar to how the RAM disk is loaded from EPROM, but development went faster since EPROMs weren't being programmed. To test the system without programming EPROMs, the system booted DOS and ran loadlin with the line:

```
loadlin zimage root=/dev/hda2 ramdisk=6144 ro
```

Because of the modification to ramdisk.c, the /dev/hda2 disk image is loaded into the RAM disk, then the root file system is switched to the RAM disk. The process of refining the disk image continues until everything is “perfect”.

Bennett, 4

Bennett

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Bennett, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Bennett discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

This is a quick look at making Linux bootable from EPROM on a 486 single board computer.

This article describes one way to run Linux in an embedded system with no hard disk. The application described is an Operator Interface in a monitor and display system developed by Boeing Flight Test. The airborne environment requires something fairly rugged which can withstand common power interruptions. To meet these requirements we decided to build the operator interface without a hard disk.

Bennett, 1

Bennett

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

In order to automatically run the operator interface application, a program was written to replace getty. This program (dboot.c) will run login for a given user, and set the stdin, stdout and stderr to the specified virtual console.

The boot sequence is:

- Power up and run memory tests
- load DOS which executes AUTOEXEC.BAT
 - run the keyboard programming application
 - run loadlin—this reads a linux kernel from the DOS disk & executes it
- the linux kernel takes over
- load the RAM disk from the EPROM disk
- switch the root file system to the RAM disk
- init will read inittab which executes dboot instead of getty
- the operator interface application is started

Bennett, 2

Bennett

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 13 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Bennett, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Bennett

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 14 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

4. The method of claim 1, further comprising updating the list of boot data.	Bennett, as evidenced by the example citations below, discloses “updating the list of boot data.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Bennett

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 15 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Bennett, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Bennett, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p>	

Bennett

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 17 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Bennett, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Bennett

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

7.1 a digital signal processor (DSP) or controller;	Bennett, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

7.2 a cache memory device; and;	Bennett, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system

Bennett, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Bennett discloses this limitation:

See Claims 1.1, 1.3, 2, 3, and 7.1 above.

Bennett

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 21 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Bennett, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Bennett

“for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system”

Claim 7.3.2

Page 22 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Bennett, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Bennett

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Bennett, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Bennett discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

This is a quick look at making Linux bootable from EPROM on a 486 single board computer.

This article describes one way to run Linux in an embedded system with no hard disk. The application described is an Operator Interface in a monitor and display system developed by Boeing Flight Test. The airborne environment requires something fairly rugged which can withstand common power interruptions. To meet these requirements we decided to build the operator interface without a hard disk.

Bennett, 1

Bennett

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

In order to automatically run the operator interface application, a program was written to replace getty. This program (dboot.c) will run login for a given user, and set the stdin, stdout and stderr to the specified virtual console.

The boot sequence is:

- Power up and run memory tests
- load DOS which executes AUTOEXEC.BAT
 - run the keyboard programming application
 - run loadlin—this reads a linux kernel from the DOS disk & executes it
- the linux kernel takes over
- load the RAM disk from the EPROM disk
- switch the root file system to the RAM disk
- init will read inittab which executes dboot instead of getty
- the operator interface application is started

Bennett, 2

Bennett

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 25 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

9.1 maintaining a list of application data associated with an application program;	Bennett, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See</i> Claims 1.1, 2, and 8 above.</p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Bennett, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Bennett discloses this limitation:

See Claims 1.3, 2, and 8 above.

Bennett

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 27 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Bennett, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claims 1.4, 2, and 8 above.</i></p> <p><i>See also</i></p> <p><i>This is a quick look at making Linux bootable from EPROM on a 486 single board computer.</i></p> <p>This article describes one way to run Linux in an embedded system with no hard disk. The application described is an Operator Interface in a monitor and display system developed by Boeing Flight Test. The airborne environment requires something fairly rugged which can withstand common power interruptions. To meet these requirements we decided to build the operator interface without a hard disk.</p> <p>Bennett, 1</p>	

Bennett

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

In order to automatically run the operator interface application, a program was written to replace getty. This program (dboot.c) will run login for a given user, and set the stdin, stdout and stderr to the specified virtual console.

The boot sequence is:

- Power up and run memory tests
- load DOS which executes AUTOEXEC.BAT
 - run the keyboard programming application
 - run loadlin—this reads a linux kernel from the DOS disk & executes it
- the linux kernel takes over
- load the RAM disk from the EPROM disk
- switch the root file system to the RAM disk
- init will read inittab which executes dboot instead of getty
- the operator interface application is started

Bennett, 2

Bennett

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 29 of 56

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Bennett, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Bennett discloses this limitation:

Bennett discloses this claim limitation:

System Operation

For booting, two options were considered:

- booting DOS, then running the loadlin program (to load Linux) from autoexec.bat
- installing LILO and booting Linux directly

The advantage of the second option would be a slightly shorter boot time. However, we implemented the first option, because we wanted to use a programmable keyboard—the software for programming the keyboard runs under DOS.

Bennett, 1

When deciding how to implement the EPROM device driver, the first idea was to create an image of a disk in the EPROM. This would provide a RAM disk of the same size as the EPROM, 3.5MB in this case (the DOS portion of the SSD takes 1/2 MB). Instead, to allow a larger RAM disk, a compressed disk image is used. The compression used is simple—any sectors which are identical are only stored once. The primary advantage this gives is blank areas of the disk image don’t need to take up EPROM space. Listing 1 shows the SSD disk compression used.

Bennett, 1

Bennett

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

The boot sequence is:

- Power up and run memory tests
- load DOS which executes AUTOEXEC.BAT
- run the keyboard programming application
- run loadlin—this reads a linux kernel from the DOS disk & executes it
- the linux kernel takes over
- load the RAM disk from the EPROM disk
- switch the root file system to the RAM disk
- init will read inittab which executes dboot instead of getty
- the operator interface application is started

Bennett, 2

The first phase of disk image development was identifying the required and the desired items. The first step was to come up with a minimal system and then add the items required for the operator interface. Not being a Unix expert, coming up with the minimal system ended up being something of a trial and error process. I started with what I thought was needed, then tried running it. When an error occurred because of a missing program or library, that file was added. This process went on until the system ran happily.

The bulk of this was done by copying files from the “full” Linux partition to the 6MB partition, booting DOS and using the loadlin line:

```
loadlin zimage root=/dev/hda2 ro
```

Bennett, 3

Once the system was fairly stable, the 6MB partition was loaded into the RAM disk. This is very similar to how the RAM disk is loaded from EPROM, but development went faster since EPROMs weren't being programmed. To test the system without programming EPROMs, the system booted DOS and ran loadlin with the line:

```
loadlin zimage root=/dev/hda2 ramdisk=6144 ro
```

Because of the modification to ramdisk.c, the /dev/hda2 disk image is loaded into the RAM disk, then the root file system is switched to the RAM disk. The process of refining the disk image continues until everything is “perfect”.

Bennett, 4

Bennett

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Bennett, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p>Bennett discloses this claim limitation:</p> <p>System Operation</p> <p>For booting, two options were considered:</p> <ul style="list-style-type: none"> • booting DOS, then running the loadlin program (to load Linux) from autoexec.bat • installing LILO and booting Linux directly <p>The advantage of the second option would be a slightly shorter boot time. However, we implemented the first option, because we wanted to use a programmable keyboard—the software for programming the keyboard runs under DOS.</p> <p>Bennett, 1</p> <p>When deciding how to implement the EPROM device driver, the first idea was to create an image of a disk in the EPROM. This would provide a RAM disk of the same size as the EPROM, 3.5MB in this case (the DOS portion of the SSD takes 1/2 MB). Instead, to allow a larger RAM disk, a compressed disk image is used. The compression used is simple—any sectors which are identical are only stored once. The primary advantage this gives is blank areas of the disk image don’t need to take up EPROM space. Listing 1 shows the SSD disk compression used.</p> <p>Bennett, 1</p>	

Appendix A26

Invalidity of U.S. Patent 7,181,608 based on Bennett

The boot sequence is:

- Power up and run memory tests
- load DOS which executes AUTOEXEC.BAT
- run the keyboard programming application
- run loadlin—this reads a linux kernel from the DOS disk & executes it
- the linux kernel takes over
- load the RAM disk from the EPROM disk
- switch the root file system to the RAM disk
- init will read inittab which executes dboot instead of getty
- the operator interface application is started

Bennett, 2

The first phase of disk image development was identifying the required and the desired items. The first step was to come up with a minimal system and then add the items required for the operator interface. Not being a Unix expert, coming up with the minimal system ended up being something of a trial and error process. I started with what I thought was needed, then tried running it. When an error occurred because of a missing program or library, that file was added. This process went on until the system ran happily.

The bulk of this was done by copying files from the "full" Linux partition to the 6MB partition, booting DOS and using the loadlin line:

```
loadlin zimage root=/dev/hda2 ro
```

Bennett, 3

Once the system was fairly stable, the 6MB partition was loaded into the RAM disk. This is very similar to how the RAM disk is loaded from EPROM, but development went faster since EPROMs weren't being programmed. To test the system without programming EPROMs, the system booted DOS and ran loadlin with the line:

```
loadlin zimage root=/dev/hda2 ramdisk=6144 ro
```

Because of the modification to ramdisk.c, the /dev/hda2 disk image is loaded into the RAM disk, then the root file system is switched to the RAM disk. The process of refining the disk image continues until everything is "perfect".

Bennett, 4

Bennett

"The method of claim 1, wherein the decompressing is provided by a data compression engine."

Claim 11

Page 33 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Bennett, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Bennett

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 34 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Bennett, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Bennett discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Bennett, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p> <p><i>See also</i></p> <p>When deciding how to implement the EPROM device driver, the first idea was to create an image of a disk in the EPROM. This would provide a RAM disk of the same size as the EPROM, 3.5MB in this case (the DOS portion of the SSD takes 1/2 MB). Instead, to allow a larger RAM disk, a compressed disk image is used. The compression used is simple—any sectors which are identical are only stored once. The primary advantage this gives is blank areas of the disk image don't need to take up EPROM space. Listing 1 shows the SSD disk compression used.</p> <p><u>EPROM Disk Compression</u> <u>(/files/linuxjournal.com/linuxjournal/articles/002/0243/0243ft.png)</u></p> <p>Bennett, 1</p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Bennett, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Bennett, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Bennett, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

22.1 maintaining a list of boot data used for booting a computer system;.	Bennett, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

22.2 initializing a central processing unit of the computer system;	Bennett, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Bennett, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Bennett

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 42 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Bennett, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtme contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Bennett

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 43 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Bennett, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Bennett

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 44 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Bennett, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Bennett

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 45 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Bennett, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p>	

Bennett

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 46 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

27.1 a boot device..	Bennett, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

27.2 a processor..	Bennett, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

27.3 cache memory; and.	Bennett, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

27.4 non-volatile memory for storing logic code for use by the processor,	Bennett, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Bennett, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Bennett, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Bennett, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Bennett

“servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit”

Claim 27.7

Page 53 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Bennett, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Bennett discloses this limitation:

See Claims 4, 10, and 11 above

Bennett

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 54 of 56

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Bennett, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Bennett discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A26
Invalidity of U.S. Patent 7,181,608 based on Bennett

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Bennett, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Appendix A27

Invalidity of U.S. Patent 7,181,608 based on Burrows

The publication Michael Burrows, Charles Jerian, Butler Lampson, and Timothy Mann, On-line data compression in a log-structured file System (“Burrows”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:	Burrows, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Burrows

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

1.1 maintaining a list of boot data used for booting a computer system;	Burrows, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

1.2 initializing a central processing unit of the computer system;	Burrows, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Burrows, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p style="padding-left: 40px;">“We have incorporated on-line data compression into the low levels of a log-structured file system (Rosenblum’s Sprite LFS). Each block of data or meta-data is compressed as it is written to the disk and decompressed as it is read.”</p> <p>Burrows, Abstract.</p> <p style="padding-left: 40px;">“The module that reads a disk block given its logical address needs a way to find the physical address of the compressed bytes. We keep a logical block map for each segment, which is simply an array indexed by compression block number, whose entries are the physical byte addresses of the blocks relative to the start of the segment. The block map is constructed in memory as the segment is being compressed, and written to the end of the segment when the segment is full. The maps are needed for all file reads, so they are cached in memory whenever possible.”</p> <p>Burrows, 5.</p> <p style="padding-left: 40px;">“The procedure for finding the compressed data associated with a logical address is as follows:</p> <ol style="list-style-type: none"> 1. Extract the segment number from the logical address. Use it to find the logical block map for the segment. 2. Extract the compression block number from the address. Use it 	

Burrows

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A27

Invalidity of U.S. Patent 7,181,608 based on Burrows

to index the logical block map. This yields the physical byte offset of the compressed data within the segment.

3. Examine the next entry in the map, to find the start of the next block. This determines how much data should be read from the disk.

4. Read the compressed data from the disk and decompress it.

5. Extract the sector number from the logical address. Use it to identify the desired sector within the decompressed block.”

Burrows, 5-6.

“Unfortunately, this procedure reads and decompresses a full compression block even if the caller wanted only some smaller unit, such as a file system block or a physical sector. We alleviate this problem by caching the entire decompressed block in memory, rather than just caching the requested sectors. The data could be placed in the file system buffer cache, but for simplicity in our prototype, we cached the last decompressed block within the read routine. Sprite LFS reads files sequentially in 4 KByte units, so this simple caching strategy typically achieves three hits for each 16 KByte compression block when reading large files.

When the file system is reading non-sequentially, the additional time to read a full compression block cannot be hidden by caching. Fortunately, this time is small compared to the rotational latency. The time needed to decompress the full block in software is several milliseconds; it would be much smaller if decompression were implemented in hardware.”

Burrows, 6.

“Conceptually, it is simple to write compressed data to the log. As LFS constructs its element list, it can compress the data into a buffer, one compression block at a time.”

Burrows, 6.

Burrows

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 6 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Burrows, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p style="padding-left: 40px;">“We have incorporated on-line data compression into the low levels of a log-structured file system (Rosenblum’s Sprite LFS). Each block of data or meta-data is compressed as it is written to the disk and decompressed as it is read.”</p> <p>Burrows, Abstract.</p> <p style="padding-left: 40px;">“Hardware compression devices mesh well with this design. Chips are already available that operate at speeds exceeding disk transfer rates, which indicates that hardware compression would not only remove the performance degradation we observed, but might well increase the effective disk transfer rate beyond that obtainable from a system without compression.”</p> <p>Burrows, Abstract.</p> <p style="padding-left: 40px;">“Building a file system that compresses the data it stores on disk is clearly an attractive idea. First, more data would fit on the disk. Also, if a fast</p>	

Burrows

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A27

Invalidity of U.S. Patent 7,181,608 based on Burrows

hardware data compressor could be put into the data path to disk, it would increase the effective disk transfer rate by the compression factor, thus speeding up the system.”

Burrows, 1.

“The module that reads a disk block given its logical address needs a way to find the physical address of the compressed bytes. We keep a logical block map for each segment, which is simply an array indexed by compression block number, whose entries are the physical byte addresses of the blocks relative to the start of the segment. The block map is constructed in memory as the segment is being compressed, and written to the end of the segment when the segment is full. The maps are needed for all file reads, so they are cached in memory whenever possible.”

Burrows, 5.

“The procedure for finding the compressed data associated with a logical address is as follows:

1. Extract the segment number from the logical address. Use it to find the logical block map for the segment.
2. Extract the compression block number from the address. Use it to index the logical block map. This yields the physical byte offset of the compressed data within the segment.
3. Examine the next entry in the map, to find the start of the next block. This determines how much data should be read from the disk.
4. Read the compressed data from the disk and decompress it.
5. Extract the sector number from the logical address. Use it to identify the desired sector within the decompressed block.”

Burrows, 5-6.

“Unfortunately, this procedure reads and decompresses a full compression block even if the caller wanted only some smaller unit, such as a file system block or a physical sector. We alleviate this problem by caching the entire decompressed block in memory, rather than just caching the requested sectors. The data could be placed in the file system buffer cache, but for simplicity in our prototype, we cached the last

Burrows

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 8 of 52

Appendix A27

Invalidity of U.S. Patent 7,181,608 based on Burrows

decompressed block within the read routine. Sprite LFS reads files sequentially in 4 KByte units, so this simple caching strategy typically achieves three hits for each 16 KByte compression block when reading large files.

When the file system is reading non-sequentially, the additional time to read a full compression block cannot be hidden by caching. Fortunately, this time is small compared to the rotational latency. The time needed to decompress the full block in software is several milliseconds; it would be much smaller if decompression were implemented in hardware.”

Burrows, 6.

Burrows

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 9 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Burrows, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“A second issue is that applications often commit small amounts of data to disk, resulting in poor compression.”</p> <p>Burrows, 9.</p> <p style="padding-left: 40px;">“The scheme benefits from concentrating on executable files, which are read by few things besides the operating system itself; no attempt is made to make the compression transparent to other applications.”</p> <p>Burrows, 18.</p>	

Burrows

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Burrows, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Burrows discloses this limitation:

See Claims 1.3, and 1.4 above.

See also

“These problems suggest that the compressor should be placed in the disk controller, but doing so requires more changes to LFS, and quite specialized hardware.”

Burrows, 12.

“But it is not possible to tell whether a particular disk block will fit in the current segment until compression has taken place, so we cannot determine what data should be written until the data has been transferred to the controller for compression.”

Burrows, 12-13.

“Once forward references are eliminated, our problem can be solved by placing a large buffer in the disk controller to hold the compressed data.”

Burrows, 13.

“Thus, the file system can prepare a larger amount of data for writing than will actually fit in the current segment, and can instruct the controller to truncate the write if it occupies more than the amount of physical space available.”

Burrows, 13.

Burrows

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

“Finally, a disk controller containing a compressor must inform the software where each compressed block fell on the disk. Ideally, it would also construct the logical block map and append it to the data being written, in order to avoid an extra disk transfer to place the map at the end of the segment.”

Burrows, 13.

“The design can be adapted to use hardware compression devices, either combined with a disk controller or packaged separately.”

Burrows, 18.

Burrows

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 12 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

4. The method of claim 1, further comprising updating the list of boot data.	Burrows, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Burrows, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Burrows, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Burrows

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Burrows, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Burrows

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>7.1 a digital signal processor (DSP) or controller;</p>	<p>Burrows, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“These problems suggest that the compressor should be placed in the disk controller, but doing so requires more changes to LFS, and quite specialized hardware.”</p> <p>Burrows, 12.</p> <p style="padding-left: 40px;">“But it is not possible to tell whether a particular disk block will fit in the current segment until compression has taken place, so we cannot determine what data should be written until the data has been transferred to the controller for compression.”</p> <p>Burrows, 12-13.</p> <p style="padding-left: 40px;">“Once forward references are eliminated, our problem can be solved by placing a large buffer in the disk controller to hold the compressed data.”</p> <p>Burrows, 13.</p> <p style="padding-left: 40px;">“Thus, the file system can prepare a larger amount of data for writing than will actually fit in the current segment, and can instruct the controller to truncate the write if it occupies more than the amount of physical space available.”</p> <p>Burrows, 13.</p> <p style="padding-left: 40px;">“Finally, a disk controller containing a compressor must inform the software where each compressed block fell on the disk. Ideally, it would</p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

also construct the logical block map and append it to the data being written, in order to avoid an extra disk transfer to place the map at the end of the segment.”

Burrows, 13.

“The design can be adapted to use hardware compression devices, either combined with a disk controller or packaged separately.”

Burrows, 18.

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

7.2 a cache memory device; and;	Burrows, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Burrows, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Burrows

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Burrows, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Burrows, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Burrows

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Burrows, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Burrows discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“A second issue is that applications often commit small amounts of data to disk, resulting in poor compression.”

Burrows, 9.

“The scheme benefits from concentrating on executable files, which are read by few things besides the operating system itself; no attempt is made to make the compression transparent to other applications.”

Burrows, 18.

Burrows

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

9.1 maintaining a list of application data associated with an application program;	Burrows, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Burrows, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Burrows

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 25 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Burrows, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“A second issue is that applications often commit small amounts of data to disk, resulting in poor compression.”</p> <p>Burrows, 9.</p> <p style="padding-left: 40px;">“The scheme benefits from concentrating on executable files, which are read by few things besides the operating system itself; no attempt is made to make the compression transparent to other applications.”</p> <p>Burrows, 18.</p>	

Burrows

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Burrows, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Burrows discloses this limitation:

“We have incorporated on-line data compression into the low levels of a log-structured file system (Rosenblum’s Sprite LFS). Each block of data or meta-data is compressed as it is written to the disk and decompressed as it is read.”

Burrows, Abstract.

“The module that reads a disk block given its logical address needs a way to find the physical address of the compressed bytes. We keep a logical block map for each segment, which is simply an array indexed by compression block number, whose entries are the physical byte addresses of the blocks relative to the start of the segment. The block map is constructed in memory as the segment is being compressed, and written to the end of the segment when the segment is full. The maps are needed for all file reads, so they are cached in memory whenever possible.”

Burrows, 5.

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Burrows, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Burrows discloses this limitation:

“We have incorporated on-line data compression into the low levels of a log-structured file system (Rosenblum’s Sprite LFS). Each block of data or meta-data is compressed as it is written to the disk and decompressed as it is read.”

Burrows, Abstract.

“The procedure for finding the compressed data associated with a logical address is as follows:

1. Extract the segment number from the logical address. Use it to find the logical block map for the segment.
2. Extract the compression block number from the address. Use it to index the logical block map. This yields the physical byte offset of the compressed data within the segment.
3. Examine the next entry in the map, to find the start of the next block. This determines how much data should be read from the disk.
4. Read the compressed data from the disk and decompress it.
5. Extract the sector number from the logical address. Use it to identify the desired sector within the decompressed block.”

Burrows, 5-6.

“Unfortunately, this procedure reads and decompresses a full compression block even if the caller wanted only some smaller unit, such as a file system block or a physical sector. We alleviate this problem by caching the entire decompressed block in memory, rather than just

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

caching the requested sectors. The data could be placed in the file system buffer cache, but for simplicity in our prototype, we cached the last decompressed block within the read routine. Sprite LFS reads files sequentially in 4 KByte units, so this simple caching strategy typically achieves three hits for each 16 KByte compression block when reading large files.

When the file system is reading non-sequentially, the additional time to read a full compression block cannot be hidden by caching. Fortunately, this time is small compared to the rotational latency. The time needed to decompress the full block in software is several milliseconds; it would be much smaller if decompression were implemented in hardware.”

Burrows, 6.

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Burrows, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Burrows

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 30 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Burrows, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Burrows, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p style="padding-left: 40px;">“Besides the algorithms based on Wheeler’s ideas, we tried the LZRW1-A and LZRW3-A algorithms due to Williams. A full description and implementation are available elsewhere [15, 16], so we omit the details here.”</p> <p>Burrows, 11. <i>See also</i> Table 2.</p> <p style="padding-left: 40px;">“For comparison, we include figures for the popular compress utility, which uses the LZC algorithm, and the zoo archiver, which uses the LZSS algorithm. The table shows that the algorithms we chose are quite fast, but better compression could be obtained by sacrificing speed.</p> <p style="padding-left: 40px;">Bell, Witten, and Cleary give a more thorough comparison of compression algorithms and their effectiveness on different sorts of data [3]. They also describe the LZC and LZSS algorithms.”</p> <p>Burrows, 11-12.</p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Burrows, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.3, 1.4, and 15 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Burrows, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Burrows, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

22.1 maintaining a list of boot data used for booting a computer system;.	Burrows, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

22.2 initializing a central processing unit of the computer system;	Burrows, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Burrows, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Burrows

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 38 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Burrows, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Burrows

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 39 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Burrows, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Burrows, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Burrows

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 41 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Burrows, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 16 and 22 above.</i></p>	

Burrows

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 42 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

27.1 a boot device..	Burrows, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

27.2 a processor..	Burrows, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

27.3 cache memory; and.	Burrows, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

27.4 non-volatile memory for storing logic code for use by the processor,..	Burrows, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Burrows, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Burrows, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Burrows, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Burrows, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Burrows

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 50 of 52

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Burrows, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A27
Invalidity of U.S. Patent 7,181,608 based on Burrows

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Burrows, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Burrows discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Appendix A28

Invalidity of U.S. Patent 7,181,608 based on Cheng

The publication Cheng et al., Fast and highly reliable IBMLZ1 compression chip and algorithm for storage, Hot Chips V11, August 1995 (“Cheng”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Cheng, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p style="padding-left: 40px;">“Early Objectives: 16X speed-up, 80% cost reduction”</p> <p>Cheng, 144.</p> <p style="padding-left: 40px;">“Compression Benefits for Storage System</p> <ul style="list-style-type: none"> • Compression x Compaction = 4.5 X - 6.0 X •System Performance” <p>Cheng, 144. <i>See also</i> Cheng, 144 Fig.1, Fig. 2.</p> <p style="padding-left: 40px;">“Data compression allows more efficient use of storage media and communication bandwidth. Standard compression offerings for tape storage have been well-established since the late 1980s.”</p> <p>Cheng, 155.</p> <p style="padding-left: 40px;">“The desire to extend these cost/performance benefits to higher data-rate media and broader media forms, such as DASD storage subsystems, motivated the design and development of the IBMLZ1 compression algorithm and technology.”</p> <p>Cheng, 155.</p> <p style="padding-left: 40px;">“The addition of compression capability to the DASD subsystem facilitates more efficient use of subsystem resources: cache, data path bandwidth, and disk capacity in a transparent manner to the system storing the data.”</p>	

Cheng

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A28

Invalidity of U.S. Patent 7,181,608 based on Cheng

Cheng, 155.

“Compression allows existing platforms and applications to benefit from a lower storage cost and potentially higher performance without any change to system hardware or software.”

Cheng, 155.

“If the data is compressed as it enters the subsystem, see Fig. 1, the cache resource has effectively been tripled. Customers can benefit either from improved performance due to better hit ratios, or reduce their cost by configuring smaller amounts of cache. An added benefit of data compression upon entry to the subsystem is the reduced utilization of internal buses and DASD paths as data flows through the subsystem. Finally, sequential performance can be improved. In general, on high end systems with ESCON attached DASD, the throughput of sequential operations is gated by the DASD data rate, typically less than the 18 MB/sec capability of the channel. When the device is transferring compressed data, the transfer rate is effectively multiplied by the compression ratio, allowing the full capability of the channel to be realized.”

Cheng, 155. *See also* Fig. 1.

“Finally, sequential performance can be improved. In general, on high end systems with ESCON attached DASD, the throughput of sequential operations is gated by the DASD data rate, typically less than the 18 MB/sec capability of the channel. When the device is transferring compressed data, the transfer rate is effectively multiplied by the compression ratio, allowing the full capability of the channel to be realized.”

Cheng, 155.

“The IBMLZI algorithm and technology was designed for high compression/decompression throughput with efficient hardware implementation, high reliability, low system overhead, and robust compression. Data integrity and reliability are ensured by coupled compression-decompression checking, scrubbing operation, and extensive build-in checkings. Extremely low CPB= 1^6 compression and decompression have been achieved. The extremely high compressing/decompressing throughput of 30 MB/sec-50 MB/sec allows transparent mode of operation and hence achieved minimal system overhead. The IBMLZI algorithm compresses well over the VM, MVS,

Cheng

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

RS6000, and PC test cases.”

Cheng, 163.

Cheng

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 4 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

1.1 maintaining a list of boot data used for booting a computer system;	Cheng, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

1.2 initializing a central processing unit of the computer system;	Cheng, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Cheng, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p>	

Cheng

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Cheng, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p style="padding-left: 40px;">“Data compression allows more efficient use of storage media and communication bandwidth. Standard compression offerings for tape storage have been well-established since the late 1980s.”</p> <p>Cheng, 155.</p> <p style="padding-left: 40px;">“The addition of compression capability to the DASD subsystem facilitates more efficient use of subsystem resources: cache, data path bandwidth, and disk capacity in a transparent manner to the system storing the data.”</p> <p>Cheng, 155.</p> <p style="padding-left: 40px;">“Compression allows existing platforms and applications to benefit from a lower storage cost and potentially higher performance without any change to system hardware or software.”</p> <p>Cheng, 155.</p>	

Cheng

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A28

Invalidity of U.S. Patent 7,181,608 based on Cheng

“If the data is compressed as it enters the subsystem, see Fig. 1, the cache resource has effectively been tripled. Customers can benefit either from improved performance due to better hit ratios, or reduce their cost by configuring smaller amounts of cache. An added benefit of data compression upon entry to the subsystem is the reduced utilization of internal buses and DASD paths as data flows through the subsystem. Finally, sequential performance can be improved. In general, on high end systems with ESCON attached DASD, the throughput of sequential operations is gated by the DASD data rate, typically less than the 18 MB/sec capability of the channel. When the device is transferring compressed data, the transfer rate is effectively multiplied by the compression ratio, allowing the full capability of the channel to be realized.”

Cheng, 155. *See also* Fig. 1.

“Finally, sequential performance can be improved. In general, on high end systems with ESCON attached DASD, the throughput of sequential operations is gated by the DASD data rate, typically less than the 18 MB/sec capability of the channel. When the device is transferring compressed data, the transfer rate is effectively multiplied by the compression ratio, allowing the full capability of the channel to be realized.”

Cheng, 155.

“The IBMLZI algorithm and technology was designed for high compression/decompression throughput with efficient hardware implementation, high reliability, low system overhead, and robust compression. Data integrity and reliability are ensured by coupled compression-decompression checking, scrubbing operation, and extensive build-in checkings. Extremely low CPB= 1^6 compression and decompression have been achieved. The extremely high compressing/decompressing throughput of 30 MB/sec-50 MB/sec allows transparent mode of operation and hence achieved minimal system overhead. The IBMLZI algorithm compresses well over the VM, MVS, RS6000, and PC test cases.”

Cheng, 163.

Cheng

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 9 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Cheng, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The compression technology lowers the cost of storage without changes to any applications or data access methods.”</p> <p>Cheng, 155.</p> <p style="padding-left: 40px;">“Compression allows existing platforms and applications to benefit from a lower storage cost and potentially higher performance without any change to system hardware or software.”</p> <p>Cheng, 155.</p> <p style="padding-left: 40px;">“Robust Compression: achieve good coding efficiency for broad applications.”</p> <p>Cheng, 159.</p>	

Cheng

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Cheng, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Cheng discloses this limitation:

See Claims 1.3, and 1.4 above.

See also

“DASO (DISK) Controller Compression and IBMLZ”

Cheng, 144.




Fig. 1.

“Compression Objectives for Storage Controller”

Cheng, 144. See also generally, Cheng 144-145 (Compression Objectives for Storage Controller).

Cheng

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

“The IBMLZ1 is used in IBM's high-performance DASD controller family, tape drive family, and the AIX file system with compression.”

Cheng, 160.

“IBMLZ1 Compression Technology for Storage Controller”

Cheng, 163. *See also generally*, Cheng, 163 (IBMLZ1 Compression Technology for Storage Controller).

Cheng

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 12 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

4. The method of claim 1, further comprising updating the list of boot data.	Cheng, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Cheng

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 13 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Cheng, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Cheng

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 14 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Cheng, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Cheng

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 15 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:</p>	<p>Cheng, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Cheng

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

7.1 a digital signal processor (DSP) or controller;	Cheng, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Cheng discloses this limitation:

See Claims 1.2, 1.3, and 1.4 above.

See also

“DASO (DISK) Controller Compression and IBMLZ”

Cheng, 144.




Fig. 1.

“Compression Objectives for Storage Controller”

Cheng, 144. See also generally, Cheng 144-145 (Compression Objectives for Storage Controller).

“The IBMLZ1 is used in IBM’s high-performance DASD controller family, tape drive family, and the AIX file system with compression.”

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

Cheng, 160.

“IBMLZ1 Compression Technology for Storage Controller”

Cheng, 163. *See also generally*, Cheng, 163 (IBMLZ1 Compression Technology for Storage Controller).

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

7.2 a cache memory device; and;	Cheng, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Cheng, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Cheng

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 20 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Cheng, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Cheng

“for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system”

Claim 7.3.2

Page 21 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Cheng, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Cheng

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Cheng, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Cheng discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“The compression technology lowers the cost of storage without changes to any applications or data access methods.”

Cheng, 155.

“Compression allows existing platforms and applications to benefit from a lower storage cost and potentially higher performance without any change to system hardware or software.”

Cheng, 155.

“Robust Compression: achieve good coding efficiency for broad applications.”

Cheng

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

Cheng, 159.

Cheng

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 24 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

9.1 maintaining a list of application data associated with an application program;	Cheng, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Cheng, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Cheng

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Cheng, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The compression technology lowers the cost of storage without changes to any applications or data access methods.”</p> <p>Cheng, 155.</p> <p style="padding-left: 40px;">“Compression allows existing platforms and applications to benefit from a lower storage cost and potentially higher performance without any change to system hardware or software.”</p> <p>Cheng, 155.</p> <p style="padding-left: 40px;">“Robust Compression: achieve good coding efficiency for broad applications.”</p> <p>Cheng, 159.</p>	

Cheng

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Cheng, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See <u>Copy from 936 element 1.1</u></i></p> <p style="padding-left: 40px;">“Compression Benefits for Storage System</p> <ul style="list-style-type: none"> • Compression x Compaction = 4.5 X - 6.0 X •System Performance” <p>Cheng, 144. <i>See also</i> Cheng, 144 Fig.1, Fig. 2.</p> <p style="padding-left: 40px;">“Data compression allows more efficient use of storage media and communication bandwidth. Standard compression offerings for tape storage have been well-established since the late 1980s.”</p> <p>Cheng, 155.</p> <p style="padding-left: 40px;">“Compression allows existing platforms and applications to benefit from a lower storage cost and potentially higher performance without any change to system hardware or software.”</p> <p>Cheng, 155.</p> <p style="padding-left: 40px;">“The IBMLZI algorithm and technology was designed for high compression/decompression throughput with efficient hardware implementation, high reliability, low system overhead, and robust compression. Data integrity and reliability are ensured by coupled compression-decompression checking, scrubbing operation, and</p>	

Cheng

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

extensive build-in checkings. Extremely low CPB= 1^6 compression and decompression have been achieved. The extremely high compressing/decompressing throughput of 30 MB/sec-50 MB/sec allows transparent mode of operation and hence achieved minimal system overhead. The IBMLZI algorithm compresses well over the VM, MVS, RS6000, and PC test cases.”

Cheng, 163.

Cheng

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 29 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

11. The method of claim 1, wherein the decompressing is provided by a data compression engine.	Cheng, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.	

Cheng

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 30 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Cheng, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Cheng discloses this limitation:

See Claims 10 and 11 above.

Cheng

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 31 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Cheng, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Cheng discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A28

Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Cheng, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>										
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“DASO (DISK) Controller Compression and IBMLZ23</p> <ul style="list-style-type: none"> •Lossless and General-Purpose Compression •Simple Algorithm Format and Robust • Optimized for High-Thruput Hardware Execution: 1 Byte/Cycle, 40MH/sec. • Algorithm Accepted as QIC 154 Standard” <p>Cheng, 144.</p> <p style="padding-left: 40px;">“IBMLZ1 Algorithm and Hardware Development Paradigm</p> <table style="width: 100%; border: none;"> <tr> <td style="padding-left: 40px;">Extremely High Reliability</td> <td style="padding-left: 40px;">One undetected Error in 1030</td> </tr> <tr> <td style="padding-left: 40px;">Efficiencies</td> <td style="padding-left: 40px;">Robust Compression, Speed, Latency</td> </tr> <tr> <td style="padding-left: 40px;">System Requirement</td> <td style="padding-left: 40px;">Intra-Parallel instead Inter-Parallel, good</td> </tr> <tr> <td style="padding-left: 40px;">Compression, Speed</td> <td></td> </tr> <tr> <td style="padding-left: 40px;">Silicon Technology</td> <td style="padding-left: 40px;">Regularity”</td> </tr> </table> <p>Cheng, 146. <i>See also generally</i>, Cheng, 147-154.</p>		Extremely High Reliability	One undetected Error in 1030	Efficiencies	Robust Compression, Speed, Latency	System Requirement	Intra-Parallel instead Inter-Parallel, good	Compression, Speed		Silicon Technology	Regularity”
Extremely High Reliability	One undetected Error in 1030										
Efficiencies	Robust Compression, Speed, Latency										
System Requirement	Intra-Parallel instead Inter-Parallel, good										
Compression, Speed											
Silicon Technology	Regularity”										

Cheng

“The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data.”

Claim 15

Page 33 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

“The IBMLZ1 compression algorithm was designed not only for robust and highly efficient compression, but also for extremely high reliability. As compression removes redundancy in the source, the compressed data becomes extremely vulnerable to data corruption. Key design objectives for the IBMLZ1 development were: efficient hardware execution and efficient use of silicon technology; and minimum system integration overhead. Through new observations of pattern matching match-length distribution and use of graph vertex coloring for evaluating data flows, the IBMLZ1 compression algorithm and technology achieved the above objectives.”

Cheng, 155.

“The LZ1 and the LZ2 compression algorithms are commonly regarded as Lempel and Ziv's compression algorithm 1 [ZL 77] and algorithm 2 [ZL 78] . The LZ1 and the LZ2, in their original form, expressed the notion of coding Model and bounds on compression. Professor Lempel noted that more than 90 percent of the compression software in the PC world is derived from either LZ1 or LZ2 class algorithms.”

Cheng, 157. *See also generally*, Cheng, 157-165.

Cheng

“The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data.”

Claim 15

Page 34 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Cheng, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“Common methods used for redundancy reduction are run-length encoding, pattern matching, transformation, transform coding, and so on.”</p> <p>Cheng, 156.</p> <p style="padding-left: 40px;">“The Huffman code, however, remains as the most popular encoding method for its simplicity and its effectiveness in general.”</p> <p>Cheng, 156. <i>See also generally</i>, Cheng, 156-165, Fig. 6.</p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Cheng, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Cheng

“The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data.”

Claim 19

Page 36 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Cheng, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above.</i></p>	

Cheng

“The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data”

Claim 20

Page 37 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

22.1 maintaining a list of boot data used for booting a computer system;.	Cheng, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

22.2 initializing a central processing unit of the computer system;	Cheng, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Cheng, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Cheng

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 40 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Cheng, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Cheng

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 41 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Cheng, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Cheng

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 42 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Cheng, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See</i> Claims 15 and 22 above.</p>	

Cheng

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 43 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Cheng, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See</i> Claims 16 and 22 above.</p>	

Cheng

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 44 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

27.1 a boot device..	Cheng, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

27.2 a processor..	Cheng, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

27.3 cache memory; and.	Cheng, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

27.4 non-volatile memory for storing logic code for use by the processor,..	Cheng, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Cheng, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Cheng, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Cheng, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Cheng

“servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit”

Claim 27.7

Page 51 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Cheng, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Cheng

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 52 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Cheng, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Cheng discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Cheng

“The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 29

Page 53 of 54

Appendix A28
Invalidity of U.S. Patent 7,181,608 based on Cheng

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Cheng, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Cheng discloses this limitation:

See Claims 16 and 27 above.

Cheng

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 54 of 54

Appendix A29

Invalidity of U.S. Patent 7,181,608 based on Craft

The publication Craft, A Fast hardware data compression algorithm and some algorithmic extension, IBM J. Res. Develop., Vol 43, Nov. 1998, (“Craft”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Craft, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p style="padding-left: 40px;">“This paper reports on work at IBM's Austin and Burlington laboratories concerning fast hardware implementations of general-purpose lossless data compression algorithms, particularly for use in enhancing the data capacity of computer storage devices or systems, and transmission data rates for networking or telecommunications channels”</p> <p>Craft, 733.</p> <p style="padding-left: 40px;">“The scope of the work quickly expanded, however, as it became apparent that data compression technology could have tremendous implications for some major IBM business segments. In particular, its deployment within computer systems to enhance DASD storage capacity, or to increase the effective bandwidth of networking data channels, would present a major competitive advantage.”</p> <p>Craft, 734.</p>	

Craft

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

1.1 maintaining a list of boot data used for booting a computer system;	Craft, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

1.2 initializing a central processing unit of the computer system;	Craft, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Craft, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p>	

Craft

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Craft, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p style="padding-left: 40px;">“This paper reports on work at IBM's Austin and Burlington laboratories concerning fast hardware implementations of general-purpose lossless data compression algorithms, particularly for use in enhancing the data capacity of computer storage devices or systems, and transmission data rates for networking or telecommunications channels”</p> <p>Craft, 733.</p> <p style="padding-left: 40px;">“The scope of the work quickly expanded, however, as it became apparent that data compression technology could have tremendous implications for some major IBM business segments. In particular, its deployment within computer systems to enhance DASD storage capacity, or to increase the effective bandwidth of networking data channels, would present a major competitive advantage.”</p> <p>Craft, 734.</p>	

Craft

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Craft, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Craft discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

“It not only shows better compression on the smaller data block sizes that are desirable for random-access applications, it is also particularly amenable to a fast and simple CMOS hardware implementation based on the use of a content-addressable memory (CAM) array.”

Craft, 734.

“One cLDC preprocessor recodes runs of identical data bytes, and this is followed by one designed to recode the Unicode format, an increasingly important text data coding standard used by Java** and other Internet-based applications. ALDC compresses Unicode versions of ASCII text files some 40% worse than the original ASCII, but cLDC is able to remove this penalty completely.”

Craft, 735.

See also generally, Craft 735-736 (Algorithms for DASD or networking applications).

Craft

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Craft, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Craft

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 8 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

4. The method of claim 1, further comprising updating the list of boot data.	Craft, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Craft

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 9 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Craft, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Craft

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 10 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Craft, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Craft

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 11 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Craft, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Craft

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

7.1 a digital signal processor (DSP) or controller;	Craft, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

7.2 a cache memory device; and;	Craft, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Craft, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Craft

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 15 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Craft, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Craft, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Craft

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 17 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Craft, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Craft discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“It not only shows better compression on the smaller data block sizes that are desirable for random-access applications, it is also particularly amenable to a fast and simple CMOS hardware implementation based on the use of a content-addressable memory (CAM) array.”

Craft, 734.

“One cLDC preprocessor recodes runs of identical data bytes, and this is followed by one designed to recode the Unicode format, an increasingly important text data coding standard used by Java** and other Internet-based applications. ALDC compresses Unicode versions of ASCII text files some 40% worse than the original ASCII, but cLDC is able to remove this penalty completely.”

Craft

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

Craft, 735.

See also generally, Craft 735-736 (Algorithms for DASD or networking applications).

Craft

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 19 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

9.1 maintaining a list of application data associated with an application program;	Craft, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Craft, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Craft

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Craft, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Craft discloses this limitation:

See Claims 1.4, 2, and 8 above.

See also

“It not only shows better compression on the smaller data block sizes that are desirable for random-access applications, it is also particularly amenable to a fast and simple CMOS hardware implementation based on the use of a content-addressable memory (CAM) array.”

Craft, 734.

“One cLDC preprocessor recodes runs of identical data bytes, and this is followed by one designed to recode the Unicode format, an increasingly important text data coding standard used by Java** and other Internet-based applications. ALDC compresses Unicode versions of ASCII text files some 40% worse than the original ASCII, but cLDC is able to remove this penalty completely.”

Craft, 735.

Craft

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

See also generally, Craft 735-736 (Algorithms for DASD or networking applications).

Craft

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 23 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Craft, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Craft discloses this limitation:

See *Copy from 936 element 1.1*

“This paper reports on work at IBM’s Austin and Burlington laboratories concerning fast hardware implementations of general-purpose lossless data compression algorithms, particularly for use in enhancing the data capacity of computer storage devices or systems, and transmission data rates for networking or telecommunications channels”

Craft, 733.

“The scope of the work quickly expanded, however, as it became apparent that data compression technology could have tremendous implications for some major IBM business segments. In particular, its deployment within computer systems to enhance DASD storage capacity, or to increase the effective bandwidth of networking data channels, would present a major competitive advantage.”

Craft, 734.

“The encoding format for ALDC is presented, together with details of IBM’s current fast hardware CMOS compression engine designs, based on use of a content addressable memory (CAM) array.”

Craft, 733.

“The initial IBM ALDC chips used entirely separate decompression and compression engines [5] and were in fact configured so that both could

Craft

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

be operated simultaneously. However, in our later designs, we chose to add a conventional address decoder to the CAM so that it can also function as an SRAM during an LZ1 decode function. This results in a very compact hardware encoder/decoder, which we call a CRAM design, as it combines a compression engine CAM and a decompression engine RAM into one silicon array.”

Craft, 738.

“For the few customers requiring simultaneous compression/decompression capability, we can therefore put two such CRAM engines on the same chip, and the silicon area needed is still modest.”

Craft, 738.

“The hardware to implement both pre/postprocessors is trivial, requiring less than 10% of the CMOS chip area of the ALDC CRAM engine itself.”

Craft, 744.

“Using the more advanced IBM CMOS 6 and CMOS 7 technologies, we can easily fit multiple engines onto a single chip. In turn, this allows us to design ALDC compression systems which have sustained throughput in the gigabyte-per-second range, if required, and should effectively meet system storage and networking application requirements into the next millennium.”

Craft, 744.

Craft

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 25 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

11. The method of claim 1, wherein the decompressing is provided by a data compression engine.	Craft, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.	

Craft

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 26 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Craft, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Craft

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 27 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Craft, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Craft

“The method of claim 1, wherein the compressed boot data is accessed via direct memory access.”

Claim 13

Page 28 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Craft, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“Then, two main classes of adaptive Lempel-Ziv algorithm, now known as LZ1 and LZ2, are introduced. An outline of early work comparing these two types of algorithm is presented, together with some fundamental distinctions which led to the choice and development of an IBM variant of the LZ1 algorithm, ALDC, and its implementation in hardware.”</p> <p>Craft, 733.</p> <p style="padding-left: 40px;">“Adaptive data compression techniques try to construct models, or look for data sequences derived in some fashion from recent experience. The algorithm thus adapts dynamically to different types of data. There are two classes of adaptive algorithm which are generally acknowledged to be among the most effective, yielding good compression over a wide range of data types. These were both first proposed by A. Lempel and J. Ziv, in 1977 and 1978, and are commonly now referred to as LZ1 and LZ2 respectively [1-3].</p> <p>Craft, 734. <i>See also</i> generally, Craft 734-744.</p> <p style="padding-left: 40px;">“This algorithm employs two cascaded pre/postprocessors, one designed to recode a run of identical byte values, the other to detect and recode Unicode-like data sequences. Unicode [13] is used by the Java language and other Web-based applications.”</p> <p>Craft, 742.</p> <p style="padding-left: 40px;">“The CRAM compression technology is clearly able to cover an</p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

extremely wide range of applicability. Its small size allows integration into the smallest portable, handheld, or wireless applications, where it is much faster and consumes far less power than software.”

Craft, 744.

Craft

“The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data.”

Claim 15

Page 30 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Craft, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“However, in our later designs, we chose to add a conventional address decoder to the CAM so that it can also function as an SRAM during an LZ1 decode function. This results in a very compact hardware encoder/decoder, which we call a CRAM design, as it combines a compression engine CAM and a decompression engine RAM into one silicon array.”</p> <p>Craft, 738.</p> <p style="padding-left: 40px;">“An LZ1 decompressor builds and maintains an identical history copy, which it updates in the same manner as the encoder, as each LITERAL or COPY_POINTER is processed.”</p> <p>Craft, 738.</p> <p style="padding-left: 40px;">“The code byte-stream output from this preprocessor is then fed into a standard ALDC-1 encoder. For decompression, an ALDC decoder generates code byte values which are then fed into a hardware postprocessor to reconstruct the original data bit stream.”</p> <p>Craft, 741.</p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Craft, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Craft, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 16 above.</p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

22.1 maintaining a list of boot data used for booting a computer system;.	Craft, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

22.2 initializing a central processing unit of the computer system;	Craft, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Craft, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Craft

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 36 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Craft, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Craft

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 37 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Craft, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Craft

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 38 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Craft, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Craft, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See</i> Claims 16 and 22 above.</p>	

Craft

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 40 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

27.1 a boot device..	Craft, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

27.2 a processor..	Craft, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

27.3 cache memory; and.	Craft, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

27.4 non-volatile memory for storing logic code for use by the processor,..	Craft, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Craft, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Craft, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Craft, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Craft, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Craft

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 48 of 50

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Craft, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A29
Invalidity of U.S. Patent 7,181,608 based on Craft

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Craft, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Craft discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Craft

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 50 of 50

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Douglis, “One the Role of Compression in Distributed Systems” (“Douglis 1”) and Douglis, “The Compression Cache: Using On-Line Compression to Extend Physical Memory,” Winter 1993 USENIX Conference, Jan 1993 (“Douglis 2”) (collectively, “Douglis”), alone or in combination, invalidate claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Douglis, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this claim limitation:</p> <p style="text-align: center;">Abstract</p> <p>Compression has been used in numerous ways for many years, but recently two factors have combined in a way to push compression to the forefront of distributed systems. First, the disparity between processor speeds and I/O rates is ever-increasing, making it possible to perform compression in software to a much greater extent than was previously feasible. Second, the growth of new applications demanding enormous data rates, such as digital video and audio, makes hardware compression increasingly desirable. I discuss the importance of compression in various environments and describe how compression may be used not only to reduce the demand for disk space, disk bandwidth, and network bandwidth, but also to appear to extend physical memory.</p> <p>Douglis 1, Abstract</p> <p>Data compression has long been used as a method to reduce the number of bits being stored or transmitted [7], but stored where and transmitted over what? The answer to this question is changing as the gap between processing speed and I/O bandwidth increases, and the uses for computers shift toward multimedia and other high-data-rate applications. Traditionally, compression was used to reduce disk storage demands, by selectively compressing files that had not been accessed for a long time, and to reduce bandwidth requirements over such media as wide-area networks and modems. Some forms of compression are now nearly ubiquitous: for example, the vast majority of “anonymous FTP” archives store all but the most trivial of files in compressed format, saving disk space while making retrievals over the Internet faster. (Other sites sometimes store the original files in uncompressed format but allow on-the-fly compression upon request.) Images impose especially</p> <p>Douglis 1, at 1</p>	

Douglis
 “A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Even today, compression buys a significant improvement in disk capacity with only a slight degradation in performance. Cate and Gross combined compression and caching in a two-level file store, which automatically compresses least-recently-used files in order to save disk space [3]. Stacker¹ uses compression to increase the effective capacity of a PC hard disk, sometimes improving I/O performance but often being measurably slower than without compression; the slowness is due to the relative performance of an Intel 386 chip compared to a typical PC hard drive, and can be improved with a special processor board [5]. Taunton described a mechanism for compressing binary executables on Acorn personal computers, reducing disk space requirements and improving file system bandwidth; since only decompression was being performed on-line, the processing overhead was offset by the reduction in I/O [10]. Burrows, et al., combined on-line compression with Sprite LFS [9] to compress and decompress all disk I/O automatically [2]. They used it primarily to increase effective disk capacity but expect that with hardware compression, the increase in effective disk bandwidth would improve overall system performance.

Douglis 1, 2

memory can allow a user to run larger processes without buying more memory. In this case, virtual memory pages would be compressed and written back into physical memory rather than to a backing store. This idea was briefly mentioned by Appel and Li, who claimed that user-level support for compression would be more effective than generic operating system support [1]. Nevertheless, I believe that OS support for compressed virtual memory can prove useful. I refer to the technique of trading regular physical memory for data stored in compressed format as a *compression cache* (CCACHE).

One question, of course, is whether paging is even interesting or desirable. In some environments, paging is largely passé due to the large amounts of memory available [4]. However, I believe there are still systems and applications that could benefit greatly from a cheaper method of paging. Mobile computers are especially likely to have less memory available than needed, and the cost of paging over a wireless network or onto a small local disk might be much more than the cost of compressing the page. Even in a workstation-based environment, a main-memory database that is within a factor of two or three of the size of available physical memory might fit completely in memory in compressed format. The important issues are how effective compression is at saving memory and how costly compression is by comparison to network or disk I/O.

In the best case, compression can be done in hardware, and the cost of compression will be limited only by memory-to-memory bandwidth. In this case I would expect the CCACHE to provide a substantial improvement in performance. Beyond this, however, I argue that on-line compression in software can still provide benefits to a wide class of applications if designed properly. In this section I describe an implementation of the CCACHE in software, and the performance of some benchmarks, to support this claim.

Douglis 1, 2

There are a number of potential benefits of using a compression cache. First, compressing a page and retaining it in memory can be cheaper than writing it to backing store. Second, reading it back from memory is likely to be much cheaper than reading it from backing store, even taking the cost of decompression into account. Finally, if the page is eventually written to backing store, it can be written in compressed format, requiring less bandwidth.

The CCACHE has some potential disadvantages as well. Most importantly, it competes with user processes (and perhaps the file system cache) for memory. Putting a page in the CCACHE has the effect of freeing up only part of a page, so more pages must be transferred from uncompressed memory to the CCACHE in order to make room for one new page. Processes will take additional page faults because they are given less memory. (This suggests that the CCACHE should be of a variable size, and should be used only when its presence improves performance rather than degrading it.) Additionally, the CCACHE adds overhead in the form of added complexity during page faults, as well as extra code and data associated with the cache.

Douglis 1, 3.1

Douglis

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

As was mentioned above, the CCACHE is primarily targeted for mobile computers, which typically have less memory than desk-based computers of the same generation. Nevertheless, the idea of the CCACHE extends naturally to any environment that pages when applications use more virtual memory than physical memory. I have added a compression cache to the

Sprite operating system [8], running on DECstation² 5000/200 workstations (approximately 18 SPECmarks, running a 25 MHz MIPS R3000 processor). Sprite is a particularly suitable system for the CCACHE, because it already supports the idea of trading physical memory between the virtual memory system and the file system [6]. Trading memory a third way, including the compression cache, would be a natural extension of this technique.

The initial prototype of the compression cache has been simplified in a number of ways. First of all, I use a fixed-size CCACHE, which is configured at kernel load time. The fixed-size cache is simpler but results in unneeded overhead for applications that would otherwise fit in memory; measurements of the effects of this are presented below. Secondly, compressed pages are written out using the same number of bytes as uncompressed pages: a full 4-Kbyte file block. In the future compressed pages will be combined into a smaller number of file blocks to save disk bandwidth. Third, I use only a single LZ-based compression algorithm [11] for all data. The compression algorithm reduces pages to 30–40% of their original size on average, depending on the application mix; I would expect application-specific compression algorithms to do much better. Finally, in order to estimate the effects of compression in a system with a large gap between processor and I/O speed, I configured the test system to page to a local disk running the original Sprite file system [6] rather than the faster Sprite LFS [9].

Douglis 1, 3.2

As a second test, I ran an application that responds to queries based on the contents of a hash table. The database containing the hash table was over 40 Mbytes, all of which was cached in memory, and the total address space of the process was over 60 Mbytes. The benchmark consisted of running a set of 9 queries against this database; the queries were run once to load the process's address space with the appropriate parts of its database and a second time to evaluate performance. The benchmark was run on the same DECstation as the previous measurements, but without the artificial restriction, so it had about 25 Mbytes of memory available. Running with a 12-Mbyte CCACHE was 32% faster than without the compression cache (9.28 minutes versus 13.7).

Douglis 1, 3.4

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Douglis 2, Abstract

Douglis

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 4 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

4 Design

This section describes the design and implementation of a compression cache in Sprite. Sprite is largely compatible with 4.3 BSD UNIX, but its virtual memory system has an interesting difference from most versions of UNIX: physical memory is traded dynamically between VM for application processes and the file system's buffer cache [9]. Since the compression cache must vary in size dynamically as well, Sprite provides a good framework for prototyping the compression cache. The idea of the compression cache should extend naturally to UNIX,³ Mach, or other systems; in fact, Mach's external pager interface [7] should be an excellent foundation for future work in this area.

The target environment for this research consists of mobile computers with limited memory and network bandwidth, and with small local disks or no disks at all. Because of the limited availability of Sprite, the compression cache has been prototyped in a workstation environment, running on DECstation 5000/200 workstations, paging to a local RZ57 disk. The Sprite kernel is configurable at boot-time to allow the system to use a variable amount of physical memory, so a 32-Mbyte machine can behave as though it has as little as 12 Mbytes. About 6 Mbytes are used by the kernel for code, page tables, and some forms of tracing that cannot currently be disabled.

Dougkis 2, 4

Dougkis

"A method for providing accelerated loading of an operating system, comprising the steps of:"

Claim 1 (Preamble)

Page 5 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

1.1 maintaining a list of boot data used for booting a computer system;	Douglis, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Dougkis discloses this claim limitation:

Abstract

Compression has been used in numerous ways for many years, but recently two factors have combined in a way to push compression to the forefront of distributed systems. First, the disparity between processor speeds and I/O rates is ever-increasing, making it possible to perform compression in software to a much greater extent than was previously feasible. Second, the growth of new applications demanding enormous data rates, such as digital video and audio, makes hardware compression increasingly desirable. I discuss the importance of compression in various environments and describe how compression may be used not only to reduce the demand for disk space, disk bandwidth, and network bandwidth, but also to appear to extend physical memory.

Dougkis 1, Abstract

As was mentioned above, the CCACHE is primarily targeted for mobile computers, which typically have less memory than desk-based computers of the same generation. Nevertheless, the idea of the CCACHE extends naturally to any environment that pages when applications use more virtual memory than physical memory. I have added a compression cache to the

Sprite operating system [8], running on DECstation² 5000/200 workstations (approximately 18 SPECmarks, running a 25 MHz MIPS R3000 processor). Sprite is a particularly suitable system for the CCACHE, because it already supports the idea of trading physical memory between the virtual memory system and the file system [6]. Trading memory a third way, including the compression cache, would be a natural extension of this technique.

The initial prototype of the compression cache has been simplified in a number of ways. First of all, I use a fixed-size CCACHE, which is configured at kernel load time. The fixed-size cache is simpler but results in unneeded overhead for applications that would otherwise fit in memory; measurements of the effects of this are presented below. Secondly, compressed pages are written out using the same number of bytes as uncompressed pages: a full 4-Kbyte file block. In the future compressed pages will be combined into a smaller number of file blocks to save disk bandwidth. Third, I use only a single LZ-based compression algorithm [11] for all data. The compression algorithm reduces pages to 30–40% of their original size on average, depending on the application mix; I would expect application-specific compression algorithms to do much better. Finally, in order to estimate the effects of compression in a system with a large gap between processor and I/O speed, I configured the test system to page to a local disk running the original Sprite file system [6] rather than the faster Sprite LFS [9].

Dougkis 1, 3.2

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on-line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory-intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Dougli 2, Abstract

4 Design

This section describes the design and implementation of a compression cache in Sprite. Sprite is largely compatible with 4.3 BSD UNIX, but its virtual memory system has an interesting difference from most versions of UNIX: physical memory is traded dynamically between VM for application processes and the file system's buffer cache [9]. Since the compression cache must vary in size dynamically as well, Sprite provides a good framework for prototyping the compression cache. The idea of the compression cache should extend naturally to UNIX,³ Mach, or other systems; in fact, Mach's external pager interface [7] should be an excellent foundation for future work in this area.

The target environment for this research consists of mobile computers with limited memory and network bandwidth, and with small local disks or no disks at all. Because of the limited availability of Sprite, the compression cache has been prototyped in a workstation environment, running on DECstation 5000/200 workstations, paging to a local RZ57 disk. The Sprite kernel is configurable at boot-time to allow the system to use a variable amount of physical memory, so a 32-Mbyte machine can behave as though it has as little as 12 Mbytes. About 6 Mbytes are used by the kernel for code, page tables, and some forms of tracing that cannot currently be disabled.

Dougli 2, 4

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>1.2 initializing a central processing unit of the computer system;</p>	<p>Douglis, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this claim limitation:</p> <p style="text-align: center;">Abstract</p> <p style="text-align: center;">Compression has been used in numerous ways for many years, but recently two factors have combined in a way to push compression to the forefront of distributed systems. First, the disparity between processor speeds and I/O rates is ever-increasing, making it possible to perform compression in software to a much greater extent than was previously feasible. Second, the growth of new applications demanding enormous data rates, such as digital video and audio, makes hardware compression increasingly desirable. I discuss the importance of compression in various environments and describe how compression may be used not only to reduce the demand for disk space, disk bandwidth, and network bandwidth, but also to appear to extend physical memory.</p> <p>Douglis 1, Abstract</p> <p>Data compression has long been used as a method to reduce the number of bits being stored or transmitted [7], but stored where and transmitted over what? The answer to this question is changing as the gap between processing speed and I/O bandwidth increases, and the uses for computers shift toward multimedia and other high-data-rate applications. Traditionally, compression was used to reduce disk storage demands, by selectively compressing files that had not been accessed for a long time, and to reduce bandwidth requirements over such media as wide-area networks and modems. Some forms of compression are now nearly ubiquitous: for example, the vast majority of “anonymous FTP” archives store all but the most trivial of files in compressed format, saving disk space while making retrievals over the Internet faster. (Other sites sometimes store the original files in uncompressed format but allow on-the-fly compression upon request.) Images impose especially</p> <p>Douglis 1, at 1</p>	

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Even today, compression buys a significant improvement in disk capacity with only a slight degradation in performance. Cate and Gross combined compression and caching in a two-level file store, which automatically compresses least-recently-used files in order to save disk space [3]. Stacker¹ uses compression to increase the effective capacity of a PC hard disk, sometimes improving I/O performance but often being measurably slower than without compression; the slowness is due to the relative performance of an Intel 386 chip compared to a typical PC hard drive, and can be improved with a special processor board [5]. Taunton described a mechanism for compressing binary executables on Acorn personal computers, reducing disk space requirements and improving file system bandwidth; since only decompression was being performed on-line, the processing overhead was offset by the reduction in I/O [10]. Burrows, et al., combined on-line compression with Sprite LFS [9] to compress and decompress all disk I/O automatically [2]. They used it primarily to increase effective disk capacity but expect that with hardware compression, the increase in effective disk bandwidth would improve overall system performance.

Douglis 1, 2

memory can allow a user to run larger processes without buying more memory. In this case, virtual memory pages would be compressed and written back into physical memory rather than to a backing store. This idea was briefly mentioned by Appel and Li, who claimed that user-level support for compression would be more effective than generic operating system support [1]. Nevertheless, I believe that OS support for compressed virtual memory can prove useful. I refer to the technique of trading regular physical memory for data stored in compressed format as a *compression cache* (CCACHE).

One question, of course, is whether paging is even interesting or desirable. In some environments, paging is largely passé due to the large amounts of memory available [4]. However, I believe there are still systems and applications that could benefit greatly from a cheaper method of paging. Mobile computers are especially likely to have less memory available than needed, and the cost of paging over a wireless network or onto a small local disk might be much more than the cost of compressing the page. Even in a workstation-based environment, a main-memory database that is within a factor of two or three of the size of available physical memory might fit completely in memory in compressed format. The important issues are how effective compression is at saving memory and how costly compression is by comparison to network or disk I/O.

In the best case, compression can be done in hardware, and the cost of compression will be limited only by memory-to-memory bandwidth. In this case I would expect the CCACHE to provide a substantial improvement in performance. Beyond this, however, I argue that on-line compression in software can still provide benefits to a wide class of applications if designed properly. In this section I describe an implementation of the CCACHE in software, and the performance of some benchmarks, to support this claim.

Douglis 1, 2

There are a number of potential benefits of using a compression cache. First, compressing a page and retaining it in memory can be cheaper than writing it to backing store. Second, reading it back from memory is likely to be much cheaper than reading it from backing store, even taking the cost of decompression into account. Finally, if the page is eventually written to backing store, it can be written in compressed format, requiring less bandwidth.

The CCACHE has some potential disadvantages as well. Most importantly, it competes with user processes (and perhaps the file system cache) for memory. Putting a page in the CCACHE has the effect of freeing up only part of a page, so more pages must be transferred from uncompressed memory to the CCACHE in order to make room for one new page. Processes will take additional page faults because they are given less memory. (This suggests that the CCACHE should be of a variable size, and should be used only when its presence improves performance rather than degrading it.) Additionally, the CCACHE adds overhead in the form of added complexity during page faults, as well as extra code and data associated with the cache.

Douglis 1, 3.1

Douglis

“initializing a central processing unit of the computer system;”

Claim 1.2

Page 9 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

As was mentioned above, the *CCACHE* is primarily targeted for mobile computers, which typically have less memory than desk-based computers of the same generation. Nevertheless, the idea of the *CCACHE* extends naturally to any environment that pages when applications use more virtual memory than physical memory. I have added a compression cache to the

Sprite operating system [8], running on DECstation² 5000/200 workstations (approximately 18 SPECmarks, running a 25 MHz MIPS R3000 processor). Sprite is a particularly suitable system for the *CCACHE*, because it already supports the idea of trading physical memory between the virtual memory system and the file system [6]. Trading memory a third way, including the compression cache, would be a natural extension of this technique.

The initial prototype of the compression cache has been simplified in a number of ways. First of all, I use a fixed-size *CCACHE*, which is configured at kernel load time. The fixed-size cache is simpler but results in unneeded overhead for applications that would otherwise fit in memory; measurements of the effects of this are presented below. Secondly, compressed pages are written out using the same number of bytes as uncompressed pages: a full 4-Kbyte file block. In the future compressed pages will be combined into a smaller number of file blocks to save disk bandwidth. Third, I use only a single LZ-based compression algorithm [11] for all data. The compression algorithm reduces pages to 30–40% of their original size on average, depending on the application mix; I would expect application-specific compression algorithms to do much better. Finally, in order to estimate the effects of compression in a system with a large gap between processor and I/O speed, I configured the test system to page to a local disk running the original Sprite file system [6] rather than the faster Sprite LFS [9].

Douglis 1, 3.2

As a second test, I ran an application that responds to queries based on the contents of a hash table. The database containing the hash table was over 40 Mbytes, all of which was cached in memory, and the total address space of the process was over 60 Mbytes. The benchmark consisted of running a set of 9 queries against this database; the queries were run once to load the process's address space with the appropriate parts of its database and a second time to evaluate performance. The benchmark was run on the same DECstation as the previous measurements, but without the artificial restriction, so it had about 25 Mbytes of memory available. Running with a 12-Mbyte *CCACHE* was 32% faster than without the compression cache (9.28 minutes versus 13.7).

Douglis 1, 3.4

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Douglis 2, Abstract

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Abstract

Compression has been used in numerous ways for many years, but recently two factors have combined in a way to push compression to the forefront of distributed systems. First, the disparity between processor speeds and I/O rates is ever-increasing, making it possible to perform compression in software to a much greater extent than was previously feasible. Second, the growth of new applications demanding enormous data rates, such as digital video and audio, makes hardware compression increasingly desirable. I discuss the importance of compression in various environments and describe how compression may be used not only to reduce the demand for disk space, disk bandwidth, and network bandwidth, but also to appear to extend physical memory.

Douglis 1, Abstract

As was mentioned above, the *CCACHE* is primarily targeted for mobile computers, which typically have less memory than desk-based computers of the same generation. Nevertheless, the idea of the *CCACHE* extends naturally to any environment that pages when applications use more virtual memory than physical memory. I have added a compression cache to the

Sprite operating system [8], running on DECstation² 5000/200 workstations (approximately 18 SPECmarks, running a 25 MHz MIPS R3000 processor). Sprite is a particularly suitable system for the *CCACHE*, because it already supports the idea of trading physical memory between the virtual memory system and the file system [6]. Trading memory a third way, including the compression cache, would be a natural extension of this technique.

The initial prototype of the compression cache has been simplified in a number of ways. First of all, I use a fixed-size *CCACHE*, which is configured at kernel load time. The fixed-size cache is simpler but results in unneeded overhead for applications that would otherwise fit in memory; measurements of the effects of this are presented below. Secondly, compressed pages are written out using the same number of bytes as uncompressed pages: a full 4-Kbyte file block. In the future compressed pages will be combined into a smaller number of file blocks to save disk bandwidth. Third, I use only a single LZ-based compression algorithm [11] for all data. The compression algorithm reduces pages to 30-40% of their original size on average, depending on the application mix; I would expect application-specific compression algorithms to do much better. Finally, in order to estimate the effects of compression in a system with a large gap between processor and I/O speed, I configured the test system to page to a local disk running the original Sprite file system [6] rather than the faster Sprite LFS [9].

Douglis 1, 3.2

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on-line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory-intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Douglis 2, Abstract

Douglis

“initializing a central processing unit of the computer system;”

Claim 1.2

Page 11 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Dougliis

4 Design

This section describes the design and implementation of a compression cache in Sprite. Sprite is largely compatible with 4.3 BSD UNIX, but its virtual memory system has an interesting difference from most versions of UNIX: physical memory is traded dynamically between VM for application processes and the file system's buffer cache [9]. Since the compression cache must vary in size dynamically as well, Sprite provides a good framework for prototyping the compression cache. The idea of the compression cache should extend naturally to UNIX,³ Mach, or other systems; in fact, Mach's external pager interface [7] should be an excellent foundation for future work in this area.

The target environment for this research consists of mobile computers with limited memory and network bandwidth, and with small local disks or no disks at all. Because of the limited availability of Sprite, the compression cache has been prototyped in a workstation environment, running on DECstation 5000/200 workstations, paging to a local RZ57 disk. The Sprite kernel is configurable at boot-time to allow the system to use a variable amount of physical memory, so a 32-Mbyte machine can behave as though it has as little as 12 Mbytes. About 6 Mbytes are used by the kernel for code, page tables, and some forms of tracing that cannot currently be disabled.

Dougliis 2, 4

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Douglis, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Douglis discloses this claim limitation:

Abstract

Compression has been used in numerous ways for many years, but recently two factors have combined in a way to push compression to the forefront of distributed systems. First, the disparity between processor speeds and I/O rates is ever-increasing, making it possible to perform compression in software to a much greater extent than was previously feasible. Second, the growth of new applications demanding enormous data rates, such as digital video and audio, makes hardware compression increasingly desirable. I discuss the importance of compression in various environments and describe how compression may be used not only to reduce the demand for disk space, disk bandwidth, and network bandwidth, but also to appear to extend physical memory.

Douglis 1, Abstract

Data compression has long been used as a method to reduce the number of bits being stored or transmitted [7], but stored where and transmitted over what? The answer to this question is changing as the gap between processing speed and I/O bandwidth increases, and the uses for computers shift toward multimedia and other high-data-rate applications.

Traditionally, compression was used to reduce disk storage demands, by selectively compressing files that had not been accessed for a long time, and to reduce bandwidth requirements over such media as wide-area networks and modems. Some forms of compression are now nearly ubiquitous: for example, the vast majority of “anonymous FTP” archives store all but the most trivial of files in compressed format, saving disk space while making retrievals over the Internet faster. (Other sites sometimes store the original files in uncompressed format but allow on-the-fly compression upon request.) Images impose especially

Douglis 1, at 1

Douglis

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Even today, compression buys a significant improvement in disk capacity with only a slight degradation in performance. Cate and Gross combined compression and caching in a two-level file store, which automatically compresses least-recently-used files in order to save disk space [3]. Stacker¹ uses compression to increase the effective capacity of a PC hard disk, sometimes improving I/O performance but often being measurably slower than without compression; the slowness is due to the relative performance of an Intel 386 chip compared to a typical PC hard drive, and can be improved with a special processor board [5]. Taunton described a mechanism for compressing binary executables on Acorn personal computers, reducing disk space requirements and improving file system bandwidth; since only decompression was being performed on-line, the processing overhead was offset by the reduction in I/O [10]. Burrows, et al., combined on-line compression with Sprite LFS [9] to compress and decompress all disk I/O automatically [2]. They used it primarily to increase effective disk capacity but expect that with hardware compression, the increase in effective disk bandwidth would improve overall system performance.

Douglis 1, 2

memory can allow a user to run larger processes without buying more memory. In this case, virtual memory pages would be compressed and written back into physical memory rather than to a backing store. This idea was briefly mentioned by Appel and Li, who claimed that user-level support for compression would be more effective than generic operating system support [1]. Nevertheless, I believe that OS support for compressed virtual memory can prove useful. I refer to the technique of trading regular physical memory for data stored in compressed format as a *compression cache* (CCACHE).

One question, of course, is whether paging is even interesting or desirable. In some environments, paging is largely passé due to the large amounts of memory available [4]. However, I believe there are still systems and applications that could benefit greatly from a cheaper method of paging. Mobile computers are especially likely to have less memory available than needed, and the cost of paging over a wireless network or onto a small local disk might be much more than the cost of compressing the page. Even in a workstation-based environment, a main-memory database that is within a factor of two or three of the size of available physical memory might fit completely in memory in compressed format. The important issues are how effective compression is at saving memory and how costly compression is by comparison to network or disk I/O.

In the best case, compression can be done in hardware, and the cost of compression will be limited only by memory-to-memory bandwidth. In this case I would expect the CCACHE to provide a substantial improvement in performance. Beyond this, however, I argue that on-line compression in software can still provide benefits to a wide class of applications if designed properly. In this section I describe an implementation of the CCACHE in software, and the performance of some benchmarks, to support this claim.

Douglis 1, 2

There are a number of potential benefits of using a compression cache. First, compressing a page and retaining it in memory can be cheaper than writing it to backing store. Second, reading it back from memory is likely to be much cheaper than reading it from backing store, even taking the cost of decompression into account. Finally, if the page is eventually written to backing store, it can be written in compressed format, requiring less bandwidth.

The CCACHE has some potential disadvantages as well. Most importantly, it competes with user processes (and perhaps the file system cache) for memory. Putting a page in the CCACHE has the effect of freeing up only part of a page, so more pages must be transferred from uncompressed memory to the CCACHE in order to make room for one new page. Processes will take additional page faults because they are given less memory. (This suggests that the CCACHE should be of a variable size, and should be used only when its presence improves performance rather than degrading it.) Additionally, the CCACHE adds overhead in the form of added complexity during page faults, as well as extra code and data associated with the cache.

Douglis 1, 3.1

Douglis

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 14 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

As was mentioned above, the *CCACHE* is primarily targeted for mobile computers, which typically have less memory than desk-based computers of the same generation. Nevertheless, the idea of the *CCACHE* extends naturally to any environment that pages when applications use more virtual memory than physical memory. I have added a compression cache to the

Sprite operating system [8], running on DECstation² 5000/200 workstations (approximately 18 SPECmarks, running a 25 MHz MIPS R3000 processor). Sprite is a particularly suitable system for the *CCACHE*, because it already supports the idea of trading physical memory between the virtual memory system and the file system [6]. Trading memory a third way, including the compression cache, would be a natural extension of this technique.

The initial prototype of the compression cache has been simplified in a number of ways. First of all, I use a fixed-size *CCACHE*, which is configured at kernel load time. The fixed-size cache is simpler but results in unneeded overhead for applications that would otherwise fit in memory; measurements of the effects of this are presented below. Secondly, compressed pages are written out using the same number of bytes as uncompressed pages: a full 4-Kbyte file block. In the future compressed pages will be combined into a smaller number of file blocks to save disk bandwidth. Third, I use only a single LZ-based compression algorithm [11] for all data. The compression algorithm reduces pages to 30–40% of their original size on average, depending on the application mix; I would expect application-specific compression algorithms to do much better. Finally, in order to estimate the effects of compression in a system with a large gap between processor and I/O speed, I configured the test system to page to a local disk running the original Sprite file system [6] rather than the faster Sprite LFS [9].

Douglis 1, 3.2

As a second test, I ran an application that responds to queries based on the contents of a hash table. The database containing the hash table was over 40 Mbytes, all of which was cached in memory, and the total address space of the process was over 60 Mbytes. The benchmark consisted of running a set of 9 queries against this database; the queries were run once to load the process's address space with the appropriate parts of its database and a second time to evaluate performance. The benchmark was run on the same DECstation as the previous measurements, but without the artificial restriction, so it had about 25 Mbytes of memory available. Running with a 12-Mbyte *CCACHE* was 32% faster than without the compression cache (9.28 minutes versus 13.7).

Douglis 1, 3.4

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on-line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory-intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Douglis 2, Abstract

Douglis

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 15 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

4 Design

This section describes the design and implementation of a compression cache in Sprite. Sprite is largely compatible with 4.3 BSD UNIX, but its virtual memory system has an interesting difference from most versions of UNIX: physical memory is traded dynamically between VM for application processes and the file system's buffer cache [9]. Since the compression cache must vary in size dynamically as well, Sprite provides a good framework for prototyping the compression cache. The idea of the compression cache should extend naturally to UNIX,³ Mach, or other systems; in fact, Mach's external pager interface [7] should be an excellent foundation for future work in this area.

The target environment for this research consists of mobile computers with limited memory and network bandwidth, and with small local disks or no disks at all. Because of the limited availability of Sprite, the compression cache has been prototyped in a workstation environment, running on DECstation 5000/200 workstations, paging to a local RZ57 disk. The Sprite kernel is configurable at boot-time to allow the system to use a variable amount of physical memory, so a 32-Mbyte machine can behave as though it has as little as 12 Mbytes. About 6 Mbytes are used by the kernel for code, page tables, and some forms of tracing that cannot currently be disabled.

Douglis 2, 4

Douglis

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 16 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Douglis, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this claim limitation:</p> <p style="text-align: center;">Abstract</p> <p style="text-align: center;">Compression has been used in numerous ways for many years, but recently two factors have combined in a way to push compression to the forefront of distributed systems. First, the disparity between processor speeds and I/O rates is ever-increasing, making it possible to perform compression in software to a much greater extent than was previously feasible. Second, the growth of new applications demanding enormous data rates, such as digital video and audio, makes hardware compression increasingly desirable. I discuss the importance of compression in various environments and describe how compression may be used not only to reduce the demand for disk space, disk bandwidth, and network bandwidth, but also to appear to extend physical memory.</p> <p>Douglis 1, Abstract</p>	

Douglis

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Data compression has long been used as a method to reduce the number of bits being stored or transmitted [7], but stored where and transmitted over what? The answer to this question is changing as the gap between processing speed and I/O bandwidth increases, and the uses for computers shift toward multimedia and other high-data-rate applications.

Traditionally, compression was used to reduce disk storage demands, by selectively compressing files that had not been accessed for a long time, and to reduce bandwidth requirements over such media as wide-area networks and modems. Some forms of compression are now nearly ubiquitous: for example, the vast majority of "anonymous FTP" archives store all but the most trivial of files in compressed format, saving disk space while making retrievals over the Internet faster. (Other sites sometimes store the original files in uncompressed format but allow on-the-fly compression upon request.) Images impose especially

Douglis 1, at 1

Even today, compression buys a significant improvement in disk capacity with only a slight degradation in performance. Cate and Gross combined compression and caching in a two-level file store, which automatically compresses least-recently-used files in order to save disk space [3]. Stacker¹ uses compression to increase the effective capacity of a PC hard disk, sometimes improving I/O performance but often being measurably slower than without compression; the slowness is due to the relative performance of an Intel 386 chip compared to a typical PC hard drive, and can be improved with a special processor board [5]. Taunton described a mechanism for compressing binary executables on Acorn personal computers, reducing disk space requirements and improving file system bandwidth; since only decompression was being performed on-line, the processing overhead was offset by the reduction in I/O [10]. Burrows, et al., combined on-line compression with Sprite LFS [9] to compress and decompress all disk I/O automatically [2]. They used it primarily to increase effective disk capacity but expect that with hardware compression, the increase in effective disk bandwidth would improve overall system performance.

Douglis 1, 2

memory can allow a user to run larger processes without buying more memory. In this case, virtual memory pages would be compressed and written back into physical memory rather than to a backing store. This idea was briefly mentioned by Appel and Li, who claimed that user-level support for compression would be more effective than generic operating system support [1]. Nevertheless, I believe that OS support for compressed virtual memory can prove useful. I refer to the technique of trading regular physical memory for data stored in compressed format as a *compression cache* (CCACHE).

One question, of course, is whether paging is even interesting or desirable. In some environments, paging is largely passé due to the large amounts of memory available [4]. However, I believe there are still systems and applications that could benefit greatly from a cheaper method of paging. Mobile computers are especially likely to have less memory available than needed, and the cost of paging over a wireless network or onto a small local disk might be much more than the cost of compressing the page. Even in a workstation-based environment, a main-memory database that is within a factor of two or three of the size of available physical memory might fit completely in memory in compressed format. The important issues are how effective compression is at saving memory and how costly compression is by comparison to network or disk I/O.

In the best case, compression can be done in hardware, and the cost of compression will be limited only by memory-to-memory bandwidth. In this case I would expect the CCACHE to provide a substantial improvement in performance. Beyond this, however, I argue that on-line compression in software can still provide benefits to a wide class of applications if designed properly. In this section I describe an implementation of the CCACHE in software, and the performance of some benchmarks, to support this claim.

Douglis 1, 2

Douglis

"servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache."

Claim 1.4

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

There are a number of potential benefits of using a compression cache. First, compressing a page and retaining it in memory can be cheaper than writing it to backing store. Second, reading it back from memory is likely to be much cheaper than reading it from backing store, even taking the cost of decompression into account. Finally, if the page is eventually written to backing store, it can be written in compressed format, requiring less bandwidth.

The CCACHE has some potential disadvantages as well. Most importantly, it competes with user processes (and perhaps the file system cache) for memory. Putting a page in the CCACHE has the effect of freeing up only part of a page, so more pages must be transferred from uncompressed memory to the CCACHE in order to make room for one new page. Processes will take additional page faults because they are given less memory. (This suggests that the CCACHE should be of a variable size, and should be used only when its presence improves performance rather than degrading it.) Additionally, the CCACHE adds overhead in the form of added complexity during page faults, as well as extra code and data associated with the cache.

Douglis 1, 3.1

As was mentioned above, the CCACHE is primarily targeted for mobile computers, which typically have less memory than desk-based computers of the same generation. Nevertheless, the idea of the CCACHE extends naturally to any environment that pages when applications use more virtual memory than physical memory. I have added a compression cache to the

Sprite operating system [8], running on DECstation² 5000/200 workstations (approximately 18 SPECmarks, running a 25 MHz MIPS R3000 processor). Sprite is a particularly suitable system for the CCACHE, because it already supports the idea of trading physical memory between the virtual memory system and the file system [6]. Trading memory a third way, including the compression cache, would be a natural extension of this technique.

The initial prototype of the compression cache has been simplified in a number of ways. First of all, I use a fixed-size CCACHE, which is configured at kernel load time. The fixed-size cache is simpler but results in unneeded overhead for applications that would otherwise fit in memory; measurements of the effects of this are presented below. Secondly, compressed pages are written out using the same number of bytes as uncompressed pages: a full 4-Kbyte file block. In the future compressed pages will be combined into a smaller number of file blocks to save disk bandwidth. Third, I use only a single LZ-based compression algorithm [11] for all data. The compression algorithm reduces pages to 30–40% of their original size on average, depending on the application mix; I would expect application-specific compression algorithms to do much better. Finally, in order to estimate the effects of compression in a system with a large gap between processor and I/O speed, I configured the test system to page to a local disk running the original Sprite file system [6] rather than the faster Sprite LFS [9].

Douglis 1, 3.2

As a second test, I ran an application that responds to queries based on the contents of a hash table. The database containing the hash table was over 40 Mbytes, all of which was cached in memory, and the total address space of the process was over 60 Mbytes. The benchmark consisted of running a set of 9 queries against this database; the queries were run once to load the process's address space with the appropriate parts of its database and a second time to evaluate performance. The benchmark was run on the same DECstation as the previous measurements, but without the artificial restriction, so it had about 25 Mbytes of memory available. Running with a 12-Mbyte CCACHE was 32% faster than without the compression cache (9.28 minutes versus 13.7).

Douglis 1, 3.4

Douglis

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on-line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory-intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Douglis 2, Abstract

4 Design

This section describes the design and implementation of a compression cache in Sprite. Sprite is largely compatible with 4.3 BSD UNIX, but its virtual memory system has an interesting difference from most versions of UNIX: physical memory is traded dynamically between VM for application processes and the file system's buffer cache [9]. Since the compression cache must vary in size dynamically as well, Sprite provides a good framework for prototyping the compression cache. The idea of the compression cache should extend naturally to UNIX,³ Mach, or other systems; in fact, Mach's external pager interface [7] should be an excellent foundation for future work in this area.

The target environment for this research consists of mobile computers with limited memory and network bandwidth, and with small local disks or no disks at all. Because of the limited availability of Sprite, the compression cache has been prototyped in a workstation environment, running on DECstation 5000/200 workstations, paging to a local RZ57 disk. The Sprite kernel is configurable at boot-time to allow the system to use a variable amount of physical memory, so a 32-Mbyte machine can behave as though it has as little as 12 Mbytes. About 6 Mbytes are used by the kernel for code, page tables, and some forms of tracing that cannot currently be disabled.

Douglis 2, 4

Douglis

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Page 20 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Douglis, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Douglis discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

3.3 Target Applications

I next address the issue of what applications might make effective use of a compression cache. Obviously, many applications will fit into memory without the need for compression, and other applications may cause excessive I/O even with compression. The applications that can best make use of a CCACHE are those that will not comfortably fit into physical memory without compression but will fit if some of their pages are compressed.

One can imagine a contrived scenario in which the CCACHE would provide significant performance benefits: if an application cycles linearly through a working set that is one page larger than the maximum number of pages allowed to be resident, and a least-recently-used algorithm is used for page replacement, then the process will take a page fault on each new page. With the compression cache, the process will still fault on each page, but each fault will be satisfied by a compression and a decompression rather than a pair of disk I/Os.

Another scenario, as mentioned above, is the application that spreads its accesses uniformly in an address space much larger than physical memory. Although taking some of memory for the CCACHE will result in additional page faults that would otherwise not occur, the average cost of a page fault will be less with the compression cache in use as long as compression is much less expensive than disk I/O (say, one-third the cost) and the hit rate in the compression cache is reasonably high (say, 80–90%).

Douglis 1

Douglis

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Dougliis

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on-line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory-intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Dougliis 2

1 Introduction

Over the past decade, the processing power and physical memory size of typical computers have increased dramatically. Even as workstation memory sizes are increasing, however, a new technology trend is pushing toward small memories: mobile computers that are smaller than their desk-top counterparts and are typically configured with significantly less memory. Application designers are sometimes forced to squeeze their applications to fit into available memory, and may not succeed. Therefore, in a general-purpose mobile computer, as with many computers, paging is needed to enable a wider range of applications to run—as long as it can be performed efficiently.

Dougliis 2

The potential benefits of the compression cache depend on the relationship between the speed of compression and the I/O bandwidth of the system, as well as the compression ratio (anywhere from barely over 1:1 to about 4:1 in the experiments reported below). If the cost of compressing and copying a page were negligible, and pages compressed well, the compression cache could be used to give a computer the appearance of having additional physical memory. In practice, compressing and copying have costs associated with them, and the benefit of reducing traffic to the backing store is offset by the overhead of the compression cache. Overhead comes not only from the compression itself but from the additional page faults an application will experience when some memory is used for compressed pages (as well as the data structures used to support compressed pages). Furthermore, as mentioned above, not all applications compress well: for poorly suited applications, the effort to compress memory will be wasted and degrade rather than improve performance. Thus, depending on the application and the hardware environment, the benefits of reduced I/O may outweigh the costs of compression and additional faults, or vice-versa. Configuring the compression cache to improve performance in the first case while staying out of the way in the second case is an interesting, and difficult, problem.

Dougliis 2

Dougliis

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Douglis, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Douglis discloses this limitation:

See Claims 1.3, and 1.4 above.

See also

The method for choosing when to grow or shrink the compression cache is similar to the algorithm in Sprite for trading memory between the file system and VM system. Sprite compares the age of the least-recently-used file block to the age of the LRU VM page, and reclaims the older of the two, modulo an adjustment to favor retaining VM pages longer. This “penalty” to the file system helps improve interactive performance, by preventing a large file from flushing a process’s address space completely out of memory [10].

Douglis 2

Traditionally, compression was used to reduce disk storage demands, by selectively compressing files that had not been accessed for a long time, and to reduce bandwidth requirements over such media as wide-area networks and modems. Some forms of compression are now nearly ubiquitous: for example, the vast majority of “anonymous FTP” archives store all but the most trivial of files in compressed format, saving disk space while making retrievals over the Internet faster. (Other sites sometimes store the original files in uncompressed format but allow on-the-fly compression upon request.) Images impose especially excessive requirements on disk storage, disk bandwidth, and network bandwidth if they are not compressed; the current trend toward multimedia environments ensures that compression will play an increasingly important role in most distributed systems, even over only local-area networks.

Douglis 1

Douglis

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 23 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

4. The method of claim 1, further comprising updating the list of boot data.	Douglis, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Douglis, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Douglis

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 25 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Douglis, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Douglis

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 26 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Douglis, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Douglis

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>7.1 a digital signal processor (DSP) or controller;</p>	<p>Douglis, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p>The method for choosing when to grow or shrink the compression cache is similar to the algorithm in Sprite for trading memory between the file system and VM system. Sprite compares the age of the least-recently-used file block to the age of the LRU VM page, and reclaims the older of the two, modulo an adjustment to favor retaining VM pages longer. This “penalty” to the file system helps improve interactive performance, by preventing a large file from flushing a process’s address space completely out of memory [10].</p> <p>Douglis 2</p> <p>Traditionally, compression was used to reduce disk storage demands, by selectively compressing files that had not been accessed for a long time, and to reduce bandwidth requirements over such media as wide-area networks and modems. Some forms of compression are now nearly ubiquitous: for example, the vast majority of “anonymous FTP” archives store all but the most trivial of files in compressed format, saving disk space while making retrievals over the Internet faster. (Other sites sometimes store the original files in uncompressed format but allow on-the-fly compression upon request.) Images impose especially excessive requirements on disk storage, disk bandwidth, and network bandwidth if they are not compressed; the current trend toward multimedia environments ensures that compression will play an increasingly important role in most distributed systems, even over only local-area networks.</p> <p>Douglis 1</p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

7.2 a cache memory device; and;	Douglis, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system

Douglis, as evidenced by the example citations below, discloses
“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Douglis discloses this limitation:

See Claims 1.1, 1.3, 2, 3, and 7.1 above.

Douglis

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 30 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Douglis, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Douglis

“for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system”

Claim 7.3.2

Page 31 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Douglis, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Douglis

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 32 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Douglis, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Douglis discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

3.3 Target Applications

I next address the issue of what applications might make effective use of a compression cache. Obviously, many applications will fit into memory without the need for compression, and other applications may cause excessive I/O even with compression. The applications that can best make use of a CCACHE are those that will not comfortably fit into physical memory without compression but will fit if some of their pages are compressed.

One can imagine a contrived scenario in which the CCACHE would provide significant performance benefits: if an application cycles linearly through a working set that is one page larger than the maximum number of pages allowed to be resident, and a least-recently-used algorithm is used for page replacement, then the process will take a page fault on each new page. With the compression cache, the process will still fault on each page, but each fault will be satisfied by a compression and a decompression rather than a pair of disk I/Os.

Another scenario, as mentioned above, is the application that spreads its accesses uniformly in an address space much larger than physical memory. Although taking some of memory for the CCACHE will result in additional page faults that would otherwise not occur, the average cost of a page fault will be less with the compression cache in use as long as compression is much less expensive than disk I/O (say, one-third the cost) and the hit rate in the compression cache is reasonably high (say, 80-90%).

Douglis

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Douglis 1

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on-line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory-intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Douglis 2

1 Introduction

Over the past decade, the processing power and physical memory size of typical computers have increased dramatically. Even as workstation memory sizes are increasing, however, a new technology trend is pushing toward small memories: mobile computers that are smaller than their desk-top counterparts and are typically configured with significantly less memory. Application designers are sometimes forced to squeeze their applications to fit into available memory, and may not succeed. Therefore, in a general-purpose mobile computer, as with many computers, paging is needed to enable a wider range of applications to run—as long as it can be performed efficiently.

Douglis 2

The potential benefits of the compression cache depend on the relationship between the speed of compression and the I/O bandwidth of the system, as well as the compression ratio (anywhere from barely over 1:1 to about 4:1 in the experiments reported below). If the cost of compressing and copying a page were negligible, and pages compressed well, the compression cache could be used to give a computer the appearance of having additional physical memory. In practice, compressing and copying have costs associated with them, and the benefit of reducing traffic to the backing store is offset by the overhead of the compression cache. Overhead comes not only from the compression itself but from the additional page faults an application will experience when some memory is used for compressed pages (as well as the data structures used to support compressed pages). Furthermore, as mentioned above, not all applications compress well: for poorly suited applications, the effort to compress memory will be wasted and degrade rather than improve performance. Thus, depending on the application and the hardware environment, the benefits of reduced I/O may outweigh the costs of compression and additional faults, or vice-versa. Configuring the compression cache to improve performance in the first case while staying out of the way in the second case is an interesting, and difficult, problem.

Douglis 2

Douglis

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

9.1 maintaining a list of application data associated with an application program;	Douglis, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Douglis, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Douglis discloses this limitation:

See Claims 1.3, 2, and 8 above.

Douglis

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 36 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Douglis, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Douglis discloses this limitation:

See Claims 1.4, 2, and 8 above.

See also

3.3 Target Applications

I next address the issue of what applications might make effective use of a compression cache. Obviously, many applications will fit into memory without the need for compression, and other applications may cause excessive I/O even with compression. The applications that can best make use of a CCACHE are those that will not comfortably fit into physical memory without compression but will fit if some of their pages are compressed.

One can imagine a contrived scenario in which the CCACHE would provide significant performance benefits: if an application cycles linearly through a working set that is one page larger than the maximum number of pages allowed to be resident, and a least-recently-used algorithm is used for page replacement, then the process will take a page fault on each new page. With the compression cache, the process will still fault on each page, but each fault will be satisfied by a compression and a decompression rather than a pair of disk I/Os.

Another scenario, as mentioned above, is the application that spreads its accesses uniformly in an address space much larger than physical memory. Although taking some of memory for the CCACHE will result in additional page faults that would otherwise not occur, the average cost of a page fault will be less with the compression cache in use as long as compression is much less expensive than disk I/O (say, one-third the cost) and the hit rate in the compression cache is reasonably high (say, 80-90%).

Douglis 1

Douglis

Claim 9.3

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Dougliis

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on-line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory-intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Dougliis 2

1 Introduction

Over the past decade, the processing power and physical memory size of typical computers have increased dramatically. Even as workstation memory sizes are increasing, however, a new technology trend is pushing toward small memories: mobile computers that are smaller than their desk-top counterparts and are typically configured with significantly less memory. Application designers are sometimes forced to squeeze their applications to fit into available memory, and may not succeed. Therefore, in a general-purpose mobile computer, as with many computers, paging is needed to enable a wider range of applications to run—as long as it can be performed efficiently.

Dougliis 2

The potential benefits of the compression cache depend on the relationship between the speed of compression and the I/O bandwidth of the system, as well as the compression ratio (anywhere from barely over 1:1 to about 4:1 in the experiments reported below). If the cost of compressing and copying a page were negligible, and pages compressed well, the compression cache could be used to give a computer the appearance of having additional physical memory. In practice, compressing and copying have costs associated with them, and the benefit of reducing traffic to the backing store is offset by the overhead of the compression cache. Overhead comes not only from the compression itself but from the additional page faults an application will experience when some memory is used for compressed pages (as well as the data structures used to support compressed pages). Furthermore, as mentioned above, not all applications compress well: for poorly suited applications, the effort to compress memory will be wasted and degrade rather than improve performance. Thus, depending on the application and the hardware environment, the benefits of reduced I/O may outweigh the costs of compression and additional faults, or vice-versa. Configuring the compression cache to improve performance in the first case while staying out of the way in the second case is an interesting, and difficult, problem.

Dougliis 2

Dougliis

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 38 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Douglis, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Douglis discloses this limitation:

Abstract

Compression has been used in numerous ways for many years, but recently two factors have combined in a way to push compression to the forefront of distributed systems. First, the disparity between processor speeds and I/O rates is ever-increasing, making it possible to perform compression in software to a much greater extent than was previously feasible. Second, the growth of new applications demanding enormous data rates, such as digital video and audio, makes hardware compression increasingly desirable. I discuss the importance of compression in various environments and describe how compression may be used not only to reduce the demand for disk space, disk bandwidth, and network bandwidth, but also to appear to extend physical memory.

Douglis 1, Abstract

Data compression has long been used as a method to reduce the number of bits being stored or transmitted [7], but stored where and transmitted over what? The answer to this question is changing as the gap between processing speed and I/O bandwidth increases, and the uses for computers shift toward multimedia and other high-data-rate applications.

Traditionally, compression was used to reduce disk storage demands, by selectively compressing files that had not been accessed for a long time, and to reduce bandwidth requirements over such media as wide-area networks and modems. Some forms of compression are now nearly ubiquitous: for example, the vast majority of “anonymous FTP” archives store all but the most trivial of files in compressed format, saving disk space while making retrievals over the Internet faster. (Other sites sometimes store the original files in uncompressed format but allow on-the-fly compression upon request.) Images impose especially

Douglis

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot

device”

Page 39 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Douglis 1, at 1

Even today, compression buys a significant improvement in disk capacity with only a slight degradation in performance. Cate and Gross combined compression and caching in a two-level file store, which automatically compresses least-recently-used files in order to save disk space [3]. Stacker¹ uses compression to increase the effective capacity of a PC hard disk, sometimes improving I/O performance but often being measurably slower than without compression; the slowness is due to the relative performance of an Intel 386 chip compared to a typical PC hard drive, and can be improved with a special processor board [5]. Taunton described a mechanism for compressing binary executables on Acorn personal computers, reducing disk space requirements and improving file system bandwidth; since only decompression was being performed on-line, the processing overhead was offset by the reduction in I/O [10]. Burrows, et al., combined on-line compression with Sprite LFS [9] to compress and decompress all disk I/O automatically [2]. They used it primarily to increase effective disk capacity but expect that with hardware compression, the increase in effective disk bandwidth would improve overall system performance.

Douglis 1, 2

memory can allow a user to run larger processes without buying more memory. In this case, virtual memory pages would be compressed and written back into physical memory rather than to a backing store. This idea was briefly mentioned by Appel and Li, who claimed that user-level support for compression would be more effective than generic operating system support [1]. Nevertheless, I believe that OS support for compressed virtual memory can prove useful. I refer to the technique of trading regular physical memory for data stored in compressed format as a *compression cache* (CCACHE).

One question, of course, is whether paging is even interesting or desirable. In some environments, paging is largely passé due to the large amounts of memory available [4]. However, I believe there are still systems and applications that could benefit greatly from a cheaper method of paging. Mobile computers are especially likely to have less memory available than needed, and the cost of paging over a wireless network or onto a small local disk might be much more than the cost of compressing the page. Even in a workstation-based environment, a main-memory database that is within a factor of two or three of the size of available physical memory might fit completely in memory in compressed format. The important issues are how effective compression is at saving memory and how costly compression is by comparison to network or disk I/O.

In the best case, compression can be done in hardware, and the cost of compression will be limited only by memory-to-memory bandwidth. In this case I would expect the CCACHE to provide a substantial improvement in performance. Beyond this, however, I argue that on-line compression in software can still provide benefits to a wide class of applications if designed properly. In this section I describe an implementation of the CCACHE in software, and the performance of some benchmarks, to support this claim.

Douglis 1, 2

Douglis

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 40 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

There are a number of potential benefits of using a compression cache. First, compressing a page and retaining it in memory can be cheaper than writing it to backing store. Second, reading it back from memory is likely to be much cheaper than reading it from backing store, even taking the cost of decompression into account. Finally, if the page is eventually written to backing store, it can be written in compressed format, requiring less bandwidth.

The CCACHE has some potential disadvantages as well. Most importantly, it competes with user processes (and perhaps the file system cache) for memory. Putting a page in the CCACHE has the effect of freeing up only part of a page, so more pages must be transferred from uncompressed memory to the CCACHE in order to make room for one new page. Processes will take additional page faults because they are given less memory. (This suggests that the CCACHE should be of a variable size, and should be used only when its presence improves performance rather than degrading it.) Additionally, the CCACHE adds overhead in the form of added complexity during page faults, as well as extra code and data associated with the cache.

Douglis 1, 3.1

As was mentioned above, the CCACHE is primarily targeted for mobile computers, which typically have less memory than desk-based computers of the same generation. Nevertheless, the idea of the CCACHE extends naturally to any environment that pages when applications use more virtual memory than physical memory. I have added a compression cache to the

Sprite operating system [8], running on DECstation² 5000/200 workstations (approximately 18 SPECmarks, running a 25 MHz MIPS R3000 processor). Sprite is a particularly suitable system for the CCACHE, because it already supports the idea of trading physical memory between the virtual memory system and the file system [6]. Trading memory a third way, including the compression cache, would be a natural extension of this technique.

The initial prototype of the compression cache has been simplified in a number of ways. First of all, I use a fixed-size CCACHE, which is configured at kernel load time. The fixed-size cache is simpler but results in unneeded overhead for applications that would otherwise fit in memory; measurements of the effects of this are presented below. Secondly, compressed pages are written out using the same number of bytes as uncompressed pages: a full 4-Kbyte file block. In the future compressed pages will be combined into a smaller number of file blocks to save disk bandwidth. Third, I use only a single LZ-based compression algorithm [11] for all data. The compression algorithm reduces pages to 30–40% of their original size on average, depending on the application mix; I would expect application-specific compression algorithms to do much better. Finally, in order to estimate the effects of compression in a system with a large gap between processor and I/O speed, I configured the test system to page to a local disk running the original Sprite file system [6] rather than the faster Sprite LFS [9].

Douglis 1, 3.2

As a second test, I ran an application that responds to queries based on the contents of a hash table. The database containing the hash table was over 40 Mbytes, all of which was cached in memory, and the total address space of the process was over 60 Mbytes. The benchmark consisted of running a set of 9 queries against this database; the queries were run once to load the process's address space with the appropriate parts of its database and a second time to evaluate performance. The benchmark was run on the same DECstation as the previous measurements, but without the artificial restriction, so it had about 25 Mbytes of memory available. Running with a 12-Mbyte CCACHE was 32% faster than without the compression cache (9.28 minutes versus 13.7).

Douglis

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 41 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Douglis 1, 3.4

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Douglis 2, Abstract

4 Design

This section describes the design and implementation of a compression cache in Sprite. Sprite is largely compatible with 4.3 BSD UNIX, but its virtual memory system has an interesting difference from most versions of UNIX: physical memory is traded dynamically between VM for application processes and the file system's buffer cache [9]. Since the compression cache must vary in size dynamically as well, Sprite provides a good framework for prototyping the compression cache. The idea of the compression cache should extend naturally to UNIX,³ Mach, or other systems; in fact, Mach's external pager interface [7] should be an excellent foundation for future work in this area.

The target environment for this research consists of mobile computers with limited memory and network bandwidth, and with small local disks or no disks at all. Because of the limited availability of Sprite, the compression cache has been prototyped in a workstation environment, running on DECstation 5000/200 workstations, paging to a local RZ57 disk. The Sprite kernel is configurable at boot-time to allow the system to use a variable amount of physical memory, so a 32-Mbyte machine can behave as though it has as little as 12 Mbytes. About 5 Mbytes are used by the kernel for code, page tables, and some forms of tracing that cannot currently be disabled.

Douglis 2, 4

Douglis

"The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device"

Claim 10

Page 42 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Douglis, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Douglis discloses this limitation:

Abstract

Compression has been used in numerous ways for many years, but recently two factors have combined in a way to push compression to the forefront of distributed systems. First, the disparity between processor speeds and I/O rates is ever-increasing, making it possible to perform compression in software to a much greater extent than was previously feasible. Second, the growth of new applications demanding enormous data rates, such as digital video and audio, makes hardware compression increasingly desirable. I discuss the importance of compression in various environments and describe how compression may be used not only to reduce the demand for disk space, disk bandwidth, and network bandwidth, but also to appear to extend physical memory.

Douglis 1, Abstract

Data compression has long been used as a method to reduce the number of bits being stored or transmitted [7], but stored where and transmitted over what? The answer to this question is changing as the gap between processing speed and I/O bandwidth increases, and the uses for computers shift toward multimedia and other high-data-rate applications.

Traditionally, compression was used to reduce disk storage demands, by selectively compressing files that had not been accessed for a long time, and to reduce bandwidth requirements over such media as wide-area networks and modems. Some forms of compression are now nearly ubiquitous: for example, the vast majority of “anonymous FTP” archives store all but the most trivial of files in compressed format, saving disk space while making retrievals over the Internet faster. (Other sites sometimes store the original files in uncompressed format but allow on-the-fly compression upon request.) Images impose especially

Douglis 1, at 1

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Even today, compression buys a significant improvement in disk capacity with only a slight degradation in performance. Cate and Gross combined compression and caching in a two-level file store, which automatically compresses least-recently-used files in order to save disk space [3]. Stacker¹ uses compression to increase the effective capacity of a PC hard disk, sometimes improving I/O performance but often being measurably slower than without compression; the slowness is due to the relative performance of an Intel 386 chip compared to a typical PC hard drive, and can be improved with a special processor board [5]. Taunton described a mechanism for compressing binary executables on Acorn personal computers, reducing disk space requirements and improving file system bandwidth; since only decompression was being performed on-line, the processing overhead was offset by the reduction in I/O [10]. Burrows, et al., combined on-line compression with Sprite LFS [9] to compress and decompress all disk I/O automatically [2]. They used it primarily to increase effective disk capacity but expect that with hardware compression, the increase in effective disk bandwidth would improve overall system performance.

Douglis 1, 2

memory can allow a user to run larger processes without buying more memory. In this case, virtual memory pages would be compressed and written back into physical memory rather than to a backing store. This idea was briefly mentioned by Appel and Li, who claimed that user-level support for compression would be more effective than generic operating system support [1]. Nevertheless, I believe that OS support for compressed virtual memory can prove useful. I refer to the technique of trading regular physical memory for data stored in compressed format as a *compression cache* (CCACHE).

One question, of course, is whether paging is even interesting or desirable. In some environments, paging is largely passé due to the large amounts of memory available [4]. However, I believe there are still systems and applications that could benefit greatly from a cheaper method of paging. Mobile computers are especially likely to have less memory available than needed, and the cost of paging over a wireless network or onto a small local disk might be much more than the cost of compressing the page. Even in a workstation-based environment, a main-memory database that is within a factor of two or three of the size of available physical memory might fit completely in memory in compressed format. The important issues are how effective compression is at saving memory and how costly compression is by comparison to network or disk I/O.

In the best case, compression can be done in hardware, and the cost of compression will be limited only by memory-to-memory bandwidth. In this case I would expect the CCACHE to provide a substantial improvement in performance. Beyond this, however, I argue that on-line compression in software can still provide benefits to a wide class of applications if designed properly. In this section I describe an implementation of the CCACHE in software, and the performance of some benchmarks, to support this claim.

Douglis 1, 2

Douglis

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 44 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

There are a number of potential benefits of using a compression cache. First, compressing a page and retaining it in memory can be cheaper than writing it to backing store. Second, reading it back from memory is likely to be much cheaper than reading it from backing store, even taking the cost of decompression into account. Finally, if the page is eventually written to backing store, it can be written in compressed format, requiring less bandwidth.

The CCACHE has some potential disadvantages as well. Most importantly, it competes with user processes (and perhaps the file system cache) for memory. Putting a page in the CCACHE has the effect of freeing up only part of a page, so more pages must be transferred from uncompressed memory to the CCACHE in order to make room for one new page. Processes will take additional page faults because they are given less memory. (This suggests that the CCACHE should be of a variable size, and should be used only when its presence improves performance rather than degrading it.) Additionally, the CCACHE adds overhead in the form of added complexity during page faults, as well as extra code and data associated with the cache.

Douglis 1, 3.1

As was mentioned above, the CCACHE is primarily targeted for mobile computers, which typically have less memory than desk-based computers of the same generation. Nevertheless, the idea of the CCACHE extends naturally to any environment that pages when applications use more virtual memory than physical memory. I have added a compression cache to the

Sprite operating system [8], running on DECstation² 5000/200 workstations (approximately 18 SPECmarks, running a 25 MHz MIPS R3000 processor). Sprite is a particularly suitable system for the CCACHE, because it already supports the idea of trading physical memory between the virtual memory system and the file system [6]. Trading memory a third way, including the compression cache, would be a natural extension of this technique.

The initial prototype of the compression cache has been simplified in a number of ways. First of all, I use a fixed-size CCACHE, which is configured at kernel load time. The fixed-size cache is simpler but results in unneeded overhead for applications that would otherwise fit in memory; measurements of the effects of this are presented below. Secondly, compressed pages are written out using the same number of bytes as uncompressed pages: a full 4-Kbyte file block. In the future compressed pages will be combined into a smaller number of file blocks to save disk bandwidth. Third, I use only a single LZ-based compression algorithm [11] for all data. The compression algorithm reduces pages to 30–40% of their original size on average, depending on the application mix; I would expect application-specific compression algorithms to do much better. Finally, in order to estimate the effects of compression in a system with a large gap between processor and I/O speed, I configured the test system to page to a local disk running the original Sprite file system [6] rather than the faster Sprite LFS [9].

Douglis 1, 3.2

As a second test, I ran an application that responds to queries based on the contents of a hash table. The database containing the hash table was over 40 Mbytes, all of which was cached in memory, and the total address space of the process was over 60 Mbytes. The benchmark consisted of running a set of 9 queries against this database; the queries were run once to load the process's address space with the appropriate parts of its database and a second time to evaluate performance. The benchmark was run on the same DECstation as the previous measurements, but without the artificial restriction, so it had about 25 Mbytes of memory available. Running with a 12-Mbyte CCACHE was 32% faster than without the compression cache (9.28 minutes versus 13.7).

Douglis 1, 3.4

Douglis

“The method of claim 1, wherein the decompressing is provided by a data compression engine.”

Claim 11

Page 45 of 69

Appendix A30

Invalidity of U.S. Patent 7,181,608 based on Douglis

Abstract

This paper describes a method for trading off computation for disk or network I/O by using less expensive on line compression. By using some memory to store data in compressed format, it may be possible to fit the working set of one or more large applications in relatively small memory. For working sets that are too large to fit in memory even when compressed, compression still provides a benefit by reducing bandwidth and space requirements.

Overall, the effectiveness of this *compression cache* depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation¹ 5000/200 workstation with a local disk indicate that some memory intensive applications running with a compression cache can run two to three times faster than on an unmodified system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.

Douglis 2, Abstract

4 Design

This section describes the design and implementation of a compression cache in Sprite. Sprite is largely compatible with 4.3 BSD UNIX, but its virtual memory system has an interesting difference from most versions of UNIX: physical memory is traded dynamically between VM for application processes and the file system's buffer cache [9]. Since the compression cache must vary in size dynamically as well, Sprite provides a good framework for prototyping the compression cache. The idea of the compression cache should extend naturally to UNIX,³ Mach, or other systems; in fact, Mach's external pager interface [7] should be an excellent foundation for future work in this area.

The target environment for this research consists of mobile computers with limited memory and network bandwidth, and with small local disks or no disks at all. Because of the limited availability of Sprite, the compression cache has been prototyped in a workstation environment, running on DECstation 5000/200 workstations, paging to a local RZ57 disk. The Sprite kernel is configurable at boot-time to allow the system to use a variable amount of physical memory, so a 32-Mbyte machine can behave as though it has as little as 12 Mbytes. About 5 Mbytes are used by the kernel for code, page tables, and some forms of tracing that cannot currently be disabled.

Douglis 2, 4

Douglis

"The method of claim 1, wherein the decompressing is provided by a data compression engine."

Claim 11

Page 46 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Douglis, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Douglis

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 47 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Douglis, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Douglis discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A30 Invalidity of U.S. Patent 7,181,608 based on Douglis

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..

Douglis, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”


To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Douglis discloses this limitation:

See Claims 1.3 and 1.4 above.

See also

The Compression Cache ...



(a) Transferring compressed pages to backing store.

(b) Keeping compressed pages in memory.

Figure 1: Performance of compressing pages, modeled analytically. Speedups are shown as a function of the compression ratio (fraction of bytes left after compression) and the speed of compression relative to I/O. Decompression is assumed to be twice as fast as compression, as is roughly the case for algorithms such as LZRW1 [16]. There are three regions of speedup: the dark black areas at the top left show speedups that go off the top of the scale (6-fold improvement); the light areas show speedups of 1–6 relative to no compression, and the darker areas to the right show data points at which a slowdown would result.

[16] Ross N. Williams. An extremely fast ZIV-Lempel data compression algorithm. In *Data Compression Conference*, pages 362–371, April 1991.

Douglis 2

Douglis

“The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data.”

Claim 15

Page 49 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Douglis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p>Burrows <i>et al.</i> integrated compression with Sprite LFS [12], also primarily to reduce disk space requirements [4]. They argued that LFS is a better vehicle for compressing files than traditional file systems, since files are not overwritten in place and a change to one block within a file would not cause changes to compressed data later in the file. Multiple file blocks may be compressed as a unit, providing better compression than if each block were compressed separately using a dynamic compression algorithm such as LZRW1 [16]. Burrows <i>et al.</i> found that on-line compression halved disk space requirements, as in Cate and Gross’s system, without the delays that could be incurred by decompressing a large file as a single unit. The system had an acceptable performance degradation when compression was performed in software, and was well-suited to hardware compression.</p> <p>Douglis 2</p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Douglis, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Douglis

“The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data.”

Claim 19

Page 51 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Douglis, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

22.1 maintaining a list of boot data used for booting a computer system;.	Douglis, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

22.2 initializing a central processing unit of the computer system;	Douglis, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Douglis, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Douglis discloses this limitation:

See Claim 1.3 above

Douglis

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 55 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Douglis, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtme contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Douglis

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 56 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Douglis, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Douglis

“with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device”

Claim 22.5

Page 57 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Douglis, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Douglis

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 58 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..

Douglis, as evidenced by the example citations below, discloses
“a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Douglis discloses this limitation:

See Claims 16 and 22 above

Douglis

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 59 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

27.1 a boot device..	Douglis, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

27.2 a processor..	Douglis, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

27.3 cache memory; and.	Douglis, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

27.4 non-volatile memory for storing logic code for use by the processor,..	Douglis, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system	Douglis, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Douglis, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Douglis, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Douglis, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Douglis discloses this limitation:

See Claims 4, 10, and 11 above

Douglis

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 67 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Douglis, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Douglis discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Douglis

“The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 29

Page 68 of 69

Appendix A30
Invalidity of U.S. Patent 7,181,608 based on Douglis

30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.

Douglis, as evidenced by the example citations below, discloses
“a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Douglis discloses this limitation:

See Claims 16 and 27 above

Douglis

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 69 of 69

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

The publication Grove "System Administration," LINUX, Mar 1998. ("Grove") invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 ("the '608 Patent") pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime's proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the '608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Grove, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this claim limitation:</p> <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <p>In order to compile the kernel, you must have the gcc C compiler installed on your system. gcc version 2.6.3 or a more recent version is required to compile the 2.0 kernel.</p> <p>First cd to /usr/src/linux. The command make config prompts you for a number of configuration options. This is the step where you select the hardware that your kernel will support. The biggest mistake to avoid is not including support for your hard disk controller. Without the correct hard disk support in the kernel, the system won't even boot. If you are unsure about what a kernel option means, a short description is available by pressing ? and Enter.</p> <p>Next, run the command make dep to update all of the source dependencies. This is an important step. make clean removes old binary files from the kernel source tree.</p> <p>The command make zImage compiles the kernel and writes it to /usr/src/linux/arch/i386/boot/zImage. Linux kernels on Intel systems are always compressed. Sometimes the kernel you want to compile is too large to be compressed with the compression system that make zImage uses. A kernel which is too large will exit the kernel compile with the error message: Kernel Image Too Large. If this happens, try the command make bzImage, which uses a compression system that supports larger kernels. The kernel is written to /usr/src/linux/arch/i386/boot/bzImage.</p> <p>Once you have the kernel compiled, you need to either copy it to a boot floppy (with a command like ``cp zImage /dev/fd0'') or install the image so LILO will boot from your hard drive. See page 1 for more information.</p> </div> <p>Grove, 4.9.1</p>	

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

<p>1.1 maintaining a list of boot data used for booting a computer system;</p>	<p>Grove, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this claim limitation:</p> <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <p>In order to compile the kernel, you must have the <code>gcc</code> C compiler installed on your system. <code>gcc</code> version 2.6.3 or a more recent version is required to compile the 2.0 kernel.</p> <p>First <code>cd</code> to <code>/usr/src/linux</code>. The command <code>make config</code> prompts you for a number of configuration options. This is the step where you select the hardware that your kernel will support. The biggest mistake to avoid is not including support for your hard disk controller. Without the correct hard disk support in the kernel, the system won't even boot. If you are unsure about what a kernel option means, a short description is available by pressing <code>?</code> and Enter.</p> <p>Next, run the command <code>make dep</code> to update all of the source dependencies. This is an important step. <code>make clean</code> removes old binary files from the kernel source tree.</p> <p>The command <code>make zImage</code> compiles the kernel and writes it to <code>/usr/src/linux/arch/i386/boot/zImage</code>. Linux kernels on Intel systems are always compressed. Sometimes the kernel you want to compile is too large to be compressed with the compression system that <code>make zImage</code> uses. A kernel which is too large will exit the kernel compile with the error message: <code>Kernel Image Too Large</code>. If this happens, try the command <code>make bzImage</code>, which uses a compression system that supports larger kernels. The kernel is written to <code>/usr/src/linux/arch/i386/boot/bzImage</code>.</p> <p>Once you have the kernel compiled, you need to either copy it to a boot floppy (with a command like <code>cp zImage /dev/fd0</code>) or install the image so LILO will boot from your hard drive. See page 1 for more information.</p> </div> <p>Grove, 4.9.1</p>	

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

1.2 initializing a central processing unit of the computer system;	Grove, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this claim limitation:</p> <p>4.3.1 The <code>/etc/inittab</code> file.</p> <p>Immediately after Linux boots and the kernel mounts the root file system, the first program that the system executes is <code>init</code>. This program is responsible for starting the system startup scripts, and modifies the system operating from its initial boot-up state to its standard, multiuser state. <code>init</code> also spawns the <code>login</code>: shells for all of the tty devices on the system, and specifies other startup and shutdown procedures.</p> <p>After startup, <code>init</code> remains quietly in the background, monitoring and if necessary altering the running state of the system. There are many details that the <code>init</code> program must see to. These tasks are defined in the <code>/etc/inittab</code> file. A sample <code>/etc/inittab</code> file is shown below.</p> <p>Grove, 4.3.1</p> <p>In order to compile the kernel, you must have the <code>gcc</code> C compiler installed on your system. <code>gcc</code> version 2.6.3 or a more recent version is required to compile the 2.0 kernel.</p> <p>First <code>cd</code> to <code>/usr/src/linux</code>. The command <code>make config</code> prompts you for a number of configuration options. This is the step where you select the hardware that your kernel will support. The biggest mistake to avoid is not including support for your hard disk controller. Without the correct hard disk support in the kernel, the system won't even boot. If you are unsure about what a kernel option means, a short description is available by pressing <code>?</code> and Enter.</p> <p>Next, run the command <code>make dep</code> to update all of the source dependencies. This is an important step. <code>make clean</code> removes old binary files from the kernel source tree.</p> <p>The command <code>make zImage</code> compiles the kernel and writes it to <code>/usr/src/linux/arch/i386/boot/zImage</code>. Linux kernels on Intel systems are always compressed. Sometimes the kernel you want to compile is too large to be compressed with the compression system that <code>make zImage</code> uses. A kernel which is too large will exit the kernel compile with the error message: <code>Kernel Image Too Large</code>. If this happens, try the command <code>make bzImage</code>, which uses a compression system that supports larger kernels. The kernel is written to <code>/usr/src/linux/arch/i386/boot/bzImage</code>.</p> <p>Once you have the kernel compiled, you need to either copy it to a boot floppy (with a command like <code>cp zImage /dev/fd0</code>) or install the image so LILO will boot from your hard drive. See page 1 for more information.</p> <p>Grove, 4.9.1</p>	

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Grove, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this claim limitation:</p> <p style="margin-left: 40px;">In order to compile the kernel, you must have the <code>gcc</code> C compiler installed on your system. <code>gcc</code> version 2.6.3 or a more recent version is required to compile the 2.0 kernel.</p> <p style="margin-left: 40px;">First <code>cd</code> to <code>/usr/src/linux</code>. The command <code>make config</code> prompts you for a number of configuration options. This is the step where you select the hardware that your kernel will support. The biggest mistake to avoid is not including support for your hard disk controller. Without the correct hard disk support in the kernel, the system won’t even boot. If you are unsure about what a kernel option means, a short description is available by pressing <code>?</code> and Enter.</p> <p style="margin-left: 40px;">Next, run the command <code>make dep</code> to update all of the source dependencies. This is an important step. <code>make clean</code> removes old binary files from the kernel source tree.</p> <p style="margin-left: 40px;">The command <code>make zImage</code> compiles the kernel and writes it to <code>/usr/src/linux/arch/i386/boot/zImage</code>. Linux kernels on Intel systems are always compressed. Sometimes the kernel you want to compile is too large to be compressed with the compression system that <code>make zImage</code> uses. A kernel which is too large will exit the kernel compile with the error message: <code>Kernel Image Too Large</code>. If this happens, try the command <code>make bzImage</code>, which uses a compression system that supports larger kernels. The kernel is written to <code>/usr/src/linux/arch/i386/boot/bzImage</code>.</p> <p style="margin-left: 40px;">Once you have the kernel compiled, you need to either copy it to a boot floppy (with a command like <code>cp zImage /dev/fd0</code>) or install the image so LILO will boot from your hard drive. See page 1 for more information.</p> <p>Grove, 4.9.1</p>	

Grove

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 5 of 47

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Grove, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Grove discloses this claim limitation:

In order to compile the kernel, you must have the gcc C compiler installed on your system. gcc version 2.6.3 or a more recent version is required to compile the 2.0 kernel.

First cd to /usr/src/linux. The command make config prompts you for a number of configuration options. This is the step where you select the hardware that your kernel will support. The biggest mistake to avoid is not including support for your hard disk controller. Without the correct hard disk support in the kernel, the system won't even boot. If you are unsure about what a kernel option means, a short description is available by pressing ? and Enter.

Next, run the command make dep to update all of the source dependencies. This is an important step. make clean removes old binary files from the kernel source tree.

The command make zImage compiles the kernel and writes it to /usr/src/linux/arch/i386/boot/zImage. Linux kernels on Intel systems are always compressed. Sometimes the kernel you want to compile is too large to be compressed with the compression system that make zImage uses. A kernel which is too large will exit the kernel compile with the error message: Kernel Image Too Large. If this happens, try the command make bzImage, which uses a compression system that supports larger kernels. The kernel is written to /usr/src/linux/arch/i386/boot/bzImage.

Once you have the kernel compiled, you need to either copy it to a boot floppy (with a command like ``cp zImage /dev/fd0'') or install the image so LILO will boot from your hard drive. See page 4 for more information.

Grove, 4.9.1

Grove

Claim 1.4

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Grove, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Grove

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 7 of 47

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Grove, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p>Page 1 describes how to back up files to a tape drive. Linux provides support for a variety of tape drives with IDE, SCSI, and some proprietary interfaces. Another common type of tape drive connects directly to the floppy drive controller. Linux provides the ftape device driver as a module.</p> <p>At the time of this writing, the most recent version of ftape is 3.04d. You can retrieve the package from the sunsite.unc.edu FTP archive (see Appendix B for instructions). The ftape archive is located in /pub/Linux/kernel/tapes. Be sure to get the most recent version. At the time of this writing, this is ftape-3.04d.tar.gz.</p> <p>After unpacking the ftape archive in the /usr/src directory, typing <code>make install</code> in the top-level ftape directory will compile the ftape driver modules and utilities, if necessary, and install them. If you experience compatibility problems with the ftape executable distribution files and your system kernel or libraries, executing the commands <code>make clean</code> and <code>make install</code> will ensure that the modules are compiled on your system.</p> <p>To use this version of the ftape driver, you must have module support compiled into the kernel, as well as support for the <code>kerneld</code> kernel daemon. However, you must <i>not</i> include the kernel’s built-in ftape code as a kernel option, as the more recent ftape module completely replaces this code.</p> <p>Grove, 4.9.3</p>	

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

4. The method of claim 1, further comprising updating the list of boot data.	Grove, as evidenced by the example citations below, discloses “updating the list of boot data.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Grove discloses this limitation:

See Claim 1.1 above.

See also

4.9.1 Upgrading the kernel

Upgrading the kernel is a matter of obtaining the kernel sources and compiling them. This is generally a painless procedure, but you can run into problems if you try to upgrade to a development kernel, or upgrade to a new kernel version. The version of a kernel has two parts, the kernel version and patchlevel. As of the time of this writing, the latest stable kernel is version 2.0.33. The 2.0 is the kernel version and 33 is the patch level. Odd-numbered kernel versions like 2.1 are development kernels. Stay away from development kernels unless you want to live dangerously! As a general rule, you should be able to upgrade easily to another patch level, but upgrading to a new version requires the upgrade of system utilities which interact closely with the kernel.

The Linux kernel sources may be retrieved from any of the Linux FTP sites (see page 11 for a list). On sunsite.unc.edu, for instance, the kernel sources are found in /pub/linux/kernel, organized into subdirectories by version number.

Kernel sources are released as a gzipped tar file. For example, the file containing the 2.0.33 kernel sources is linux-2.0.33.tar.gz.

Kernel sources are unpacked in the /usr/src directory, creating the directory /usr/src/linux. It is common practice for /usr/src/linux to be a soft link to another directory which contains the version number, like /usr/src/linux-2.0.33. This way, you can install new kernel sources and test them out before removing the old kernel sources. The commands to create the kernel directory link are

```
# cd /usr/src
# mkdir linux-2.0.33
# ln -s linux
# ln -s linux-2.0.33 linux
# tar xzf linux-2.0.33.tar.gz
```

Grove, 4.9.1

Grove

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 9 of 47

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

In order to compile the kernel, you must have the `gcc` C compiler installed on your system. `gcc` version 2.6.3 or a more recent version is required to compile the 2.0 kernel.

First `cd` to `/usr/src/linux`. The command `make config` prompts you for a number of configuration options. This is the step where you select the hardware that your kernel will support. The biggest mistake to avoid is not including support for your hard disk controller. Without the correct hard disk support in the kernel, the system won't even boot. If you are unsure about what a kernel option means, a short description is available by pressing `?` and Enter.

Next, run the command `make dep` to update all of the source dependencies. This is an important step. `make clean` removes old binary files from the kernel source tree.

The command `make zImage` compiles the kernel and writes it to `/usr/src/linux/arch/i386/boot/zImage`. Linux kernels on Intel systems are always compressed. Sometimes the kernel you want to compile is too large to be compressed with the compression system that `make zImage` uses. A kernel which is too large will exit the kernel compile with the error message: `Kernel Image Too Large`. If this happens, try the command `make bzImage`, which uses a compression system that supports larger kernels. The kernel is written to `/usr/src/linux/arch/i386/boot/bzImage`.

Once you have the kernel compiled, you need to either copy it to a boot floppy (with a command like `cp zImage /dev/fd0`) or install the image so LILO will boot from your hard drive. See page 1 for more information.

Grove, 4.9.1

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Grove, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Grove

“The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”

Claim 5

Page 11 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Grove, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Grove

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 12 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Grove, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Grove

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

<p>7.1 a digital signal processor (DSP) or controller;</p>	<p>Grove, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p>Page 3 describes how to back up files to a tape drive. Linux provides support for a variety of tape drives with IDE, SCSI, and some proprietary interfaces. Another common type of tape drive connects directly to the floppy drive controller. Linux provides the ftape device driver as a module.</p> <p>At the time of this writing, the most recent version of ftape is 3.04d. You can retrieve the package from the <code>sunsite.unc.edu</code> FTP archive (see Appendix B for instructions). The ftape archive is located in <code>/pub/Linux/kernel/tapes</code>. Be sure to get the most recent version. At the time of this writing, this is <code>ftape-3.04d.tar.gz</code>.</p> <p>After unpacking the ftape archive in the <code>/usr/src</code> directory, typing <code>make install</code> in the top-level ftape directory will compile the ftape driver modules and utilities, if necessary, and install them. If you experience compatibility problems with the ftape executable distribution files and your system kernel or libraries, executing the commands <code>make clean</code> and <code>make install</code> will ensure that the modules are compiled on your system.</p> <p>To use this version of the ftape driver, you must have module support compiled into the kernel, as well as support for the <code>kerneld</code> kernel daemon. However, you must <i>not</i> include the kernel’s built-in ftape code as a kernel option, as the more recent ftape module completely replaces this code.</p> <p>Grove, 4.9.3</p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

7.2 a cache memory device; and;	Grove, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See</i> Claims 1.1, 1.3, and 1.4 above.</p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system

Grove, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Grove discloses this limitation:

See Claims 1.1, 1.3, 2, 3, and 7.1 above.

Grove

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 16 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Grove, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Grove, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Grove

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 18 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Grove, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Grove discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

Grove

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

9.1 maintaining a list of application data associated with an application program;	Grove, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Grove, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Grove discloses this limitation:

See Claims 1.3, 2, and 8 above.

Grove

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 21 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Grove, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 1.4, 2, and 8 above.</i></p>	

Grove

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 22 of 47

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.

Grove, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Grove discloses this limitation:

In order to compile the kernel, you must have the gcc C compiler installed on your system. gcc version 2.6.3 or a more recent version is required to compile the 2.0 kernel.

First cd to /usr/src/linux. The command make config prompts you for a number of configuration options. This is the step where you select the hardware that your kernel will support. The biggest mistake to avoid is not including support for your hard disk controller. Without the correct hard disk support in the kernel, the system won't even boot. If you are unsure about what a kernel option means, a short description is available by pressing ? and Enter.

Next, run the command make dep to update all of the source dependencies. This is an important step. make clean removes old binary files from the kernel source tree.

The command make zImage compiles the kernel and writes it to /usr/src/linux/arch/i386/boot/zImage. Linux kernels on Intel systems are always compressed. Sometimes the kernel you want to compile is too large to be compressed with the compression system that make zImage uses. A kernel which is too large will exit the kernel compile with the error message: Kernel Image Too Large. If this happens, try the command make bzImage, which uses a compression system that supports larger kernels. The kernel is written to /usr/src/linux/arch/i386/boot/bzImage.

Once you have the kernel compiled, you need to either copy it to a boot floppy (with a command like ``cp zImage /dev/fd0'') or install the image so LILO will boot from your hard drive. See page 1 for more information.

Grove, 4.9.1

Grove

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 23 of 47

Appendix A31

Invalidity of U.S. Patent 7,181,608 based on Grove

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Grove, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Grove discloses this limitation:

In order to compile the kernel, you must have the gcc C compiler installed on your system. gcc version 2.6.3 or a more recent version is required to compile the 2.0 kernel.

First cd to /usr/src/linux. The command make config prompts you for a number of configuration options. This is the step where you select the hardware that your kernel will support. The biggest mistake to avoid is not including support for your hard disk controller. Without the correct hard disk support in the kernel, the system won't even boot. If you are unsure about what a kernel option means, a short description is available by pressing ? and Enter.

Next, run the command make dep to update all of the source dependencies. This is an important step. make clean removes old binary files from the kernel source tree.

The command make zImage compiles the kernel and writes it to /usr/src/linux/arch/i386/boot/zImage. Linux kernels on Intel systems are always compressed. Sometimes the kernel you want to compile is too large to be compressed with the compression system that make zImage uses. A kernel which is too large will exit the kernel compile with the error message: Kernel Image Too Large. If this happens, try the command make bzImage, which uses a compression system that supports larger kernels. The kernel is written to /usr/src/linux/arch/i386/boot/bzImage.

Once you have the kernel compiled, you need to either copy it to a boot floppy (with a command like “cp zImage /dev/fd0”) or install the image so LILO will boot from your hard drive. See page 1 for more information.

Grove, 4.9.1

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Grove, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Grove discloses this limitation:

See Claims 10 and 11 above.

Grove

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 25 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Grove, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Grove discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Grove, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Grove

“The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data.”

Claim 15

Page 27 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.	Grove, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p>	

Grove

“The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.”

Claim 16

Page 28 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Grove, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 15 above.</p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Grove, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 16 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

22.1 maintaining a list of boot data used for booting a computer system;.	Grove, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

22.2 initializing a central processing unit of the computer system;	Grove, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Grove, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Grove discloses this limitation:

See Claim 1.3 above

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Grove, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtme contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Grove

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 34 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Grove, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Grove, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 15 and 22 above</i></p>	

Grove

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 36 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Grove, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 16 and 22 above</i></p>	

Grove

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 37 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

27.1 a boot device..	Grove, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claim 1 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

27.2 a processor..	Grove, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claim 1.2 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

27.3 cache memory; and.	Grove, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

27.4 non-volatile memory for storing logic code for use by the processor,..	Grove, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Grove, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claim 1.1 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Grove, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claim 1.3 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Grove, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claim 1.4 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device	Grove, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Grove discloses this limitation:

See Claims 4, 10, and 11 above

Grove

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 45 of 47

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Grove, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 15 and 27 above</i></p>	

Appendix A31
Invalidity of U.S. Patent 7,181,608 based on Grove

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Grove, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Grove discloses this limitation:</p> <p><i>See Claims 16 and 27 above</i></p>	

Grove

“The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data”

Claim 30

Page 47 of 47

Appendix A32

Invalidity of U.S. Patent 7,181,608 based on Jones

The publication Jones, The Microsoft Interactive TV system: An Experience Report, July 1997 (“Jones”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:	Jones, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p style="padding-left: 40px;">“The MMOSA real-time kernel was developed as a cooperative effort between members of the operating systems research group within Microsoft Research and a team of development staff committed to building a small, embedded-systems kernel meeting the needs of interactive television. MMOSA is the internal name for the ITV kernel: it stands for MultiMedia Operating System Architecture.”</p> <p>Jones, §4.</p> <p style="padding-left: 40px;">“Set-top boxes boot as follows. First, a small boot loader in EPROM is run. This decompresses a boot image also in the ROM and jumps to its entry point. The ROM boot image contains the MMOSA kernel, the network protocol stack and drivers, and a network boot program. The network boot program sends a DHCP request. It waits for a DHCP reply containing not only the usual IP address, but also some MITV-specific extended results such as sets of IP addresses of Class Store servers and a boot filename to use. It then loads a new boot image from a Class Store via TFTP and jumps to it.”</p> <p>Jones, 14 at § 10.</p>	

Jones

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 2 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

1.1 maintaining a list of boot data used for booting a computer system;	Jones, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p style="padding-left: 40px;">“The MMOSA real-time kernel was developed as a cooperative effort between members of the operating systems research group within Microsoft Research and a team of development staff committed to building a small, embedded-systems kernel meeting the needs of interactive television. MMOSA is the internal name for the ITV kernel: it stands for MultiMedia Operating System Architecture.”</p> <p>Jones, §4.</p> <p style="padding-left: 40px;">“Set-top boxes boot as follows. First, a small boot loader in EPROM is run. This decompresses a boot image also in the ROM and jumps to its entry point. The ROM boot image contains the MMOSA kernel, the network protocol stack and drivers, and a network boot program. The network boot program sends a DHCP request. It waits for a DHCP reply containing not only the usual IP address, but also some MITV-specific extended results such as sets of IP addresses of Class Store servers and a boot filename to use. It then loads a new boot image from a Class Store via TFTP and jumps to it.”</p> <p>Jones, 14 at § 10.</p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

1.2 initializing a central processing unit of the computer system;	Jones, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Jones, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p style="padding-left: 40px;">“The processor has an 8Ki/8Kd on-chip cache.”</p> <p>Jones, § 3.</p> <p style="padding-left: 40px;">“Set-top boxes boot as follows. First, a small boot loader in EPROM is run. This decompresses a boot image also in the ROM and jumps to its entry point. The ROM boot image contains the MMOSA kernel, the network protocol stack and drivers, and a network boot program. The network boot program sends a DHCP request. It waits for a DHCP reply containing not only the usual IP address, but also some MITV-specific extended results such as sets of IP addresses of Class Store servers and a boot filename to use. It then loads a new boot image from a Class Store via TFTP and jumps to it.”</p> <p>Jones, § 10.</p> <p style="padding-left: 40px;">“Kanji font not in ROM. The set-top boxes we built for the NTT trial contained 1/2 MB of EPROM. This was sufficient for storing the compressed boot image but wasn’t large enough to hold a Kanji font.”</p> <p>Jones, § 15.</p>	

Jones

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Page 5 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Jones, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p style="padding-left: 40px;">“Set-top boxes boot as follows. First, a small boot loader in EPROM is run. This decompresses a boot image also in the ROM and jumps to its entry point. The ROM boot image contains the MMOSA kernel, the network protocol stack and drivers, and a network boot program. The network boot program sends a DHCP request. It waits for a DHCP reply containing not only the usual IP address, but also some MITV-specific extended results such as sets of IP addresses of Class Store servers and a boot filename to use. It then loads a new boot image from a Class Store via TFTP and jumps to it.”</p> <p>Jones, 14 at § 10.</p>	

Jones

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Jones, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Jones discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

“The system is designed to be able to provide traditional television service, video-on-demand service, and custom interactive applications, such as interactive shopping services, to subscriber bases scaling from a few hundred subscribers up through major metropolitan areas.”

Jones, Abstract.

“Open software platform supporting old, new, and unforeseen applications and third-party development.”

Jones, §1.

“From March, 1996 to April, 1997 this system served 298 paying subscribers, providing the following applications to users:

- Movies on demand. The same code is used with different data to provide movies-on-demand, sports-on-demand, animation-on-demand (cartoons), and cooking-on-demand services.
- Electronic program guide -- an interactive TV guide to available broadcast channels.
- Viewing standard broadcast television channels.
- NTT customer service application. Provides subscriber logon, channel lockout, billing queries, etc.

Jones

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

Applications written and deployed by NTT include:

- Karaoke on demand.
- On-line shopping services.”

Jones, §2.

“DCOM is used to implement many application services, including program invocation, remote database services (used for program and movie guide data), per-viewer and per-set-top-box persistent state (such as profile data and last channel watched), financial transaction services, and logging. Finally, on top of these lower layers, the actual user-visible applications, such as the video-on-demand player, the digital broadcast player, the electronic program guide, and the system navigator (the channel surfing application), are built.”

Jones, §2.1.

“Approximately 12 megabytes of general-purpose set-top box memory are in use when running typical applications, such as video-on-demand.”

Jones, §2.1.

“Application Portability: Applications written to the Win32 subset could be easily ported between the set-top box and existing Windows platforms. For instance, some games and Internet Explorer were both ported to the set-top box environment.”

Jones, §6.1.

“The namespace is used by client code for locating and connecting to a number of potentially replicated services at boot time and application start time.”

Jones, §6.4.

Jones

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Page 8 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Jones, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“For instance the Tiger controller server runs on a dedicated machine, and the Tiger cubs (the actual server machines from which striped video is delivered) occupy ten dedicated server machines, leaving four other general head-end server machines in this configuration.”</p> <p>Jones, §2.2. <i>See also</i> Jones, Fig 2-1.</p> <p style="padding-left: 40px;">“The set-top box also has a bi-directional infrared port for communicating with the hand controller, a smart card interface, a serial port (used for debugging), a microphone input, auxiliary audio & video inputs, and separate audio and video outputs for TV and VCR.”</p> <p>Jones, §3.</p> <p style="padding-left: 40px;">“The Tiger system deployed in the NTT trial uses one dedicated Tiger controller server and ten dedicated Tiger Cub servers (the machines across which the data are striped).”</p> <p>Jones, §8.1.</p>	

Jones

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 9 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

4. The method of claim 1, further comprising updating the list of boot data.	Jones, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Jones

“The method of claim 1, further comprising updating the list of boot data.”

Claim 4

Page 10 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Jones, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Jones, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Jones

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Jones, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Jones

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

7.1 a digital signal processor (DSP) or controller;	Jones, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“For instance the Tiger controller server runs on a dedicated machine, and the Tiger cubs (the actual server machines from which striped video is delivered) occupy ten dedicated server machines, leaving four other general head-end server machines in this configuration.”</p> <p>Jones, §2.2. <i>See also</i> Jones, Fig 2-1.</p> <p style="padding-left: 40px;">“The set-top box also has a bi-directional infrared port for communicating with the hand controller, a smart card interface, a serial port (used for debugging), a microphone input, auxiliary audio & video inputs, and separate audio and video outputs for TV and VCR.”</p> <p>Jones, §3.</p> <p style="padding-left: 40px;">“The Tiger system deployed in the NTT trial uses one dedicated Tiger controller server and ten dedicated Tiger Cub servers (the machines across which the data are striped).”</p> <p>Jones, §8.1.</p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

7.2 a cache memory device; and;	Jones, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system	Jones, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Jones discloses this limitation:

See Claims 1.1, 1.3, 2, 3, and 7.1 above.

Jones

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Page 16 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system	Jones, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Jones, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Jones

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Page 18 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Jones, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Jones discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“The system is designed to be able to provide traditional television service, video-on-demand service, and custom interactive applications, such as interactive shopping services, to subscriber bases scaling from a few hundred subscribers up through major metropolitan areas.”

Jones, Abstract.

“Open software platform supporting old, new, and unforeseen applications and third-party development.”

Jones, §1.

“From March, 1996 to April, 1997 this system served 298 paying subscribers, providing the following applications to users:

Jones

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A32

Invalidity of U.S. Patent 7,181,608 based on Jones

- Movies on demand. The same code is used with different data to provide movies-on-demand, sports-on-demand, animation-on-demand (cartoons), and cooking-on-demand services.
- Electronic program guide -- an interactive TV guide to available broadcast channels.
- Viewing standard broadcast television channels.
- NTT customer service application. Provides subscriber logon, channel lockout, billing queries, etc.

Applications written and deployed by NTT include:

- Karaoke on demand.
- On-line shopping services.”

Jones, §2.

“DCOM is used to implement many application services, including program invocation, remote database services (used for program and movie guide data), per-viewer and per-set-top-box persistent state (such as profile data and last channel watched), financial transaction services, and logging. Finally, on top of these lower layers, the actual user-visible applications, such as the video-on-demand player, the digital broadcast player, the electronic program guide, and the system navigator (the channel surfing application), are built.”

Jones, §2.1.

“Approximately 12 megabytes of general-purpose set-top box memory are in use when running typical applications, such as video-on-demand.”

Jones, §2.1.

“Application Portability: Applications written to the Win32 subset could be easily ported between the set-top box and existing Windows platforms. For instance, some games and Internet Explorer were both ported to the set-top box environment.”

Jones, §6.1.

“The namespace is used by client code for locating and connecting to a number of potentially replicated services at boot time and application start time.”

Jones

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 20 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

Jones, §6.4.

Jones

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Page 21 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

9.1 maintaining a list of application data associated with an application program;	Jones, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Jones, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Jones

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Page 23 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Jones, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The system is designed to be able to provide traditional television service, video-on-demand service, and custom interactive applications, such as interactive shopping services, to subscriber bases scaling from a few hundred subscribers up through major metropolitan areas.”</p> <p>Jones, Abstract.</p> <p style="padding-left: 40px;">“Open software platform supporting old, new, and unforeseen applications and third-party development.”</p> <p>Jones, §1.</p> <p style="padding-left: 40px;">“From March, 1996 to April, 1997 this system served 298 paying subscribers, providing the following applications to users:</p>	

Jones

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application

data”

Claim 9.3

Page 24 of 51

Appendix A32

Invalidity of U.S. Patent 7,181,608 based on Jones

- Movies on demand. The same code is used with different data to provide movies-on-demand, sports-on-demand, animation-on-demand (cartoons), and cooking-on-demand services.
- Electronic program guide -- an interactive TV guide to available broadcast channels.
- Viewing standard broadcast television channels.
- NTT customer service application. Provides subscriber logon, channel lockout, billing queries, etc.

Applications written and deployed by NTT include:

- Karaoke on demand.
- On-line shopping services.”

Jones, §2.

“DCOM is used to implement many application services, including program invocation, remote database services (used for program and movie guide data), per-viewer and per-set-top-box persistent state (such as profile data and last channel watched), financial transaction services, and logging. Finally, on top of these lower layers, the actual user-visible applications, such as the video-on-demand player, the digital broadcast player, the electronic program guide, and the system navigator (the channel surfing application), are built.”

Jones, §2.1.

“Approximately 12 megabytes of general-purpose set-top box memory are in use when running typical applications, such as video-on-demand.”

Jones, §2.1.

“Application Portability: Applications written to the Win32 subset could be easily ported between the set-top box and existing Windows platforms. For instance, some games and Internet Explorer were both ported to the set-top box environment.”

Jones, §6.1.

“The namespace is used by client code for locating and connecting to a number of potentially replicated services at boot time and application start time.”

Jones

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 25 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

Jones, §6.4.

Jones

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 26 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Jones, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
--	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Jones discloses this limitation:

“The MMOSA real-time kernel was developed as a cooperative effort between members of the operating systems research group within Microsoft Research and a team of development staff committed to building a small, embedded-systems kernel meeting the needs of interactive television. MMOSA is the internal name for the ITV kernel: it stands for MultiMedia Operating System Architecture.”

Jones, §4.

“Set-top boxes boot as follows. First, a small boot loader in EPROM is run. This decompresses a boot image also in the ROM and jumps to its entry point. The ROM boot image contains the MMOSA kernel, the network protocol stack and drivers, and a network boot program. The network boot program sends a DHCP request. It waits for a DHCP reply containing not only the usual IP address, but also some MITV-specific extended results such as sets of IP addresses of Class Store servers and a boot filename to use. It then loads a new boot image from a Class Store via TFTP and jumps to it.”

Jones, § 10.

“Kanji font not in ROM. The set-top boxes we built for the NTT trial contained 1/2 MB of EPROM. This was sufficient for storing the compressed boot image but wasn't large enough to hold a Kanji font.”

Jones, § 15.

Jones

Claim 10

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Jones, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p style="padding-left: 40px;">“Set-top boxes boot as follows. First, a small boot loader in EPROM is run. This decompresses a boot image also in the ROM and jumps to its entry point. The ROM boot image contains the MMOSA kernel, the network protocol stack and drivers, and a network boot program. The network boot program sends a DHCP request. It waits for a DHCP reply containing not only the usual IP address, but also some MITV-specific extended results such as sets of IP addresses of Class Store servers and a boot filename to use. It then loads a new boot image from a Class Store via TFTP and jumps to it.”</p> <p>Jones, 14 at § 10.</p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Jones, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Jones

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 29 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Jones, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Jones, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Jones, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“Custom video and audio hardware for the set-top box contains a MPEG-2 decoder, NTSC (the U.S. and Japanese analog television encoding standard) encoders & decoders, a tuner, and an audio mixer.”</p> <p>Jones, §3.</p> <p style="padding-left: 40px;">“Everything from server machines and ATM switches to real-time MPEG-2 encoders and OS software was precisely duplicated.”</p> <p>Jones, §11.</p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..	Jones, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Jones, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 16 above.</p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

22.1 maintaining a list of boot data used for booting a computer system;.	Jones, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

22.2 initializing a central processing unit of the computer system;	Jones, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Jones, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Jones

“preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;”

Claim 22.3

Page 37 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Jones, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Jones

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 38 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Jones, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>24. The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Jones, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 15 and 22 above.</i></p>	

Jones

“The method of claim 22, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data”

Claim 24

Page 40 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>25. The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data..</p>	<p>Jones, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 16 and 22 above.</i></p>	

Jones

“The method of claim 22, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”

Claim 25

Page 41 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

27.1 a boot device..	Jones, as evidenced by the example citations below, discloses “a boot device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

27.2 a processor..	Jones, as evidenced by the example citations below, discloses “a processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

27.3 cache memory; and.	Jones, as evidenced by the example citations below, discloses “cache memory.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, cache memory), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

27.4 non-volatile memory for storing logic code for use by the processor,..	Jones, as evidenced by the example citations below, discloses “non-volatile memory for storing logic code for use by the processor.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, non-volatile memory for storing logic code for use by the processor), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1.1 and 1.3 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>27.5 the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system</p>	<p>Jones, as evidenced by the example citations below, discloses “the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the logic code being used for: maintaining a list associated with boot data, wherein the boot data is used in booting a first system;), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

27.6 preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system; and	Jones, as evidenced by the example citations below, discloses “preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading compressed boot data associated to the list into the cache memory prior to completion of initialization of a central processing unit of the first system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

27.7 servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit; and	Jones, as evidenced by the example citations below, discloses “servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for the compressed boot data from the first system after completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>27.8 a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device</p>	<p>Jones, as evidenced by the example citations below, discloses “a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 4, 10, and 11 above.</i></p>	

Jones

“a data compression engine for decompressing the compressed boot data accessed from the cache memory for use in responding to the servicing requests and for compressing additional boot data and storing the additional compressed boot data to the boot device”

Claim 27.8

Page 49 of 51

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>29. The system of claim 27, wherein Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.</p>	<p>Jones, as evidenced by the example citations below, discloses “Lempel-Ziv is utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv is utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 15 and 27 above.</i></p>	

Appendix A32
Invalidity of U.S. Patent 7,181,608 based on Jones

<p>30. The system of claim 27, wherein a plurality of encoders are utilized by the data compression engine to compress the additional boot data.</p>	<p>Jones, as evidenced by the example citations below, discloses “a plurality of encoders are utilized by the data compression engine to compress the additional boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized by the data compression engine to compress the additional boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Jones discloses this limitation:</p> <p><i>See Claims 16 and 27 above.</i></p>	

Appendix A33

Invalidity of U.S. Patent 7,181,608 based on Magstar

The publication Magstar and IBM 3590 High Performance Tape Subsystem Technical Guide, November 1996 (“Magstar”) invalidates claims 1-13, 15-16, 19-20, 22, 24-25, 27, and 29-30 of United States Patent No. 7,181,608 (“the ’608 Patent”) pursuant to 35 U.S.C. § 102 and/or 35 U.S.C. § 103 either alone or in combination with other prior art references, and/or in combination with the knowledge of a person of ordinary skill.

The analysis provided in this chart may in some instances uses Realtime’s proposed (or implied) claim constructions, and Apple reserves all rights to challenge these proposed (or implied) constructions. To the extent any of the charted prior art should fail to disclose an element of any claims of the ’608 Patent, Apple reserves the right to rely upon the knowledge of one skilled in the art, or any other disclosed prior art, alone or in combination, whether produced by Apple or by Realtime, to show the element and thereby invalidate those claims. Citations given in the chart below are merely representative of the respective elements and are not meant to be exhaustive.

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>1 (Preamble) A method for providing accelerated loading of an operating system, comprising the steps of:</p>	<p>Magstar, as evidenced by the exemplary citations below, discloses “a method for providing accelerated loading of an operating system, comprising the steps of:”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, accelerated loading of an operating system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p style="padding-left: 40px;">“The drive data rate at 9 MB/s is three times faster than the IBM 3480, 3490, or 3490E tape drives. This increase in drive data rate, together with the built-in data compression capability, makes it possible to utilize more effectively the full capability of a 20 MB/s fast-and-wide SCSI or a 17 MB/s ESCON channel.”</p> <p>Magstar at 25.</p> <p style="padding-left: 40px;">“If the compression ratio achieved is greater than 3:1, the attainable throughput is constrained by the channel speed. Nevertheless, for most applications using conventional DASD, the data rate attained is determined not by the tape drive speed but by another system or application component.”</p> <p>Magstar, 133.</p> <p style="padding-left: 40px;">“Two data patterns were used in this study to provide compaction ratios of approximately 1.5:1 and 3:1. A third set of results for the uncompacted data case was achieved by setting the JCL parameter TRTCH=NOCOMP to turn off the IDRC compression. Table 8 on page 134, taken from WSC Flash 9108 IBM 3490E Tape Subsystem Performance, which documents the study, relates to a subsystem such as the subsystem shown in the diagram, using an ESCON channel, an 8MB buffer, and with five drives active.”</p> <p>Magstar, 133.</p>	

Magstar

“A method for providing accelerated loading of an operating system, comprising the steps of:”


Claim 1 (Preamble)

Page 2 of 53

Appendix A33 Invalidity of U.S. Patent 7,181,608 based on Magstar

Compaction Ratio	16KB Blocks (MB/s)	32KB Blocks (MB/s)	64KB Blocks (MB/s)
No compaction	2.4	2.7	2.8
1.5:1	2.9	3.8	3.9
3:1	3.2	4.6	6.1

Magstar, Table 8.



Magstar, Figure 60.

“The measured data rates illustrate two points about effective data rates as opposed to native data rates in tape subsystems:

- When the data is not compressed, the effective data rate is limited by the drive speed, that is, approximately 3MB/s. However, when the data is compressed, the maximum data rate is approximately 6MB/s.
- The data rate is dependent on block size. With a block size of 16KB and a compression ratio of 3:1, the maximum data rate is 3.2MB/s.”

Magstar, 135. *See also generally, Magstar 135-145.*

“New longitudinal technology now announced by IBM (16-track

Magstar

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 3 of 53

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

Serpentine Interleaved Longitudinal Recording) significantly improves tape performance and transfer rates without changing the tape speed (2 m/s). A buffer is used and the data compressed before it is written to.”

Magstar, 12.

Magstar

“A method for providing accelerated loading of an operating system, comprising the steps of:”

Claim 1 (Preamble)

Page 4 of 53

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

1.1 maintaining a list of boot data used for booting a computer system;	Magstar, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system;”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

1.2 initializing a central processing unit of the computer system;	Magstar, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system;”
To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>1.3 preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and</p>	<p>Magstar, as evidenced by the example citations below, discloses “preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p style="padding-left: 40px;">“The IBMLZ1 compression algorithm used in the IBM 3590 is based on the Ziv-Lempel algorithm² and Jackson’s³ class of encoding methods.”</p> <p>Magstar, 25. <i>See also generally</i> Magstar, 25-26 at “Improved compression.”</p> <p style="padding-left: 40px;">“It is during the process of transferring data from the host channel to the buffer that the data can be compressed using the BAC algorithm component of IDRC.”</p> <p>Magstar, 132.</p> <p style="padding-left: 40px;">“The compression achieved using IDRC is made up of two factors:</p> <ul style="list-style-type: none"> • Automatic reblocking of the data to a block size of 128KB, which has a more marked effect on small block sizes • Applying the BAC algorithm to the data, the effectiveness of which depends on the randomness of the data, and whether or not it has already been compressed (for example, by hardware or software data compression in the host).” <p>Magstar, 132. <i>See also generally</i> Magstar, 132 at §6.1.2 and §6.9.</p> <p style="padding-left: 40px;">“The IBM Magstar Virtual Tape Server Controller, Tape Volume Cache, and the IBM 3590 Magstar tape drives, together with the required</p>	

Magstar

Claim 1.3

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

housing, make up the IBM Magstar Virtual Tape Server (VTS) subsystem, allowing automatic utilization of the Magstar cartridge storage capacity and the drive data rate of 9 MB/s.”

Magstar, 150. *See also generally* Magstar, 150-211.

“New longitudinal technology now announced by IBM (16-track Serpentine Interleaved Longitudinal Recording) significantly improves tape performance and transfer rates without changing the tape speed (2 m/s). A buffer is used and the data compressed before it is written to.”

Magstar, 12.

Magstar

“preloading the boot data into a cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the boot data comprises accessing compressed boot data from a boot device; and”

Claim 1.3

Page 8 of 53

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>1.4 servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.</p>	<p>Magstar, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p style="padding-left: 40px;">“The drive data rate at 9 MB/s is three times faster than the IBM 3480, 3490, or 3490E tape drives. This increase in drive data rate, together with the built-in data compression capability, makes it possible to utilize more effectively the full capability of a 20 MB/s fast-and-wide SCSI or a 17 MB/s ESCON channel.”</p> <p>Magstar at 25.</p> <p style="padding-left: 40px;">“The IBMLZ1 compression algorithm used in the IBM 3590 is based on the Ziv-Lempel algorithm² and Jackson’s³ class of encoding methods.”</p> <p>Magstar, 25. <i>See also generally</i> Magstar, 25-26 at “Improved compression.”</p> <p style="padding-left: 40px;">“If the compression ratio achieved is greater than 3:1, the attainable throughput is constrained by the channel speed. Nevertheless, for most applications using conventional DASD, the data rate attained is determined not by the tape drive speed but by another system or application component.”</p>	

Magstar

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A33 Invalidity of U.S. Patent 7,181,608 based on Magstar


Magstar, 133.

“Two data patterns were used in this study to provide compaction ratios of approximately 1.5:1 and 3:1. A third set of results for the uncompacted data case was achieved by setting the JCL parameter TRTCH=NOCOMP to turn off the IDRC compression. Table 8 on page 134, taken from WSC Flash 9108 IBM 3490E Tape Subsystem Performance, which documents the study, relates to a subsystem such as the subsystem shown in the diagram, using an ESCON channel, an 8MB buffer, and with five drives active.”

Magstar, 133.

Compaction Ratio	16KB Blocks (MB/s)	32KB Blocks (MB/s)	64KB Blocks (MB/s)
No compaction	2.4	2.7	2.8
1.5:1	2.9	3.8	3.9
3:1	3.2	4.6	6.1

Magstar, Table 8.



Magstar, Figure 60.

“The measured data rates illustrate two points about effective data rates

Magstar

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A33

Invalidity of U.S. Patent 7,181,608 based on Magstar

as opposed to native data rates in tape subsystems:

- When the data is not compressed, the effective data rate is limited by the drive speed, that is, approximately 3MB/s. However, when the data is compressed, the maximum data rate is approximately 6MB/s.
- The data rate is dependent on block size. With a block size of 16KB and a compression ratio of 3:1, the maximum data rate is 3.2MB/s.”

Magstar, 135. *See also generally*, Magstar 135-145

“The IBM Magstar Virtual Tape Server Controller, Tape Volume Cache, and the IBM 3590 Magstar tape drives, together with the required housing, make up the IBM Magstar Virtual Tape Server (VTS) subsystem, allowing automatic utilization of the Magstar cartridge storage capacity and the drive data rate of 9 MB/s.”

Magstar, 150. *See also generally* Magstar, 150-211.

“New longitudinal technology now announced by IBM (16-track Serpentine Interleaved Longitudinal Recording) significantly improves tape performance and transfer rates without changing the tape speed (2 m/s). A buffer is used and the data compressed before it is written to.”

Magstar, 12.

Magstar

“servicing requests for boot data from the computer system using the preloaded boot data after completion of the initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed boot data from the cache and decompressing the compressed boot data at a rate that increases the effective access rate of the cache.”

Claim 1.4

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>2. The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.</p>	<p>Magstar, as evidenced by the example citations below, discloses “wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”</p>
---	---

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Magstar discloses this limitation:

See Claims 1.1, 1.3, and 1.4 above.

See also

“This support is functionally transparent to the user programs with the exception of those applications that use the NOTE TYPE=ABS macro and calculate the logical block number on the basis of the values returned in register 0 and resister 1. These application programs may have to be modified.”

Magstar, 105.

“Typically the user application program itself does not use the tape drive directly.”

Magstar, 122.

Magstar

“The method of claim 1, wherein the boot data comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof.”

Claim 2

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>3. The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.</p>	<p>Magstar, as evidenced by the example citations below, discloses “wherein the preloading is performed by a data storage controller connected to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the preloading is performed by a data storage controller connected to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See</i> Claims 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“To use the Magstar tape drive from an ES/9000 or S/390 system, an IBM 3590-A00 tape controller is required to convert the channel commands to corresponding SCSI commands.”</p> <p>Magstar, 96.</p> <p style="padding-left: 40px;">“The IBM Magstar Virtual Tape Server Controller, Tape Volume Cache, and the IBM 3590 Magstar tape drives, together with the required housing, make up the IBM Magstar Virtual Tape Server (VTS) subsystem, allowing automatic utilization of the Magstar cartridge storage capacity and the drive data rate of 9 MB/s.”</p> <p>Magstar, 150.</p> <p style="padding-left: 40px;">“The IBM Magstar Tape Server Controller and its associated microcode, are the key components of the Virtual Tape Server subsystem:</p> <ul style="list-style-type: none"> • It automatically fills and manages Magstar 3590 cartridge capacity. • It controls and manages the volume movement to and from the tape volume cache and 3590 cartridges or Magstar tape drives.” <p>Magstar, 150. <i>See also generally</i>, Magstar 1-269.</p>	

Magstar

“The method of claim 1, wherein the preloading is performed by a data storage controller connected to the boot device.”

Claim 3

Page 13 of 53

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

4. The method of claim 1, further comprising updating the list of boot data.	Magstar, as evidenced by the example citations below, discloses “updating the list of boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, updating the list of boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>5. The method of claim 4, wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.</p>	<p>Magstar, as evidenced by the example citations below, discloses “wherein the step of updating comprises adding to the list any boot data requested by the computer system not previously stored in the list.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, boot data that comprises program code associated with one of an operating system of the computer system, an application program, and a combination thereof), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 1 and 4 above.</i></p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>6. The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.</p>	<p>Magstar, as evidenced by the example citations below, discloses “wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 1.1 and 4 above.</i></p>	

Magstar

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 6

Page 16 of 53

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

7. (Preamble) A system for providing accelerated loading of an operating system of a host system comprising:	Magstar, as evidenced by the example citations below, discloses “a system for providing accelerated loading of an operating system of a host system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a system for providing accelerated loading of an operating system of a host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 1 (Preamble) above.</i></p>	

Magstar

“The method of claim 4, wherein the step of updating comprises removing from the list any boot data previously stored in the list and not requested by the computer system.”

Claim 7 (Preamble)

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>7.1 a digital signal processor (DSP) or controller;</p>	<p>Magstar, as evidenced by the example citations below, discloses “a digital signal processor (DSP) or controller.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a digital signal processor (DSP) or controller), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See</i> Claims 1.2, 1.3, and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“To use the Magstar tape drive from an ES/9000 or S/390 system, an IBM 3590-A00 tape controller is required to convert the channel commands to corresponding SCSI commands.”</p> <p>Magstar, 96.</p> <p style="padding-left: 40px;">“The IBM Magstar Virtual Tape Server Controller, Tape Volume Cache, and the IBM 3590 Magstar tape drives, together with the required housing, make up the IBM Magstar Virtual Tape Server (VTS) subsystem, allowing automatic utilization of the Magstar cartridge storage capacity and the drive data rate of 9 MB/s.”</p> <p>Magstar, 150.</p> <p style="padding-left: 40px;">“The IBM Magstar Tape Server Controller and its associated microcode, are the key components of the Virtual Tape Server subsystem:</p> <ul style="list-style-type: none"> • It automatically fills and manages Magstar 3590 cartridge capacity. • It controls and manages the volume movement to and from the tape volume cache and 3590 cartridges or Magstar tape drives.” <p>Magstar, 150. <i>See also generally</i>, Magstar 1-269.</p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

7.2 a cache memory device; and;	Magstar, as evidenced by the example citations below, discloses “a cache memory device.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a cache memory device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, and 1.4 above.</i></p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>7.3.1 a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system</p>	<p>Magstar, as evidenced by the example citations below, discloses “a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 1.1, 1.3, 2, 3, and 7.1 above.</i></p>	

Magstar

“a non-volatile memory device, for storing logic code associated with the DSP or controller, wherein the logic code comprises instructions executable by the DSP or controller for maintaining a list of boot data used for booting the host system”

Claim 7.3.1

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>7.3.2 for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system</p>	<p>Magstar, as evidenced by the example citations below, discloses “for preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the compressed boot data into the cache memory device prior to completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>7.3.3 and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system</p>	<p>Magstar, as evidenced by the example citations below, discloses “decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 1.3, and 1.4 above.</i></p>	

Magstar

“and for decompressing the preloaded compressed boot data, at a rate that increases the effective access rate of the cache, to service requests for boot data from the host system after completion of initialization of the central processing unit of the host system”

Claim 7.3.3

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>8. The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.</p>	<p>Magstar, as evidenced by the example citations below, discloses “wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data.”</p>
---	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.

Magstar discloses this limitation:

See Claims 1.1, 1.3, 1.4, 2, 3, and 7 above.

See also

“This support is functionally transparent to the user programs with the exception of those applications that use the NOTE TYPE=ABS macro and calculate the logical block number on the basis of the values returned in register 0 and resister 1. These application programs may have to be modified.”

Magstar, 105.

“Typically the user application program itself does not use the tape drive directly.”

Magstar, 122.

Magstar

“The system of claim 7, wherein the logic code in the non-volatile memory device further comprises program instructions executable by the DSP or controller for maintaining a list of application data associated with an application program; preloading the application data upon launching the application program, and servicing requests for the application data from the host system using the preloaded application data”

Claim 8

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

9.1 maintaining a list of application data associated with an application program;	Magstar, as evidenced by the example citations below, discloses “maintaining a list of application data associated with an application program.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of application data associated with an application program), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 1.1, 2, and 8 above.</i></p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>9.2 preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device; and</p>	<p>Magstar, as evidenced by the example citations below, discloses “preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 1.3, 2, and 8 above.</i></p>	

Magstar

“preloading the application data into the cache memory prior to completion of initialization of the central processing unit of the computer system, wherein preloading the application data comprises accessing compressed application data from a boot device”

Claim 9.2

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>9.3 servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.</p>	<p>Magstar, as evidenced by the example citations below, discloses “servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data.”.</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See</i> Claims 1.4, 2, and 8 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“This support is functionally transparent to the user programs with the exception of those applications that use the NOTE TYPE=ABS macro and calculate the logical block number on the basis of the values returned in register 0 and register 1. These application programs may have to be modified.”</p> <p>Magstar, 105.</p> <p style="padding-left: 40px;">“Typically the user application program itself does not use the tape drive directly.”</p> <p>Magstar, 122.</p>	

Magstar

“servicing requests for application data from the computer system using the preloaded application data after completion of initialization of the central processing unit of the computer system, wherein servicing requests comprises accessing compressed application data from the cache and decompressing the compressed application data”

Claim 9.3

Page 26 of 53

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>10. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.</p>	<p>Magstar, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p style="padding-left: 40px;">“The IBMLZ1 compression algorithm used in the IBM 3590 is based on the Ziv-Lempel algorithm² and Jackson’s³ class of encoding methods.”</p> <p>Magstar, 25. <i>See also generally</i> Magstar, 25-26 at “Improved compression.”</p> <p style="padding-left: 40px;">“It is during the process of transferring data from the host channel to the buffer that the data can be compressed using the BAC algorithm component of IDRC.”</p> <p>Magstar, 132.</p> <p style="padding-left: 40px;">“The compression achieved using IDRC is made up of two factors:</p> <ul style="list-style-type: none"> • Automatic reblocking of the data to a block size of 128KB, which has a more marked effect on small block sizes • Applying the BAC algorithm to the data, the effectiveness of which depends on the randomness of the data, and whether or not it has already been compressed (for example, by hardware or software data compression in the host).” <p>Magstar, 132. <i>See also generally</i> Magstar, 132 at § 6.1.2. and §6.9.</p> <p style="padding-left: 40px;">“New longitudinal technology now announced by IBM (16-track Serpentine Interleaved Longitudinal Recording) significantly improves tape performance and transfer rates without changing the tape speed (2</p>	

Magstar

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

m/s). A buffer is used and the data compressed before it is written to.”

Magstar, 12.

Magstar

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data and the data compression engine provides the compressed boot data to the boot device”

Claim 10

Page 28 of 53

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>11. The method of claim 1, wherein the decompressing is provided by a data compression engine.</p>	<p>Magstar, as evidenced by the example citations below, discloses “decompressing is provided by a data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, decompressing is provided by a data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Magstar discloses this limitation:</p> <p style="padding-left: 40px;">“The IBMLZ1 compression algorithm used in the IBM 3590 is based on the Ziv-Lempel algorithm² and Jackson’s³ class of encoding methods.”</p> <p>Magstar, 25. <i>See also generally</i> Magstar, 25-26 at “Improved compression.”</p> <p style="padding-left: 40px;">“New longitudinal technology now announced by IBM (16-track Serpentine Interleaved Longitudinal Recording) significantly improves tape performance and transfer rates without changing the tape speed (2 m/s). A buffer is used and the data compressed before it is written to.”</p> <p>Magstar, 12.</p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>12. The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.</p>	<p>Magstar, as evidenced by the example citations below, discloses “a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 10 and 11 above.</i></p>	

Magstar

“The method of claim 1, further comprising a data compression engine for compressing, wherein the compressing provides the compressed boot data, the data compression engine provides the compressed boot data to the boot device, and the decompressing is provided by the data compression engine.”

Claim 12

Page 30 of 53

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

13. The method of claim 1, wherein the compressed boot data is accessed via direct memory access.	Magstar, as evidenced by the example citations below, discloses “the compressed boot data is accessed via direct memory access.”
--	--

To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, the compressed boot data is accessed via direct memory access), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.

Magstar discloses this limitation:

See Claims 1.3 and 1.4 above.

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>15. The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Magstar, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The Magstar tape drive also has an improved compression algorithm (Ziv-Lempel) which is called IBMLZ1 and will be more efficient than the binary arithmetic compression (BAC) algorithm used in the IBM 3480 and 3490 Tape Subsystem’s IDRC.”</p> <p>Magstar, 7.</p> <p style="padding-left: 40px;">“The IBMLZ1 compression algorithm used in the IBM 3590 is based on the Ziv-Lempel algorithm² and Jackson’s³ class of encoding methods. For the IBM 3590 IBMLZ1 compression, a 1024 bytes of history buffer is used. This implementation differs from the IDRC used in the IBM 3490E, which is based on BAC. The IBMLZ1 algorithm is expected to be more effective than IDRC.”</p> <p>Magstar, 25.</p> <p style="padding-left: 40px;">“The IBMLZ1 compression algorithm is designed for robust and highly efficient compression. Key design objectives for the IBMLZ1 algorithm are:</p> <ul style="list-style-type: none"> - Hardware execution efficiency: the hardware architecture should use as few machine cycles as possible to compress or decompress a byte. The architecture should maintain low complexity and use silicon technology effectively. In addition, the smallest number of machine cycles for each byte (this number is called CPB) should be used to compress or decompress data. - Robust compression: achieve good coding efficiency for broad 	

Magstar

“The method of claim 1, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data.”

Claim 15

Page 32 of 53

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

applications.

- Minimum system integration overhead: the maximum benefit from compression is achieved when the compression can be performed without performance loss. So the algorithm is capable of running at channel speed (20 MB/s for SCSI).”

Magstar 25-26.

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>16. The method of claim 1, wherein a plurality of encoders are utilized to provide the compressed boot data.</p>	<p>Magstar, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See</i> Claims 1.3, 1.4, and 15 above.</p> <p><i>See also</i></p> <p style="padding-left: 40px;">“The IBMLZ1 compression algorithm used in the IBM 3590 is based on the Ziv-Lempel algorithm² and Jackson’s³ class of encoding methods.”</p> <p>Magstar, 25.</p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>19. The method of claim 7, wherein Lempel-Ziv encoding is utilized to provide the compressed boot data..</p>	<p>Magstar, as evidenced by the example citations below, discloses “Lempel-Ziv encoding is utilized to provide the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, Lempel-Ziv encoding is utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 1.3 and 1.4, 7, and 15 above.</i></p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

20. The method of claim 7, wherein a plurality of encoders are utilized to provide the compressed boot data.	Magstar, as evidenced by the example citations below, discloses “a plurality of encoders are utilized to provide the compressed boot data.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, a plurality of encoders are utilized to provide the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See</i> Claims 1.3 and 1.4, 7, and 16 above.</p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

22.1 maintaining a list of boot data used for booting a computer system;.	Magstar, as evidenced by the example citations below, discloses “maintaining a list of boot data used for booting a computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, maintaining a list of boot data used for booting a computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claim 1.1 above.</i></p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

22.2 initializing a central processing unit of the computer system;.	Magstar, as evidenced by the example citations below, discloses “initializing a central processing unit of the computer system.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, initializing a central processing unit of the computer system), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claim 1.2 above.</i></p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

22.3 preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit;	Magstar, as evidenced by the example citations below, discloses “preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit.”
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, preloading boot data in compressed form, based on the list of boot data, from a boot device into a cache memory prior to completion of initialization of the central processing unit), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claim 1.3 above.</i></p>	

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>22.4 servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data</p>	<p>Magstar, as evidenced by the example citations below, discloses “servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidation Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claim 1.4 above.</i></p>	

Magstar

“servicing requests for boot data from the computer system using the preloaded compressed boot data after completion of initialization of the central processing unit, wherein servicing requests comprises accessing the compressed boot data from the cache and decompressing the compressed boot data”

Claim 22.4

Page 40 of 53

Appendix A33
Invalidity of U.S. Patent 7,181,608 based on Magstar

<p>22.5 with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.</p>	<p>Magstar, as evidenced by the example citations below, discloses “with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device.”</p>
<p>To the extent that Realtime contends this reference does not explicitly disclose this element of this claim (for example, with a data compression engine and the data compression engine being operable to compress additional boot data and store the additional compressed boot data to the boot device), Apple contends that one of skill in the art would understand the operation of booting a computer system to include the element that is missing similar to the manner in which the patentee relied upon such knowledge of skill in the art during prosecution. See Sections VI. and VII. of Apple’s Invalidity Contentions.</p> <p>Magstar discloses this limitation:</p> <p><i>See Claims 4, 10 and 11 above.</i></p>	