TLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

N PACKAGE (TOP VIEW)

INPUT A0

- 8-Bit Resolution A/D Converter
- **Microprocessor Peripheral or Stand-Alone** Operation
- **On-Chip 20-Channel Analog Multiplexer**
- **Built-in Self-Test Mode**
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . ±0.5 LSB Max
- **Timing and Control Signals Compatible** With 8-Bit TLC540 and 10-Bit TLC1540 A/D **Converter Families**
- **CMOS** Technology

PARAMETER	TL545	TL546
Channel Acquisition Time	1.5 μs	2.7 μs
Conversion Time (Max)	9 μs	17 μs
Sampling Rate (Max)	76 x 10 ³	40 x 10 ³
Power Dissipation (Max)	15 mW	15 mW

description

TLC546 are The TLC545 and CMOS analog-to-digital converters built around an 8-bit switched capacitor successive-approximation analog-to-digital converter. They are designed for serial interface to a microprocessor or peripheral via a 3-state output with up to four control inputs including independent SYSTEM CLOCK, I/O CLOCK, chip select (\overline{CS}), and ADDRESS INPUT. A 4-MHz system clock for the TLC545 and a 2.1-MHz system clock for the TLC546 with a design that includes simultaneous read/write operation allowing high-speed data transfers and sample rates of up to 76,923 samples per second for the TLC545, and 40,000 samples per second for the TLC546.

In addition to the high-speed converter and versatile control logic, there is an on-chip 20-channel analog multiplexer that can be used to sample any one of 19 inputs or an internal self-test voltage, and a sample-and-hold that can operate automatically or under microprocessor control.

28 VCC INPUT A1 27 SYSTEM CLOCK 2 INPUT A2 3 26 I/O CLOCK 25 ADDRESS INPUT INPUT A3 4 INPUT A4 24 DATA OUT 5 INPUT A5 23 CS 6 INPUT A6 7 22 REF+ 21 REF-INPUT A7 8 INPUT A8 9 20 I INPUT A18 INPUT A9 10 19 INPUT A17 INPUT A10 11 18 INPUT A16 INPUT A11 17 INPUT A15 12 INPUT A12 13 16 INPUT A14 GND 15 INPUT A13 14 **FN PACKAGE** (TOP VIEW) V_{CC} SYSTEM CLOCK CLOCK **NPUTA3 NPUTA2** NPUT A0 A INPUT / õ 2 28 27 26 3 1 4 **INPUT A4** Π5 25 ADDRESS INPUT **INPUT A5** DATA OUT 6 24 **INPUT A6** 23 CS Π7 **INPUT A7** Π8 22 REF+ INPUT A8 9 21 REF-INPUT A9 🗍 10 20 INPUT A18 INPUT A10 19 INPUT A17 11 12 13 14 15 16 17 18 INPUT A12 GND INPUT A13 INPUT A14 INPUT A15 INPUT A16 A11

The converters incorporated in the TLC545 and TLC546 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A totally switched capacitor design allows low-error (± 0.5 LSB) conversion in 9 μ s for the TLC545, and 17 μ s for the TLC546, over the full operating temperature range.

NPUT /



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments

Samsung Electronics Co.. Ltd. et al.

Find authenticated court documents without watermarks at docketalarm.com.

l in

TLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS

SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

	PACKAGE			
TA	CHIP CARRIER (FN)	PLASTIC DIP (N)		
0°C to 70°C	TLC545CFN —	TLC545CN —		
-40°C to 85°C	TLC545IFN TLC546IFN	TLC545IN TLC546IN		

description (continued)

The TLC545C and the TLC546C are characterized for operation from 0°C to 70°C. The TLC545I and the TLC546I are characterized for operation from -40°C to 85°C.

functional block diagram

DOCKE

R

Μ

Δ



Lia

Samsung Electronics Co.. Ltd. et al.

typical equivalent inputs



operating sequence



- NOTES: A. The conversion cycle, which requires 36 system clock periods, is initiated with the eighth I/O CLOCK 4 after CS 4 for the channel whose address exists in memory at that time.
 - B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6-A0) will be clocked out on the first seven I/O CLOCK falling edges.
 - C. To minimize errors caused by noise at the CS input, the internal circuitry waits for three system clock cycles (or less) after a chip select transition before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.

Lia

Samsung Electronics Co., Ltd. et al.

TLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS

SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V_{CC} (see Note 1) Input voltage range, V_I (any input) Output voltage range, V_O Peak input current range (any input) Peak total input current (all inputs) Operating free-air temperature range, T_A : TLC545C, TLC546C	$\begin{array}{c} \ \ \ \ \ \ \ \ \ \ \ \ \ $
TLC545I, TLC546I	–40°C to 85°C
Storage temperature range, T _{stg}	–65°C to 150°C
Case temperature for 10 seconds, T_C : FN package Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

Lia

DOCKET

Δ

RM

Δ

Samsung Electronics Co., Ltd. et al.

TLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS

SLAS066B - DECEMBER 1985 - REVISED OCTOBER 1996

recommended operating conditions

			TLC545		TLC546		LINUT			
			MIN	NOM	MAX	MIN	NOM	MAX	UNII	
Supply voltage, V _{CC}		4.75	5	5.5	4.75	5	5.5	V		
Positive reference voltage	e, V _{ref+} (se	e Note 2)	0	VCC	V _{CC} +0.1	0	VCC	V _{CC} +0.1	V	
Negative reference voltag	ie, V _{ref-} (se	ee Note 3)	-0.1	0	VCC	-0.1	0	VCC	V	
Differential reference voltage, V _{ref+} – V _{ref-} (see Note 3)		0	VCC	V _{CC} +0.2	0	VCC	V _{CC} +0.2	V		
Analog input voltage (see Note 3)		0		VCC	0		VCC	V		
High-level control input voltage, VIH		2			2			V		
Low-level control input voltage, VIL				0.8			0.8	V		
Setup time, address bits at data input before I/O CLOCK [↑] , ^t su(A)		200			400			ns		
Address hold time, t _h		0			0			ns		
Setup time, \overline{CS} low before clocking in first address bit, $t_{SU}(CS)$ (see Note 2)		3			3			System clock cycles		
I/O CLOCK frequency, f _{cl}	ock(I/O)		0		2.048	0		1.1	MHz	
SYSTEM CLOCK frequer	ncy, f _{clock} (s	SYS)	fclock(I/O)		4	fclock(I/O)		2.1	MHz	
Pulse duration, \overline{CS} high during conversion, $t_{WH(CS)}$		36			36			System clock cycles		
Pulse duration, SYSTEM CLOCK high, twH(SYS)		110			210			ns		
Pulse duration, SYSTEM CLOCK low, twL(SYS)		100			190			ns		
Pulse duration, I/O CLOCK high, t _{wH(I/O)}		200			404			ns		
Pulse duration, I/O CLOCK low, t _{wL(I/O)}		200			404			ns		
Clock transition time (see Note 4)	System	f _{clock} (SYS) ≤ 1048 kHz			30			30	ns ns	
		fclock(SYS) > 1048 kHz			20			20		
	I/O	f _{clock(I/O)} ≤ 525 kHz			100			100		
		f _{clock(I/O)} > 525 kHz			40			40		
Operating free-air temperature, T_A		TLC545C, TLC546C	0		70	0		70		
		TLC545I, TLC546I	-40		85	-40		85	°C	

NOTES: 2. To minimize errors caused by noise at CS, the internal circuitry waits for three system clock cycles (or less) after a chip select falling edge or rising edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip select setup time has elapsed.

3. Analog input voltages greater than that applied to REF+ convert as all "1"s (1111111), while input voltages less than that applied to REF-convert as all "0"s (0000000). As the differential reference voltage decreases below 4.75 V, the total unadjusted error tends to increase.

4. This is the time required for the clock input signal to fall from VIH min to VIL max or to rise from VIL max to VIH min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 µs for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.

lia

DOCKET

RM

Samsung Electronics Co., Ltd. et al.

DOCKET



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

