

FIGURE 22-4 Instruction decoder.

#### 22.5.2 **Performance Considerations**

The only thing that you have to worry about, as far as the decoders are concerned, is to apply the 4:1:1 template as often as you can. With the 4:1:1 template, when you schedule your instructions, you need to arrange them such that the first instruction breaks down to four or less micro-ops, and the following two instructions break down to one micro-op each. By repeating this template, you guarantee maximum decoder efficiency. You can easily apply the template with the help of VTune's static analyzer described in the previous chapter. Ideally, the Pentium II processor can decode three instructions every clock cycle. However, in reality, you never sustain this throughput because you cannot always apply the 4:1:1 template or because the decoder stalls from branch misprediction or RAT stalls.

Use the event counters to measure the efficiency of the instruction decoder as follows:

Instructions Decoder per clock = Inst\_Decoded / Clock Cycles

# 22.6 Register Alias Table Unit

#### 22.6.1 Operational Overview

Internally, the Pentium II processor has forty virtual registers, which are used to hold the intermediate calculation results. When a new micro-op is decoded, the Register Alias Table (RAT) unit renames the IA register (*eax, ebx,* and so forth) to one of the virtual registers. At any given instance an IA register could be mapped to one or more virtual registers.

How does it work? Consider the following sequence of instructions and their related micro-ops. (Notice that the listed micro-ops are just mnemonics that we made up to illustrate the point.)

The RAT aliases each of the IA registers, *eax* and *edx*, to one of forty internal virtual register *vr1*, *vr2*, and so forth. Notice that the RAT assigns a new virtual

#### REGISTER ALIAS TABLE UNIT 🔳 363

IA Instruction	IA Instruction Decoded to Micro-op
mov eax, Mem	uLoad vr0:eax, Mem
add edx, eax	uAdd vr1:edx, vr0:eax
mov eax, 12	uLoad vr2:eax, 12
add eax, ecx	uAdd vr2:eax, vr3:ecx
add ecx, edx	uAdd vr3:ecx, vr1:edx

#### TABLE 22-5 IA Instructions and Their Related Micro-ops

register for the same IA register *only* when the IA instruction is loaded with a new value. If the register is only read from, the last virtual register is used. In our example, the *eax* register is assigned a new virtual register in both instructions 1 and 3 since both instructions load a new value into *eax*. But in instruction 5 the RAT uses the same virtual *vr1:edx* register since the instruction does not load a new value into *edx*; it is a source operand.

Now, let's see what happens to the micro-ops from Table 22-5 once they're handed to the execution unit:

- In clock 1 the execution unit executes micro-ops 1 and 3—in two different execution ports. Even though both micro-ops write to the same IA register, *eax*, the processor executes the opcodes at the same time since they write to two different virtual registers.
- In clock 2 the execution unit stalls on micro-ops 2 because of the dependency on the *vr0:eax* register from micro-op 1. But micro-op 4 is ready to execute, so it does—assuming that *vr3:ecx* is ready.
- Since micro-op 5 depends on the result of micro-op 2, it can only execute after micro-op 2 executes. Micro-op 2 executes whenever the value of *vr0:eax* gets its value from memory. Meanwhile, the execution unit processes other micro-ops that are ready and waiting in the ROB.

So why is register renaming useful? Consider the third micro-op uLOad vr2:eax, 12. Without register renaming, the micro-op has to wait for the first two micro-ops to execute before it can execute; of course, micro-op 4 has to wait as well. With register renaming, micro-ops 3 and 4 were able to execute while the processor was loading data from memory.

PART VI

are con-4:1:1 e them s, and by y. You er can t never emplate ulls.

decoder

h are o-op is r (*eax*, ce an IA

and nemon-

ernal virtual

#### 22.6.2 Performance Considerations

The RAT is affected by one of the major performance bottlenecks in the Pentium II processor—*partial register stalls.* You'll typically notice such stalls when you run Pentium optimized code on the Pentium II processor. Eliminating partial register stalls is one of the *most obvious* and *most rewarding optimizations* you can achieve on the Pentium II processor.

Partial stalls occur when an instruction that writes to an 8- or 16-bit register (*al, ah, ax*) is followed by an instruction that reads a larger set of that same register (*eax*). For example, the Pentium Pro will suffer a partial stall if you write to the *al* or *ah* register and then read the *ax* or *eax* register.

Notice that partial stalls can still occur even if the second instruction does not immediately follow the first instruction. Since partial register stalls could last for more than 7 cycles, on average, you can avoid partial stalls if you separate the two instructions in question by a minimum of 7 cycles. Or you can fix them.

The Pentium II processor implements special cases to eliminate partial stalls in order to simplify the blending of code across processors. In order to eliminate partial stalls, you must insert the SUB or XOR instructions *in front of* the original instruction and clear out the larger register. Figure 22-5 shows all the possibile partial register stalls and which flavor of the XOR or SUB instructions you can use to eliminate such stalls.




FIGURE 22-5 How to eliminate partial register stalls in the Pentium II processor.

22.

In the three examples we've added the XOR or SUB instructions in front of the original code in order to eliminate partial register stalls.

**xor ah, ah** mov al, mem8 read ax sub ax, ax mov al, mem8 read ax xor eax, eax mov ax, mem16 read eax


PART VI


You can use VTune's static analyzer to easily detect partial register stalls in your code. You can also use the Partial\_Rat\_Stalls event counter to measure the amount of cycles wasted by register partial stalls.

# 22.7 Reorder Buffer and Execution Units

#### 22.7.1 Operational Overview

The Reorder Buffer (ROB, a.k.a. Reservation Station) is at the heart of the out-of-order execution of the Pentium II processor. The ROB can receive up to three micro-ops from the RAT and can retire up to three micro-ops in one clock cycle. It can hold a maximum of forty micro-ops at any given time. (See Figure 22-6.)





he h ssor.

of rtial jister. loes s lls if s. Or

ulls in nate origthe truc-

#### 366 CHAPTER 22 THE PENTIUM II PROCESSOR

The Pentium II processor implements a data flow machine, which leads to the out-of-order execution. In a data flow machine, the order of execution of micro-ops is determined solely by the readiness of their data, not by the order in which it entered the ROB. Let's see how this model works.

				Θ
	load			4
	shiftL			1
	move			1
4.	shiftL	R2,	2	1
5.	add	R2,	R3	1

Consider the coined pseudo-code fragment to the left. Assume that only one instruction can execute, and it takes the number of cycles to the right to execute. In a sequential (in-order) processor, it takes the code fragment 8 clocks to execute.

22

22

Now, consider a data flow machine where instructions execute based on the availability of their data not on the order in which they appeared. Let's examine what happens every clock cycle:

- 1. The first instruction starts to execute immediately.
- 2. The second instruction stalls for the next 3 clocks in the ROB because it needs the value of R4 to execute. Instead, instruction 3 executes (no data dependency).
- 3. Instruction 4 executes.
- 4. Instruction 5 executes. Also, R4 value becomes valid.
- 5. Instruction 2 is now ready to execute, so it does.

As you can see, with out-of-order execution, it only takes 5 clocks to execute compared to 8 clocks for the sequential execution model. Even though the micro-ops were executed out-of-order, the final results are exactly the same because they are written out in the order they came in.

#### 22.7.2 Performance Considerations

As a programmer, you do not have direct control over the operation of the ROB and the execution unit. But you can affect its behavior indirectly based on your understanding of the internal architecture. Here are a few guide-lines that could help you maximize the number of executed micro-ops every clock cycle.

- Blend your instruction types. The execution unit has five execution ports that can execute up to five micro-ops in 1 clock cycle. To maximize this number, you should use a mix of instructions as much as possible. Avoid clumping the same kind of operations together (back-to-back loads, stores, ALUs).
- Minimize mispredicted branches and partial stalls. Both of these are detrimental to the performance of the ROB and the execution units.

380

• Keep your data in the L1 cache. This allows the load port (2) to bring in the data as fast as possible and in turn avoids data dependency stalls among micro-ops.

# 22.8 Retirement Unit

The retirement unit accepts up to three micro-ops in 1 clock cycle. It commits the final results to the IA registers or to memory. The retirement unit guarantees that the micro-ops are retired in the order in which they came into the ROB. There is almost nothing that you can do to affect the performance of the retirement unit.

# 22.9 Rendering Our Sprite on the Pentium II

Now that we know what's important to the Pentium II processor, let's see if our favorite sprite has any problems when it runs on it. This time, however, we'll use VTune to do the analysis.

Figure 22-7 shows the MMX sprite code analyzed for the Pentium II processor using VTune. Notice that, rather than showing the U/V pairing

10010-00100-0010	tatic Analysis for to Edit View Option	18-25-GENERALINE	mic-Analysis Help	
	Address Label	Line	Instructions	µ-ops Penalties
	0x1d main+6:	8	movq mm0, QW0RD PTR [esi]	1
:1 decoder group	0x20	10	movg mm1,QWORD PTR [edi]	1
	0x23	11	movg mm2, mm3	1
	0x26	13	pcmpeqb_mm2, mm0	1
	0x29	14	pand mm1,mm2	1
	0x2c	15	pandn mm2, mm0	1
	0x2f	17	. por mm1, mm2	1
	0x32	18	add edi, 8	1
	0x35	19	add esi, 8	1
	0x38	21	dec ecx	1
Ē	0x39	21	movq QWORD PTR [edi-8], mm1	2
	0x3d	23	jnz main+β (1dh)	1
				•
Intel	Pentium® II Processor	± c:\	temp\test.c	



PART VI

ads to cution by the

only ight to ent 8

the the camine

e it data

exehough y the

of the based iideps

n ports ize this Avoid stores,

e detri-

Top of loop

columns, VTune shows a "decoder group" column and a micro-op count column. The decoder group column, indicated by the curly bracket "{," indicates when two or three instructions are decoded simultaneously because they adhere to the 4:1:1 decoder template (refer to section 22.5 for more details). In the "µ-ops" column, VTune shows the number of microops that are generated when the instruction is decoded.

In the figure, notice that the highlighted instruction dec ecx was decoded by itself because the instruction sequence does not adhere to the 4:1:1 decoder template. The problem is caused because the movq [edi-8], mm1 consists of two micro-ops and, thus, has to be the first instruction in a decoder group sequence.

You can easily optimize the code for the Pentium II processor by switching the two instructions. In this case, the movq [edi-8], mm1 will be decoded by the complex decoder, and the following two instructions are decoded by the two simple decoders. Figure 22-8 shows the results of optimizing our sprite. Note the differences in Line 21 of the number of microops and the improvement gained.

2

Addre	ss Label	Line	Instructions	μ-ops Penaltic
<b>1</b> 0x6	main+6:	8	movq mm0, QWORD PTR [esi]	1
<b>(</b> 0x9		10	movg mm1, QWORD PTR (edi)	1
Охс		11	movq mm2, mm3	1
í Oxf		13	pompeqb_mm2, mm0	1
<b>(</b> 0x12		14	pand mm1, mm2	1
0x15		15	pandn mm2, mm0	1
<b>f</b> 0x18		17	por mm1, mm2	1
Cx1b		18	add edi, 8	1
Ox1e		19	add esi, 8	1
<b>(</b> 0x21		21	movq QWORD PTR (edi-8), mm1	2
<b>0</b> x25		22	dec ecx	1
E 0x26		23	inz main+6 (6h)	1

FIGURE 22-8 MMX Sprite optimized for the Pentium II processor.

382

VTune also warns you about partial register stalls, which are very useful to remove. Typically, you can remove partial register stalls with little or no impact on performance on the Pentium processor.

In the fetch unit section, we recommended that you align loops on a 16-byte boundary. Notice, however, in Figure 22-8, we did not bother to apply our own recommendation: the top of our loop, "main+6:," is not aligned on a 16-byte boundary. Why not? The purpose of that rule was to assure that the decoder would have three instructions to decode when it jumps to the top of the loop; with luck, the three instructions follow the 4:1:1 rule. If you examine the first three instructions in the loop, you'll notice that they fit within a 16-byte block 0x00 to 0x0F. And since the fetch unit forwards 16 bytes at a time to the decoder, the decoder will have three instructions to decode in these 16 bytes.

# 22.10 Speed Up Graphics Writes with Write Combining

#### 22.10.1 Operational Overview

By the time the Pentium II processor is in the mainstream market, softwareonly 3D games and high-resolution MPEG2 video will be widely available. Unfortunately, one of the greatest bottlenecks for these applications is the access speed to graphics memory. A typical software only MPEG2 player consumes up to 30 percent of the CPU writing to video memory.

The Pentium II processor implements the Write Combining (WC) memory type<sup>5</sup> in order to accelerate CPU writes to the video frame buffer. The 32-byte buffer *delays* writes on their way to a WC memory region, so applications can write 32 bytes of data to the WC buffer before it bursts them to their final destination. The 32-byte burst writes are faster than individual byte or DWORD writes, and they consume less bandwidth from the system bus.

Typically, the video driver or the BIOS sets up the frame buffer to be WC (similar to the way it is set up now as uncached memory). As usual, you can use DirectDraw to retrieve the address of the frame buffer. Therefore, there is no change required from an application point of view (well, you might want to read on).

5. Memory type: These include cached, uncached, WC, and other memory types.

unt

2.5 for icro-

coded

,mm1

1

а

{,"

are optinicro-






Let's have a closer look at WC and determine how it enhances graphics application performance.

Assume that you are writing a  $320 \times 240$  image to a WC frame buffer as shown in Figure 22-9. Typically, you would write the pixels from left to right, sequentially, one pixel at a time. For the sake of simplicity, also assume that the address of the frame buffer is aligned on a 32-byte boundary.

When you write the first 32 bytes of line 1 to the frame buffer, those 32 bytes actually end up in the WC buffer rather than in video memory. Once you write byte 33 to the frame buffer, the WC buffer bursts its contents (the first 32 bytes) to video memory and captures the thirty-third byte instead. Similarly, the next 31 bytes are held in the WC buffer until the sixty-fifth byte is written out. The same process repeats for every package of 32 bytes of data aligned on a 32 byte boundary.

So what about the last 32 bytes in the image. How are they flushed out? They are eventually flushed out when you write somewhere else in the video buffer (for example, when your write out the next frame) or when a task switch occurs. Actually, there are plenty of circumstances that cause the WC buffer to be flushed out:



Ye

FIGURE 22-9 WC frame buffer.

- Any L1 uncached memory loads or stores (L1 cached loads and stores do not flush the WC buffer).
- Any WC memory loads or WC stores to an address that does not map into the current WC buffer.
- I/O reads or writes.

CS

as

32

Once

ts (the

stead.

ìfth bytes

ıt? e

ien a

.se the

right,

e that

 Context switches, interrupts, IRET, CPUID, Locked instructions and WBINVD instructions.

Notice that the Pentium II processor generates a 32-byte burst write only if the WC buffer is completely full. Otherwise, it performs multiple smaller writes to the WC region. These multiple writes are still faster than writing to an uncached frame buffer.

#### 22.10.2 Performance Considerations

WHAT HAVE

YOU LEARNED?

In short, your WC could enhance your graphics performance if you write your data sequentially to the frame buffer. We have listed the following guidelines to remind you of what you should consider when you optimize for a WC frame buffer.

- Always write sequentially to the frame buffer in order to gain performance from 32-byte WC bursts.
- Avoid writing to the frame buffer vertically. For example, if you write to the first pixel in line 1 then line 2, since the second write does not map to the current WC buffer, the WC buffer (holding only 1 byte) will be flushed out. The same thing happens when you write to line 3, 4, and so forth.

Now you know about the internal units of the Pentium II processor. More importantly, you know what matters to these units so you can get the best performance for your application. As a last reminder:

- Maximize your code execution from the L1 cache,
- Use the new instructions to minimize branches and mispredicted branches.
- Avoid partial stalls. They are deadly.
- Use VTune to analyze performance.
- Use a mix of instructions (loads, stores, ALUs, MMX, and so forth) and apply the 4:1:1 decoder template.
- Use Write Combining to blast your video images to the screen.

385

Read the next chapter to familiarize yourself with memory optimization issues.

# CHAPTER 23



# Memory Optimization: Know Your Data

#### WHY READ THIS CHAPTER?

Throughout this section, we've stressed again and again that you should "know your data," know where it is coming from and know where it is going. We've also stressed that the optimizations for the internal components of the processor are mostly useful if the code or data is already in the L1 cache. It's a nice premise, but that's not always the case.

In this chapter we'll talk about

- how the data behaves away from home: in the L2 cache or main memory;
- how the data moves between the L1, L2, and main memory and what affects the movement of data;
- how to bring the data into the L1 cache and keep it there as long as it's needed; and
- as an added bonus, accesses to video memory, so you can understand how to write effectively to video memory.

As you know, multimedia applications deal with a huge amount of data that changes continuously from one second to the next. For example, a typical MPEG2<sup>1</sup> clip has 30 fps with a frame size of  $704 \times 480$  pixels per frame at an average of 12 bits per pixel. Moreover, since MPEG2 uses bidirectional frame prediction, the size of the working data set<sup>2</sup> is typically three to four

<sup>2.</sup> The working data set refers to the maximum size of data that is used by the application at any given moment.



<sup>1.</sup> MPEG2 is a High Resolution Motion Video Compression Algorithm.

times the size of one frame. Taking all of this into account, you can calculate the size of the working data set for an MPEG2 decoder as follows:

Data Set Size = 
$$\frac{4 \text{ frames } * (704 * 408 \text{ pixels}) * 12 \text{ bits/pixel}}{8 \text{ bits/byte}} = 1.9 \text{ MB}$$


All of these bits definitely do not fit in the L1 cache or even in the L2 cache the L1 cache is 8 or 16K, and the L2 cache ranges between 256 and 512K. Therefore, at any given moment, the majority of the data resides in main memory rather than in the caches.


The main purpose of this chapter is to emphasize that memory access can be very costly, in terms of clock cycles, and to highlight certain access patterns that are more efficient than others. We'll also point out the differences between the various flavors of the Pentium and Pentium Pro processors with regards to cache and memory behavior. We'll top the chapter off with a brief discussion about accessing video memory.

# 23.1 Overview of the Memory Subsystem

#### 23.1.1 Architectural Overview

Figure 23-1 shows a simplistic diagram of the memory subsystem for computers with the Pentium II processor. Notice that the L1 code and data caches are internal to the processor and run at the same speed as the core engine. The L2 cache resides on a dedicated L2 bus, external to the processor, and runs at one half to one third the speed of the processor.<sup>3</sup> The memory subsystem is connected to the PCI chip set, which connects the processor to main memory, PCI bus, and other peripheral devices.





3. The fraction of the bus speed depends on the type of L2 cache used and the speed of the processor.

The PCI chip set is the glue logic between the processor, memory, DMA, and the PCI and AGP<sup>4</sup> buses. It manages and controls the traffic between the processor and all of these devices. A dedicated bus connects the system memory to the PCISet. The PCI bus connects the PCISet to I/O adapters, such as graphics, sound, and network cards. The AGP bus is a specialized graphics bus that was designed with 3D acceleration in mind; notice that the 440LX PCISet is the first chip set with the AGP bus.

#### 23.1.2 Memory Pages and Memory Access Patterns

We've mentioned, throughout this section, that the L1 and L2 caches are divided into 32-byte cache lines, which represent the least amount of data that can be transferred between the L1 cache and main memory. For the curious only: you can find out more about the internal architecture of the caches from the Intel manuals (things like two-way and four-way set associate, and so forth).

Internally, the system memory is divided into smaller units called *memory pages*. Memory pages are typically 2K in size and are aligned on a 2K boundary. The only reason we're talking about memory pages here is that because of the design of DRAM chips, certain memory access patterns are more efficient than others. In the discussion that follows, you need to come out with one thing: *consecutive accesses within the same memory page are more efficient than consecutive accesses that cross multiple memory pages*.

In this discussion, we're assuming that the processor missed both the L1 and L2 caches and that it is now fetching data from main memory. As we mentioned earlier, the processor fetches an entire cache at a time from main memory and writes it out to the cache. Since the processor has a 64-bit data bus, it can fetch an entire cache line with *four* bus transactions.

Now, when the processor requests data from main memory, the memory page where the data exists is first "opened"—this is done in the hardware and then the data is retrieved. Once the page is open, it takes less time to read or write other data to the same page. Typically, the data sheet for the memory chip specifies how long it takes to open the page and perform the first read, and how long it takes to perform subsequent reads once the page is open.

PART VI

culate

che----

2K. ain

can patences rs with

comi ore ocesmem-

cessor.

essor.

<sup>4.</sup> The Accelerated Graphics Port (AGP) is a specialized graphics bus designed with 3D rendering in mind.

For example, the data sheet of an Enhanced Data Out (EDO) memory chip specifies the sequence {10-2-2-2}{3-2-2-2} where the numbers represent clock cycles. Each curly bracket indicates four bus cycles of 64 bits each—that's one cache line. The first sequence, {10-2-2-2}, specifies the timing if the page is first opened and accessed four times. The second sequence, {3-2-2-2}, specifies the timing if the page was already open and accessed four additional times—that means you did not access any other memory page in between. The last sequence repeats as long as you access memory within the same page. One last thing: only one memory page can be open at any given moment.

The data sheet we have been discussing relates to a memory bus running at 66 MHz. Now, if we look at another processing speed, say a 233-MHz processor, the timing becomes {35-7-7-7}{11-7-7-7} in processor clocks.

Whenever your application jumps to another memory page, the current open page is first closed before opening the new page. As a result, it takes an additional 24 processor clocks to switch between memory pages—that's a lot of processor clocks to waste. So what can you do about it? Maybe nothing! Maybe a lot! The whole point is that you should try to organize your memory footprint in such a way that you bring the data from main memory to the L1 cache in the most efficient manner. For example, if you know that most of your data resides in main memory, for example, MPEG2, you might try to arrange the data in a smarter fashion such that you can burst it to the L1 cache faster.

In MPEG2's motion compensation,<sup>5</sup> for example, you typically access three reference frame buffers and write the output to a fourth buffer or directly to the screen. Typically, when the buffers are allocated, they are allocated in a contiguous fashion, separately, as shown in Figure 23-2. With the allocation scheme shown in Figure 23-2a, when you access the three frames, you'll definitely cross memory page boundaries and thus reduce the overall application performance. Now, if you interleave the frames on a line-by-line boundary, as shown in Figure 23-2b, you'll have a better chance of accessing the three frames from the same memory page, and thus increasing memory access efficiency.

5. Motion Compensation is used when inter-frame decoding is used.

389

OVERVIEW OF THE MEMORY SUBSYSTEM = 377




FIGURE 23-2 MPEG2 frame buffer allocation strategy.

#### 23.1.3 Memory Timing


To complete the picture, let's look at a comparison of the L1 and L2 caches and system memory.

Bus	Bus Clocks	CPU Clocks at 233 MHz	Total CPU Clocks (Bandwidth)
L1 cache	{1-1-1-1}	{1-1-1-1}	4 (1864 MB/Second)
L2 cache	{5-1-1-1}	{10-2-2-2}	16 (466 MB/Second)
EDO memory	{10-2-2-2} {3-2-2-2}	{35-7-7-7} {11-7-7-7}	56 (133 MB/Second) 32 (233 MB/Second)
SDRAM	{11-1-1-1} {2-1-1-1}	{39-4-4-4} {7-4-4-4}	51 (146 MB/Second) 19 (392 MB/Second)

TABLE 23-1	Memory Architecture and Timing for a System Using the
	Pentium II Processor and EDO Memory

Access timing for main memory depends on the type of PCISet and memory used in the system (available types include EDO, FPRAM, SDRAM<sup>6</sup>). SDRAM offers the best access timing because it has a lower repetition<sup>7</sup> rate  $\{11-1-1-1\}\{2-1-1-1\}$  relative to EDO  $\{10-2-2-2\}\{3-2-2-2\}$ . But SDRAMs are only supported on systems with the PCISet 440/LX chip set or later.

- 6. EDO: Enhanced Data Out; FPRAM: FastPage RAM; SDRAM: Synchronous DRAM.
- 7. Repetition rate: the timing for fetching the last 3 quad words in a cache line.



ıing at z pro-

ent

kes an at's a nothyour nemknow 2, you urst it s three ctly to d in a cation r'll appli-

ne

essing emory

PART VI

From the CPU point of view, notice that the total number of clocks spent accessing main memory depends on the speed of the processor. Faster processors actually wait more clocks for memory than do slower processors. For example, if a memory chip takes one nanosecond to respond, a processor running at 233 MHz waits 233 clocks before it receives the data, and a 200 MHz processor waits 200 clocks before it gets the same data. Even though both processors waited the same physical time, 1 nanosecond, the faster processor ticked more clocks in that time—and thus it is losing more clocks that could be spent doing something more useful.

#### 23.1.4 Performance Considerations

The Pentium II processor includes event counters that can help you understand the memory footprints of your application. Notice that even though some of these counters are not 100 percent accurate, they can give you a good indication of your application cache and memory behavior.

Event Counter	Usage
DATA_MemRef	All memory accesses including reads and writes to any memory type
L2_LD, L2_ST	Number of data load/store that miss in the L1 data cache and are issued to the L2 cache
L2_LD_lfetch	All instruction and data load requests that miss the L1 cache and are issued to the L2 cache
L2_Rqsts	All L2 requests including data loads/stores, instruction fetches, and locked accesses
BUS_TranAny	Number of all transactions on the bus
BUS_Tran_BRD	Number of data cache line reads from the bus
BUS_Trans_WB	Number of cache lines evicted from the L2 cache because of conflict with another cache line
BUS_BrdyClocks	Number of clocks when the bus is not idle

TABLE 23-2 Pentium II Processor Cache and Bus Performance Event Counters

Assuming that you can quantify the amount of data that you read and write in a portion of your application, you can derive the following formulas:

L1 Data Miss Ratio = 
$$\frac{L2\_LD + L2\_ST}{Total Mem Ref}$$



#### 

Since L1 cache misses generate L2 cache accesses, we are using the L2 event counters to quantify the L1 data miss ratio rather than using the DCU (L1) event counters.

L2 Data Read Miss Ratio =  $\frac{BUS\_TranBRD - BUS\_TranIFetch}{Total Mem Ref}$ 

% L2 Data Requests = 
$$\frac{L2\_LD + L2\_ST}{L2\_Rqsts}$$

The L2 data read miss ratio represents the number of cache line reads or writes that missed the L2 cache and caused a line to be brought in from memory. L2 holds both instruction and data. The %L2 data requests represent the percentage of data accesses only from L2.

Bus Utilization =  $\frac{BUS\_BrdyClocks}{Total Clocks}$ 

% Bus Data Reads =  $\frac{BUS\_TranBRD - BUS\_TranIFetch}{BUS\_TranAny}$ 

The Bus Utilization indicates how often the bus is busy moving data around (not idle). This includes all bus transactions whether it's from the CPU or from another bus master, DMA, or another processor.

The *%Bus Data Reads* represents the percentage of the bus used for data reads.

# **23.2 Architectural Differences among the Pentium and Pentium Pro Processors**

To optimize your application for multiple IA processors, you need to pay attention to some of the architectural differences between the Pentium and Pentium Pro processors. For example, there are differences in the behavior of the cache subsystem and the organization of the Write buffers. These architectural differences affect the way you should proceed in optimizing your memory.

PART VI

proprs. cocesnd a t the more

cent

nderough 1 a

unters

e and hes, ≥ of

write 1s:

#### 23.2.1 Architectural Cache Differences

On Pentium processors, when you write to an address in memory that does not exist in the L1 cache, the data is written directly to the L2 cache without touching the L1 cache. If the data does not exist in the L2 cache, the data is written directly to system memory without touching the L2 cache. This is known as a *Read Allocate Cache*.

#### Watch out if

 Only small portion of cache line is touched or
 Write stride is greater than 32 bytes cache line. On Pentium Pro processors, if the processor encounters a cache write miss, it first bursts the entire cache line to the L1 cache from main memory or the L2 cache, and then writes the data to the L1. This is known as a *Write Allocate on a Write Cache Miss*. This behavior is typically advantageous since sequential stores in the same cache line are faster because they hit the L1 cache—unlike the Pentium processor where they'll be written through. In addition, when the stores are committed to main memory or the L2 cache, they are committed in one 32-byte burst write, which is faster than individual memory writes—thus reducing overall bus utilization.

The Pentium Pro processor implements a nonblocking cache compared to the Pentium processor, which implements a blocking cache. When the Pentium processor encountered a read miss, first the processor has to satisfy the read before it continues execution at the next instruction. When the Pentium Pro processor encounters a read miss in the L1 cache, it blocks the execution of that specific micro-op and all future micro-ops depending on its results; but it allows other micro-ops to execute and even access data off the L1 cache.

Processors with MMX technology double the size of the L1 cache relative to their non-MMX counterparts. The Pentium and Pentium pro processors include two independent instruction and data L1 caches of 8K each. Processors with MMX technology include two independent instruction and data L1 caches of 16K each.

#### **23.2.2** Write Buffer Differences

Write buffers allow the processor to go on to the next instruction while it is writing data to uncached memory, writing through memory, or when the write misses the L1 cache. Instead of waiting for the write to go all the way to memory, the processor places the data in one of the Write buffers and goes to the next instruction. The Write buffers are flushed out to memory when the data bus is available or on the next write to a full Write buffer. As we mentioned in the Pentium processor chapter, the Pentium processor has two dedicated 32-bit Write buffers: one for the U pipe and the other for the V pipe. The Pentium processor with MMX technology has four independent 32-bit Write buffers, all of which can be accessed from either pipe.

Sec	uence 1	
	mov [esi], eax	<- U
2.	inc esi	<- v
3.	mov [edi], ebx	<- U
4.	inc edi	<- v
Seq	uence 2	
1.	mov [esi], eax	<- U
2.	mov [edi], ebx	<- v
3.	inc esi	<- U
4.	inc edi	<- v

For higher write performance on the Pentium processor, you should arrange your memory writes through both pipelines, rather than through just one. Consider the first code sequence to the right where instructions 1 and 3 are both issued in the U pipe. When instruction 1 executes, it writes its data into the dedicated U pipe Write buffer, allowing the processor to execute the next instruction. But when instruction 3 executes in the U pipe, the processor stalls until the contents of the U pipe Write buffer are flushed out to memory. Now, if you rearrange the code as shown in Sequence 2 the second write will be issued in the V pipe and will end up in the V pipe's dedicated Write buffer—and the processor can go on to the next instruction in both pipes.

On the Pentium processor with MMX technology, both sequences execute the same since both pipelines can write to any of the four Write buffers.

The Pentium Pro and Pentium II processors implement four independent 32-byte Write buffers. The Write buffers temporarily hold memory writes until the bus is available. They combine multiple data writes into larger memory writes—up to 32 bytes each—which can be burst to main memory. Typically, you don't have to worry about scheduling instructions for the Write buffers since you cannot easily affect their behavior.

at does vithout data is ['his is

te miss, y or the *te Allo*since ie L1 tgh. In cache, ndivid-

ared to he Pentisfy the cks the ling on lata off

ative to ssors . Proand

nile it is en the ne way and emory ffer.

PART VI

#### 23.2.3 Data Controlled Unit Splits on the Pentium Pro Processor

DCU splits happen on Pentium Pro processors *without* MMX technology, when an unaligned access crosses a cache line boundary. On average, the processor takes 9–12 cycles to recover from a DCU split—that is a huge amount of time compared to the 1 cycle that it takes for aligned access.

In addition, Pentium Pro processors *without* MMX technology encounter a similar problem when an unaligned cache access crosses an 8-byte bound-ary. Such a split imposes a 5–7 clock penalty on the processor.

You can minimize DCU splits by minimizing misaligned memory accesses. You can use the Misalign\_MemRef event counter to quantify the amount of DCU splits in your application. Notice that this counter only counts the number of misaligned data memory references that cross an 8-byte boundary rather than all misaligned accesses. Since the other misaligned accesses, DWORDs, for example, do not affect performance, there is no need to count them.

#### 23.2.4 Partial Memory Stalls

The Pentium Pro and Pentium II processors stall when a memory store is followed by a memory load of a different data size or alignment. Notice that this problem is different from but similar to the *partial register stall* problem. When a partial memory stall occurs, the micro-op that wants to load memory has to wait until the micro-op that stored the data retires—and that could take a long time depending on the state of the machine. You can easily avoid such stalls by rewriting the code to avoid the penalty. Even though you might end up with more instructions to execute, the extra instructions can reduce stall time considerably.

2

In Figure 23-3, you see a list of all the situations in which a partial memory stall can crop up. The highlighted text is a modified sequence of code that will accomplish the same exact thing as the original code, only without the partial memory stall.

#### MAXIMIZING ALIGNED DATA AND MMX STACK ACCESSES 🔳 383

a	mov	[esi], cx	16 bit store	mov [esi], cx	16 bit store
P	mov	eax, [esi]	32 bit load	mov eax, [esi+1]	32 bit load
	mov	eax, [esi]	No Partial Memory Stall	mov eax, [esi+1]	No Partial Memory Stal
6	mov	[esi], cx		mov [esi], cx	
	mov	ax, cx		mov al, ch	
æ	mov	[esi], ecx	32 bit store	mov [esi],eax	32 bit store
P	mov	eax, [esi+2]	32 bit load	movq mm0,[esi]	64 bit load
	mοv	eax, [esi+2]	No Partial Memory Stall	mov [esi], eax	No Partial Memory Stal
6	mov	[esi], ecx		movd mmO, [esi+4]	
8	shr	ecx, 16		movd mm1, eax	
	mov	ax, cx		psllq mmO, 32	
				por mmO, mml	
A	mov	[esi], eax	32 bit store	movq [esi],mmO	64 bit store
6	add	ebx,[esi]	32 bit load	pand mm1, [esi]	64 bit load

FIGURE 23-4 Restarting your code to avoid partial stalls.

# 23.3 Maximizing Aligned Data and MMX Stack Accesses

You recall, from Chapter 20, that MMX instructions that perform unaligned accesses to video memory execute more slowly than do instructions that perform aligned accesses. Actually, the same concept applies to all types of memory accesses including integer, floating point, and MMX. On an unaligned memory access, the Pentium and Pentium Pro processors split the unaligned memory accesses into 2 bus cycles, causing a slowdown by more than 50 percent.

The Pentium processor takes 3 cycles to execute an unaligned cache access. The Pentium Pro processor wastes 5–7 cycles on unaligned cache accesses that cross a 64-bit boundary and 9–12 cycles on unaligned cache accesses that cross a cache-line boundary (DCU splits).

the ge s. nter a undesses. int of he

logy,

nishere

re is e that robload nd u can 1 1

mory that it the Unaligned accesses to *uncached* memory are split into two accesses, and the result is degradation of application performance. It's bad enough that uncached memory accesses take a long time to execute; unaligned memory accesses to uncached memory could take double the time to execute and can drastically degrade application performance.

#### 23.3.1 The Pitfalls of Unaligned MMX Stack Access

MMX =\_\_int64: Compilers align local and global variables according to their types. Declare MMX variables with the \_\_INT64 TYPE.

One of the common pitfalls in MMX programming is accepting the default compiler alignment for function parameters' variables. When a function is called, the compiler ensures that the function parameters are aligned on a 4-byte boundary, which is not ideal for MMX instruction performance. To remedy this problem, copy any MMX function parameters to local variables and use the local variables instead, as follows:

2:

void MMXFunction (
 int iWidth,
 \_\_int64 iColor)
{
 \_\_int64 iColorCopy = iColor; \$ Local \_\_int64 aligned on 8 byte.
 -> Use iColorCopy in function
}

# 23.4 Accessing Cached Memory

So what's the moral of the story? Well, there are two: (1) maximize your "good" accesses from the L1 cache; and (2) bring in the data to the L1 cache as fast as possible.

You've already seen what a good cache access can accomplish in the above discussions about aligned accesses, DCU splits, and so forth. You can reap the best benefits of such accesses if you maximize your L1 data accesses.

What do we mean? Let's assume that you want to access a 32-K buffer multiple times within a loop, and you have obeyed all the good access rules above (assuring proper alignment, avoiding DCU splits, and so forth). First, notice that the buffer size is larger than the L1 cache. In this case, if you access the entire buffer on every pass of the loop, when you access the second half of the buffer, the first half will be evicted from the L1 cache. As you restart at the top of the buffer, the first half of the buffer will be brought into the L1 cache, again, and the second half will be evicted. Now, depending on your application, you might be able to avoid thrashing in the L1 cache by breaking the processing of your loop into multiple parts and accessing half of the data at a time.

What about the issue of bursting data from main memory to the L1 cache on the Pentium processor family? As we mentioned in the Pentium processor chapter, it is advantageous to pre-allocate the data specially if you expect back-to-back L1 cache misses or if you will be performing multiple writes to uncached memory (refer to Chapter 19 for more details). But keep in mind that preallocation is useful only if (1) the size of the data set does not fit in the L2 cache (if it does, pre-allocation might actually take more cycles); or (2) you use the majority of the data that you pre-allocate into the L1 cache.

## 23.5 Writing to Video Memory

#### 23.5.1 Using Aligned Accesses to Video Memory

In Chapter 20, you've seen that unaligned writes to video memory take much longer to execute than do aligned writes. We've repeated the table from that chapter below for your convenience (see Table 23-3).

 TABLE 23-3
 Measured Cycle Timing of Both Nonoptimized and Optimized

 MMX Technology Sprite Loops

	Nonop	timized	Optimized	
Alignment	Clocks/ Sprite	Clocks/ 8 pixels	Clocks/ Sprite	Clocks/ 8 pixels
0	110407	159	109732	158
1	180585	260	179676	259
2	180425	260	179558	259
3	180546	260	179487	259
4	150358	217	149725	216
5	185099	267	184392	266
6	185399	267	184364	266
7	185398	267	184277	266

our cache

nd the

emory and

lefault

ion is

on a

ce. To

ıri-

t

bove reap es.

r mules ). e, if s the he. As ought

PART VI

398

Here are the rules: processors with MMX technology achieve the best write bandwidth to video memory if they perform *aligned quad word* write. Processors without MMX technology achieve their best write bandwidth to video memory if they perform *aligned double word* writes. In either case, unaligned memory writes to video memory have a detrimental effect on the bandwidth of writes to video memory.

With the sprite example, we had a choice between making an unaligned access to read the original sprite from system memory or making an unaligned access to write the final result to video memory. Since unaligned accesses to video memory are more costly than unaligned accesses to system memory, we decided to go with the first alternative—ensure that all accesses to video memory are aligned on an 8-byte boundary. With this implementation, we achieved an average time of 160 clocks per quad word, regardless of the location or alignment of the sprite on the screen.

#### 23.5.2 Spacing Out Writes to Video Memory with Write Buffers

The Pentium processor has two Write buffers and the Pentium processor with MMX technology has four Write buffers. Write buffers queue uncached memory writes on their way to memory and allow the processor to continue execution at the next instruction. For more details about these Write buffers, refer to section 23.2.2.

Since there is a limited number of Write buffers, you can easily fill up these buffers if you perform back-to-back writes to video memory, in a bitmap copy, for example. Once the Write buffers are full, the processor stalls on the next video memory write until one of the Write buffers is flushed out. The series of stalls will be repeated for the entire bitmap. As a result, valuable processor cycles are wasted between video memory writes.

Notice that the processor stalls only if you access uncached memory (read or write) or if you encounter an L1 cache miss (read or write). If you can guarantee that all accesses are in the L1 cache or a register, however, you can spare those dead cycles and perform some useful operations in between writes to video memory.

Consider a situation where you manipulate an image in system memory and then copy the result to video memory—for example, a color space conversion routine.<sup>8</sup> In this case, the back-to-back copy of the final image will

<sup>8.</sup> Color space converters are used in video decoders where they convert from the YUV color space preferred by video compression algorithms to the RGB color space.

est write te. Proth to case, ct on

gned aligned to sysat all this d word,

essor

ocessor 1t these

ip these itmap ls on ed out. , valu-

/ (read u can you can veen

nory ace conage will

space pre-

stall the processor once the Write buffers are full. You can spare those dead cycles if you rearrange the code in such a way that you would perform color conversion in between writes to video memory. From our experience, you actually get the color conversion for free.

Upon a closer analysis of our MMX sprite sample, we found that we are getting the calculations for merging the sprite with the background for free. Moreover, we actually have a few more dead cycles in the loop that we could use to do more, so we did. We decided to add a new effect to the sprite—a bias would be added to the visible pixels of the sprite every time the sprite is updated on the screen.

Notice in the following code that since an MMX register can hold up to 8 packed pixels, we needed to duplicate the bias value in each of the 8 bytes—for example, to add 7 to each pixel, we need to use the value  $0 \times 07070707070707070$ . Even though it is not necessary, we decided to build this packed bias using a few shift and OR operations inside the inner loop rather than using a lookup table, for example. Once the packed bias is ready, we would add it to the sprite before we merge it with the back-ground, as shown in the highlighted code below.

DoQWord:		
	packed bias… qwBias	Assume it is 0x07 // 0x00000000 0000007
movq mm6, Psllq mm5, por mm5,	8	// 0x0000000 0000700 // 0x0000000 0000707
Movq mm6, Psllq mm5, Por mm5,	16	// 0x0000000 07070000 // 0x0000000 07070707
Movq mm6, Psllq mm5, Por mm5,	32	// 0x07070707 00000000 // 0x07070707 07070707
movq mmO, paddb mmO,		// add it to the sprite
movq mm2, movq mm1, pcmpeqb mm2, pand mm1, pandn mm2, por mm1, add edi, add esi, 8 dec ecx	[edi] mmO mm2 mmO mm2	
movq [edi jnz DoQW	-8], mml ord	



When we measured the performance of the code with the new calculations, we got little or no difference in the time it would take to execute this loop.

#### WHAT HAVE YOU LEARNED?

In this chapter, we examined the issues surrounding the system components, other than the processor, that affect the overall performance of your application. At this stage you should

- have a good understanding of the architecture of the memory subsystem on the PC;
- understand the timing and the internal structure of memory;
- have an idea of the architectural differences between the Pentium and Pentium Pro processor families;
- know how to access both cached and uncached memory types; and
- be able to figure out how to write data to video memory in the most efficient way.

# 

# **The Finale**

We've reached the end of the book. We've covered several multimedia architectures including DirectDraw, Direct3D, DirectSound, DirectShow, RDX, RSX, and RealMedia. We've also talked about some of the most recent Intel Architecture processors for the PC. But this is far from the end. Welcome to the treadmill.

In these closing pages, we'd like to touch upon some upcoming areas of development, such as

- the spiral continues: faster processors, tighter multimedia architectures;
- multimedia amidst the Internet explosion;
- cheaper, faster, better 3D;
- multimedia in the home;
- and multimedia conferencing.

We hope you find the years ahead as exciting as we think they will be.

# **E.1 The Spiral Continues**

ations, loop.

tage you

the PC;

tium Pro

t way.

#### E.1.1 The Hardware Spiral

Processors have gotten faster and continue to get even faster. It seems that barely a year after the introduction of a processor, it becomes the baseline processor, and a newer, faster processor is introduced. Of late we've begun

PART VI

RANDY (THE KID) KWONG, A GRESHAM HIGH SCHOOL STUDENT, SURPRISED US WITH HIS SAVOIR-FAIRE.

**⊠** 389 ∎

to see multiprocessor systems become popular as server platforms. Before we know it, we may find multiprocessor systems becoming commonplace on our desktops.

Similarly, the entire PC subsystem continues to evolve. It needs to, in order to keep up with the data transfer demands forced by speedier processors and more complex peripherals. In the near future you can expect both a whole slew of new AGP-based multimedia peripherals and other advances in memory architectures.

With new processors, evolved subsystems, and possibly multiprocessor platforms, you will once again be faced with the issues you face today, namely, more power and scalability. We hope that tools like Intel's VTune and NuMega's SoftIce will continue to support optimizing for the new system architectures.

#### E.1.2 The Software Spiral

Just as the hardware will evolve, so too will the software architectures. Today's architectures for 2D and 3D graphics, video, audio, and spatial audio were developed as individual entities. The DirectX SDK packages these technologies together as a single offering.

Look for future generations of DirectX to improve the integration of the individual components. Also, look for continued merging of other architectures. Take, for example, the recent announcement by Microsoft of its incorporation of Real Networks' Real Media Architecture.

With luck continued advances in these multimedia architectures will support scalability across system architectures.

# E.2 Remote Multimedia (a.k.a. Internet Multimedia)

The Internet is everywhere! Everyone is talking about it! Just about everyone wants to get onboard. Yet the Internet hasn't been with us for very long. There's a lot more in store for us. For those who can remember that far back, the Internet's development is probably as exciting as the birth of the PC itself.

#### E.2.1 Internet Languages

Internet Web pages today are based on static description languages such as HTML or VRML. These languages respond to user interactions with a simple hypertext interface. More sophisticated languages are needed to allow richer responses. Enter Java and VRML 2.0.

Created by Sun Microsystems, the Java programming language is becoming widely accepted as the de facto Internet interactive language. VRML 2.0, based on the Moving Worlds proposal from Silicon Graphics, adds audio and video sources and time and user responses to the static 3D worlds of VRML 1.0. But the cross-platform capabilities and security features of these languages may impose significant performance overhead.

If performance becomes a bottleneck, keep an eye out for alternative Internet programming languages that are tuned to the PC platform. Microsoft's Dynamic HTML, to be released as part of Internet Explorer 4.0, is one such candidate.

The standard Java programming language does not inherently contain rich multimedia constructs. Intel, Sun, and Silicon Graphics have jointly specified Java Media Framework (JMF) for multimedia extensions to Java. Intel will deliver JMF optimized for Intel Architecture platforms; Sun and Silicon Graphics will deliver JMF versions optimized for their respective platforms. In addition, the MPEG committee is working on expanding the scope of the MPEG standard in upcoming versions (MPEG4, MPEG7) to define a multimedia programming language that can be implemented on top of Java.

#### E.2.2 Multimedia on the Internet

Bringing multimedia to the Internet is not a trivial problem. Bandwidth constraints on today's Internet connections do not allow for rich multimedia. So companies are inventing multimedia technologies tailored for the Internet. For example, Progressive Downloads try to maintain user interest by allowing users to preview partial multimedia data while entire files are being downloaded. Similarly, Progressive 3D Meshes and Multi-Layered video codecs allow data to be authored with many levels of detail: the higher bandwidth the connection, the richer the picture.

Delivering real-time audio and video data across the Internet requires architectures to support streaming data types, to support synchronizing the streams, and to address end-to-end delays for continuous timely delivery. RealNetworks' RealMedia Architecture and Bamba from IBM AlphaWorks are two such architectures. IPIX technology from Interactive Pictures Corporation is another Internet audio/video architecture that provides surround video capabilities. Look for upcoming Internet multimedia architectures to integrate the progressive download solutions with the streaming architectures.

PART VI

3efore iplace

1 order sors th a vances

sor y, Tune 2w sys-

s. ial ges

f the rchitects

l sup-

)

everyy long. far of the

uch as t a simallow

#### E.2.3 Evolving Hardware for the Internet

Just as software architectures will evolve, so too will the hardware. Hardware providers are aggressively pursuing increased bandwidth channels. Cable, satellite, and 56K modems are technologies targeted to the home and small businesses. Other technologies such as DSL and ADSL are being tested to improve bandwidth to the home over regular phone lines.

This increasing variation of bandwidth capabilities will require Internet content providers to author scalable multimedia content. Similarly, application developers will look for scalability constructs (hardware mechanisms and software APIs) to tailor applications to available bandwidth and effective throughput.

#### E.2.4 Multimedia Conferencing

Today we have primitive video and audio conferencing over the Internet and over POTS<sup>1</sup> lines. With the better bandwidth capabilities of ISDN, companies like Intel and PictureTel have developed teleconferencing products that deliver better picture quality and a reasonably acceptable user experience. As the Internet pipes to the home get bigger, we'll see similarly improved teleconferencing quality over the Internet.

Teleconferencing applications need teleconferencing APIs, and today's products are based on in-house interfaces. Microsoft has recently introduced NetShow, a conferencing API for Windows 9x, but it is still in its early stages. Look for more comprehensive APIs to support echo cancelation, initiating and responding to calls, packaging and parsing multiple data streams, data sharing, recording a conference, and sharing documents among multiple remote sites.

## E.3 Better, Faster, Cheaper 3D

We've seen the first few generations of 3D on the PC, with the initial 3D games, followed by several general-purpose libraries and most recently the first revisions of Microsoft's Direct3D. 3D on the PC has been born, and now for its growth.

1. POTS: Plain Old Telephone System.

#### E.3.1 3D Hardware Spiral

The birth of 3D has fueled the demand for richer, faster 3D through hardware accelerators. A whole slew of 3D hardware products has been introduced recently, including, among others, products based on the Virge family of 3D chips from S3, the 3D RAGE family of 3D chips from ATI, the Vérité family from Rendition, and the Voodoo product line from 3Dfx Interactive.

Early revisions had difficulties with Direct3D support. Look for drivers to deliver improved performance and stability with the upcoming DirectX5 release from Microsoft.

In addition, some second-generation 3D hardware products have been announced. Two announcements of particular interest are the Talisman effort from Microsoft and the Intel740 effort from Intel.

The Talisman effort, spearheaded by Microsoft, is aimed at developing high-performance, high-quality 3D with approximations tailored for the PC environment. Microsoft is developing a full-featured Talisman reference card in conjunction with Philips, Cirrus, SEI, and Fujitsu. De-featured Talisman cards at lower price points will also become available.

The Intel740 effort is a codevelopment of Intel, Lockheed Martin, and Chips and Technologies. The three companies are developing a graphics chip that combines Real 3D technology from Lockheed Martin with 2D and video technology from Chips and Technologies and AGP technology from Intel. Lockheed Martin's Real 3D is also featured in Sega Enterprise's Model 2 and Model 3 arcade platforms.

#### E.3.2 3D Software Spiral

Once again, just as the hardware evolves, so will the software. DirectX5 offers 3D advances such as the Draw Primitives API to simplify base 3D. Similarly, in response to customer demand, expect improvements in the performance and feature set of Direct3D's Hardware Emulation Layers.

3D APIs and objects have grown based on 3D application needs. With faster computers, the demands will grow, and we will see newer 3D concepts and APIs. For example, traditional polygonal modeling is not well suited for rendering streaky objects like hair. Developers will experiment with software modeling techniques. Techniques that win favor with the development community will probably be implemented in hardware.

PART VI

ard-1els. me being

net ıppliıath and

rnet N, prodser nilarly s proded stages. ating , data iple

3D :ly the and

#### E.3.3 3D Scalability

Once again, the hardware and software spiral presents us, developers, with the power-spectrum/scalability problem. In the 3D area, special features are being introduced to control scalability, such as Procedural Textures, Levels of Detail, and Progressive Meshes.

Procedural Textures define textures as parameterized images. The parameters can be varied based on the capabilities of the platform. The more powerful the computer, the richer the textured image. Representations of fire, water, and clouds are examples of some parameterized textures.

Levels of Detail and Progressive Meshes allow a 3D scene to be authored with elaborate detail. On less powerful platforms, details are dropped in order to provide real-time response, although at reduced richness.

#### E.3.4 Emerging Application Areas

As 3D technologies have progressed, more research is being invested in the application of 3D into emerging areas. One such emerging area is information visualization, which attempts to deal with the problem of parsing through the large quantities of information unleashed upon us by the computer age.

Spotfire, a Data Mining product from the Swedish IVEE Development AB, and various Information Visualization projects in the Civiscape project at MIT's Media Lab are examples of efforts in this field.

10

Based on visualization research at Xerox PARC, InXight, a Xerox New Enterprise Company, was launched to convert research efforts into usable products. InXight markets an SDK with advanced UI controls such as Hyperbolic Tree, Cone Tree, Table Lens, and Perspective Wall to manipulate large quantities of data.

Look for more advances in 3D user interfaces and 3D controls. From there, it won't take long until 3D creeps into commonplace business and home applications.

### **E.4 Multimedia in the Home**

Electronic mail and browsing for information (surfing the Web) are the primary activities on the Internet today. WebTV seems to be providing a continuation of this model by making it easier to Web-surf in comfort. Much like the Sega and Nintendo entertainment machines, WebTV uses the TV as a display device for Web-surfing computers. As digital TVs enter the marketplace, we will see more devices using the TV for display purposes. And we will herald a new class of applications to take advantage of the computing power in the home. We will also see applications being developed for electronic commerce, as soon as adequate security mechanisms and APIs are developed.

For the PC to be used as the central compute facility in the home, it will have to be powered on for use by remote devices. Answer: Instant On, a new feature in Windows98, will allow the PC to be "awoken" by peripheral devices even though the PC may seem to be off. For example, an Internet call from the outside can awaken your PC to receive a mail message, or your PC can wake up to act as an Internet answering machine.

Instant On can offer "compute-power" to any smart device. Expect, therefore, a slew of new "peripherals" to control home devices—the VCR, airconditioning, or the sprinkler. Imagine, calling in on your vacation to turn off that iron!

Obviously all these advances will require new APIs and new communication protocols. More excitement for us programmers.

# E.5 Some Web Sites for Further Reading

#### This Book

http://www.awl.com/cseng/titles/0-201-30944-0

#### Multimedia Architectures

rdx, rsx, directx, rma, apple

#### **Upcoming 3D Graphics Hardware**

http://www.microsoft.com/hwdev/devdes/talis1.HTM http://www.research.microsoft.com/SIGGRAPH96/Talisman http://www.intel.com/pressroom/archive/releases/lock.htm http://www.real3d.com

PART VI

#### **Current 3D Graphics Hardware**

http://www.3dfx.com http://www.atitech.ca http://www.diamondmm.com http://www.s3.com

he pri-1 con-

, with

res are

Levels

ramre

is of

red

lin

in the

orma-

it AB,

ect at

sable

there,

me

Ţ

s pulate

g e

#### Internet Multimedia

http://www.sdsc.edu/vrml http://www.alphaworks.ibm.com/formula/bamba http://www.ipix.com

#### **3D User Interfaces**

http://civiscape.media.mit.edu/civiscape http://www.inxight.com/index.shtml http://www.ivee.com

A A

A A A A A

A A A

Aı

As At At

# Index

#### Α

ActiveX controlling, 126-127 and controlling DirectShow, 124-127 handling events, 12 AddSourceFilter() function, 116-117 AGI (Address Generation Interlock), 280, 299-300 Algorithm, Huffman coding, 76 Alpha component, 232 ALU (Arithmetic Logic Unit), 14 Animation mixing with video, 132-133 objects, 20-22 RDX library, 55-58 API, RDX mixing with high-level, 55-69 Applications, DirectShow, 109-129 Architectures DirectSound, 173-175 processor, 11-18 Windows multimedia, 74-76 Architectures on PCs 3D video, 7-8 audio, 8–9 Asynchronous interfaces, 147-148 Attribute functions, 59 Attributes, generic, 59

Audio architectures on PCs, 8–9 Audio data, 167–168 Audio files, playing pulse coded modulation (PCM), 163–165 Audio mixing and DirectSound, 171–181 Audio services interfaces, 162 RealMedia, 162–168, 167–168 adjusting volume, 165–168 playing pulse coded modulation (PCM) audio files, 163–165 Audio streaming, 194 Audio under Windows 95, 171–172 AV (Audio-Video), 57 AVI (Audio Video Interleaved) file format, 57, 75

#### В

Back buffer, 48, 50–51 Backgrounds, 21–22, 24–25 defined, 19, 21 GDI drawing sprites and, 26 measuring performance, 266 mixing 3D objects on 2D, 263–266 mixing, 131–137 repainting using Direct3D, 226–230

∎ 397 ∎

#### 398 INDEX

Backgrounds (Cont.) bltting Direct3D backgrounds, 229-230 creating Direct3D backgrounds, 228-229 looking at Direct3D materials, 227-228 Base class, 59 BeginScene(), 265 B frames, 77 Bi-directional frames, 77 BIOS, 369 Blt function, sprite, 34 Blt routine, 36 Blt() routine, 321 BltSprite() function, 305 Blt sprites, hardware acceleration to, 51-53 Blts with GDIs, transparent, 22 BPU (branch prediction unit), 294 Branch instructions, 360 performance considerations, 359-360 with event counters, 361 predictions, 294-297, 359-361 BTBs (Branch Target Buffers), 279, 282, 293, 340, 350-351, 355, 359-361 and branch prediction, 294-297 closer look at, 295 Buffering, triple, 51 Buffers back, 48, 50-51 Branch Target, 279, 282, 293, 340, 350-351, 355, 359-361 DirectSound, 179–180 execute, 214-217, 221-222 front, 48 Memory Order, 352 Reorder, 351-352, 365-367 sound, 177, 179–181 Write, 300-302, 313-314, 380-381, 386-388 Z, 241-245, 254-255

#### С

Cached emitters, 186–187 Cached memory, 384–385 Caches data, 353–355

differences, 380 instruction, 353-355 CActiveMovie, 124 CAD (Computer-Aided Design), 198 CalibrateTimer(), 344 Calls IDirect3DDevice::BeginScene(), 222 IDirect3DDevice::EndScene(), 222, 230 CBackgroundGrfx drawing speed, 53-54 CBasePropertyPage class, 103 CBaseRenderer, 96 CDirectShow::SetFileName(), 125 CFruitFilter, 115 CheckMediaType() function, 89 CheckTransform() function, 94 Classes base, 59 CBasePropertyPage, 103 COffscreenSurface, 43 CTextOutFilter, 99-100 implementing a simple sprite, 34-35 RDX sprite, 61 source filter, 84-85 source stream, 88 Client, server to, 143-144 Clippers, DirectDraw, 30 CoCreateInstance(), 185 CoCreateInstance() function, 112 Codecs, video, 76-77 Coding algorithm, Huffman, 76 COffscreenSurface class, 43 CoInitialize() function, 112, 185 Color formats RGB, 73 YUV, 73-74 Coloring pixels, 231–232 COM (Component Object Model) accessing custom interfaces, 119-120 manual construction of filter graphs, 114-119 paradigm, 98 showing filter property pages, 121-122 COM (Component Object Model) interfaces, 185 Command, WriteDWord, 306 CompleteConnect() function, 97 Complex surfaces, 49

(

Т

T

Γ

Т

Т

Т

Components alpha, 232 DirectShow, 79-81 specular, 232 Compression, intra-frame, 76 Conferencing, multimedia, 392 Context-swapping, 221-222 Copy mode, 232 Cost, post refresh, 51 Counter library, PMonitor event, 345-347 Counters event, 357-359, 361 performance, 334-335 CPUID, 285-286 CreateEvent() function, 122 CreateExecuteBuffer(), 215 Create() function, 124 CreateInstance() function, 85, 103 CreateSurface(), 33, 237 CSprite, overview of assembly version of, 302-305 CSpriteGrfx drawing speed, 53-54 CSurfaceBackBuffer drawing speed, 50-51 CSurfaceOffscreen::Render, 46 CSurfaceRdx drawing in full screen mode, 64 CSurfaceRdx speed, 62-63 CSurfaceVidMem drawing speed, 46-47 CTextOutFilter, 98, 102-103, 115, 121 classes, 99-100 declarations, 101

# D

D3DDEVICEDESC, 211 descriptors, 206 D3DENUMRET CANCEL, 207 D3DEXECUTEBUFFERDESC, 215 \_D3DINSTRUCTION structure, 217 D3DLIGHTSTATE\_MATERIAL operand, 260 d3dmacs.h, 220 D3DMATERIAL structure, 227–228 \_D3DOP\_TRIANGLE, 218 D3DOP\_EXIT, 218 D3DOP\_EXIT, 217 D3DOP\_POINT, 217 D3DOP\_PROCESSVERTICES, 218 D3DOP\_STATELIGHT opcode, 227, 260 D3DOP\_STATERENDER, 234–235 D3DOP STATERENDER opcode, 230 D3DRENDERSTATE\_DITHERENABLE, 234 D3DRENDERSTATE\_SHADEMODE, 235 D3DRENDERSTATE\_TEXTUREMAPBLEND, 232 D3DSHADE\_FLAT, 235 D3DTBLEND COPY, 232, 241 D3DTBLEND MODULATE, 240 D3DTLVERTEX.dcColor, 228 D3DTLVERTEX structure, 238 D3DTRIANGLE structure, 225–226 DACs (digital to analog converters), 29 Data audio, 167-168 caches, 353-355 flows, 143-144 knowing, 373-374 management objects, 144-147 maximizing aligned, 383–384 moving, 92-93 types, 316-317 DCI (Display Control Interface), 6 DCU (data controlled unit) splits, 382 dcvDiffuse, 228 DDSCAPS\_3DDEVICE flag, 209 DDSCAPS\_VISIBLE flag, 41 DDSURFACEDESC, 32 structure, 40 DDTEST tool, 31 DEBUGGING, 35 Decay, reverberation, 193 Decay time, 193 DecideBufferSize() function, 90 Declarations, CTextOutFilter, 101 Decoders, instruction, 361-362 Descriptors, D3DDEVICEDESC, 206 Device-independence benefits, 30 Device memory, writing directly to, 30 Device-specific acceleration, accessing, 30 Direct3D, 197-224 backgrounds, 228-229 bltting backgrounds, 229-230 coloring pixels in, 231-232 demo time, 223-224 and DirectDraw, 203 enhancing performance, 247-262

185

Direct3D (Cont.) measuring shading options, 251-256 optimizing texture mapping, 261-262 triangle speed, 247-251 using ramp drivers, 256-261 inside, 203-204 introduction to, 199-202 immediate mode, 201–202 pros and cons, 202 retained mode, 200-201 looking into, 225-226 rendering engine, 203-204 revving up, 204-223 enumerating IDirect3DDevices, 206-208 execute buffers, 214-217, 221-222 execute operations, 217-218 extending surface for 3D, 210-211 IDirect3DDevice creation, 208-209 IDirect3D object, 205 mapping using viewports, 212-214 operations rendering triangles, 218-221 palette preparation, 210 results from 3D devices, 222-223 talking to 3D devices, 214-217 texture compression, 237 texture mapping with, 235-241 Z-buffering with, 241-245 DirectDraw Clippers, 30 conditions for using, 30-31 and Direct3D, 203 features of, 28-30 **OFFSCREENSURFACE**, 29-30 PRIMARYSURFACE, 29 surface objects, 29 gives direct access to graphics cards, 29 hardware acceleration via, 39-54 Hardware Emulation Layer (HEL), 28 introduction to, 27-28 objects, 31 and page flipping, 49 page flipping model, 48 Palettes, 30 primary surfaces, 27-38 compositing objects on, 37-38

demo time, 35-36 drawing a sprite on, 35 redrawing backgrounds on, 36 speed for drawing sprites and backgrounds, 37 support capabilities models, 30 DirectDraw Lock section, 340 Direct listener objects, 186-187 DirectShow ActiveX, and controlling DirectShow, 124-127 ActiveX, handling events, 128 adding source filters, 116-118 applications, 109-129 COM accessing custom interfaces, 119-120 automatic construction of filter graphs, 112-114 manual construction of filter graphs, 114-119 showing filter property pages, 121-122 components, 79-81 creating events under, 122-123 filter graphs defined, 81-82 filters, 79-108 adding filters to registry, 105-108 adding interfaces, 98-100 adding property interfaces to filters, 101-103 adding property pages to filters, 100–105 creating source filters, 83-93 implementing property page interfaces, 103-105 overview on samples, 83 and registry files, 105-106 rendering filter creation, 96-98 self-registration, 106-108 transform filter creation, 93-95 understanding filters, 82-83 mechanisms for working on filter graphs, 110-111 playing files using ActiveX interface, 124-126 rendering filters, 118 transform filters, 118 DirectSound architecture, 173-175 audio mixing with, 171-181 audio under Windows 95, 171-172 buffer creation, 179-180 controlling primary sound buffers, 179-181

ds, 37

27

.12-

-103

0–111 6

features, 172-173 playing a WAV file using, 175-179 creating sound buffers, 177 demo time, 178 DirectSound structures, 176 initializing DirectSound, 175-176 mixing two WAV files, 178-179 playing sound, 177-179 DirectSoundBuffer object, 180 DirectSoundCreate() function call, 175 DirectX Software Development Kit (SDK), 6, 9, 28,31 DLL (Dynamic Link Library), 112 DllRegisterServer(), 107 DllUnregisterServer(), 107 Doppler effect, 192-193 DoRenderSample() function, 98 Draw() function, 161 Drawing sprites, 41–42 Draw order, 133 DSBCAPS\_GLOBALFOCUS flag, 178 Dual pipelined execution, 297-300 DWORD, 303, 308, 369 aligned start addresses, 37 Dynamic analysis, tune, 340-343 Dynamic prediction, 295

# E

EBS (event-based sampling), 334, 341–342 Editor, graph, 110 EDO (Enhanced Data Out) memory chip, 376 Emitters, cached, 186–187 EMMS (Empty MMX Technology State), 315–316 EndOfSprite, 305 EndScene(), 265 Event counters, 357–359, 361 eventCreate() function, 135 Event interrupt, performance counter, 341 Events ActiveX and handling, 128 creating under DirectShow, 122–123 Execute buffers, 214–217, 221–222

# F

Fetch performance with event counters, 357-359

FGE (Filter Graph Editor), 81, 111 FGM (Filter Graph Manager), 80, 82, 85, 110, 122 fgPlay() function, 135 fgvidSetTransparencyColor() function, 137 Field pictures, 72 File, \*.grf, 110 File format, Audio Video Interleaved (AVI), 57, 75 FileFormatObject::GetPacket() function, 148 File-format plug-ins, 141-142 building, 150-157 file headers, 153-156 generating data packets, 156-157 initializing, 150-153 stream headers, 153–156 streaming, 156-157 File headers, 153-156 Files \*.grf, 81 mixing WAV, 188 playing pulse coded modulation (PCM) audio, 163-165 playing WAV, 187-188 registry, 105-106 File-system plug-ins, 141–142 FillBuffer(), 93 function, 92 Filter graphs, 112–119 COM automatic construction of, 112-114 defined, 81-82 manual construction of, 114-119 working on, 110-111 Filters adding property interfaces to, 101-103 adding property pages to, 100-105 adding to registry, 105-108 building list of, 115 connecting two pins, 118-119 CTextOut, 115 DirectShow, 79-108 property pages, 121-122 rendering, 83, 96-98, 118 self-registration, 106-108 source, 82-93, 116-118 transform, 83, 93-95, 118 types, 82-83

#### 402 B INDEX

FindPin() function, 119 Flags DDSCAPS\_3DDEVICE, 209 DDSCAPS\_VISIBLE, 41 DSBCAPS\_GLOBALFOCUS, 178 Flip() function, 50 Flippable surfaces, rendering, 50 FollowMouse(), 264, 268 Format, RGB8 pixel, 33 FP (floating-point) instructions, 315-316 registers, 314-315 fps (frames per second), 132 Frames B, 77 bi-directional, 77 I, 76 inter, 77 interlaced video, 72 key, 76 non-interlaced video, 72 P, 77 predicted, 77 Front buffer, 48 Full screen modes CSurfaceRdx drawing in, 64 with RDX, 63-64 Function calls, DirectSoundCreate(), 175 Functions AddSourceFilter(), 116-17 attribute, 59 BltSprite(), 305 CheckMediaType(), 89 CheckTransform(), 94 CoCreateInstance(), 112 CoInitialize(), 112, 185 CompleteConnect(), 97 Create(), 124 CreateEvent(), 122 CreateInstance(), 85, 103 DecideBufferSize(), 90 DoRenderSample(), 98 Draw(), 161 eventCreate(), 135 fgPlay(), 135 fgvidSetTransparencyColor(), 137

FileFormatObject::GetPacket(), 148 FillBuffer(), 92 FindPin(), 119 Flip(), 50 GetCurFile(), 87 GetDeliveryBuffer(), 95 GetFileHeader(), 153 GetMediaType(), 89 GetPacket(), 148, 156-57 GetPages(), 102 GetPropertyBuffer(), 146 GetPropertyULONG32(), 146 GetRendererInfo(), 157 GetStreamHeader(), 154 IBaseFilter::EnumPins(), 118 IBaseFilter::QueryInterface(), 120-21 IDirect3DDevice::Execute(), 222 IDirect3DExecuteBuffer::Lock, 216 IDirectSoundBuffer::SetFormat(), 179 IFilterGraph::FindFilterByName(), 120 IGraphBuilder::AddSourceFilter(), 115 IGraphBuilder::Connect(), 119 IMediaControl::AddSourceFilter(), 115 IMediaEvent::FreeEventParams(), 123 IMediaEvent::GetEventHandle(), 122 IMediaSample::GetPointer(), 95 InitFileFormat(), 151 Init() load, 23 IRMAAudioStream::GetStreamVolume(), 166 IRMAFileObject::Init(), 152 IRMAPlugin::GetPluginInfo(), 149 IUnKnown::NonDelegatingQueryInterface(), 87 Load(), 87, 117 LoadFilter(), 118 Lock(), 241 NonDelagationQueryInterface(), 100 OnActivate(), 104 OnBegin(), 159 OnBuffering(), 159 OnConnect(), 104 OnMouseClick(), 165 OnPacket(), 158 OnPause(), 160OnPostSeek(), 160 OnPreSeek(), 160 OnThreadCreate(), 91

C

0

(

OnThreadDestroy(), 91 OnTimeSync(), 160 PlaySound(), 172 Pmon32ReadCounters(), 346 QueryInterface(), 100, 152 Read(), 153 ReadDone(), 155 ReadTimeStampCounter(), 344 Receive(), 95 RenderFile(), 111–13, 116 RMACreateInstance(), 149 Seek(), 153 SetEnablePositionControls(), 127 SetOrientation(), 191 SetPosition(), 191 SetProperties(), 90 SetShowControls(), 127 SetShowPositionControls(), 127 sprite Blt, 34 srfDraw(), 134-36 StartStream(), 158 TimerCreate(), 135 Unlock(), 241 UseWindow(), 161 WaitForSingleObject(), 123

## G

6

, 87

GDIs (Graphics Device Interfaces), 4, 6, 27–28, 30 drawing sprites, 22-24, 26 overview, 19-20 speed of, 26 transparent Blts with, 22 Generic attributes, 59 GetCurFile() function, 87 GetDeliveryBuffer() function, 95 GetFileFormatInfo(), 150 GetFileHeader() function, 153 GetMediaType() function, 89 GetPacket() function, 148, 156-157 GetPages() function, 102 GetPropertyBuffer() function, 146 GetPropertyULONG32() function, 146 GetRendererInfo() function, 157 GetStreamHeader() function, 154 GetSurfaceDesc(), 33, 41 GPF (General Protection Fault), 42-43

Graph editor, 110 Graphics device independence, 4 Graphics page flipping defined, 47–48 Graphs, filter, 81–82, 110–119 \*.grf file, 81, 110 GUID, 98, 206, 208 GUID (Global Unique Identifier), 82

# H

HAL (Hardware Abstraction Layer), 173 Hardware 3D spiral, 393 acceleration accelerating Offscreen to primary transfer by page flips, 47-50 to Blt sprites, 51-53 CBackgroundGrfx drawing speed, 53-54 creating Offscreen surfaces, 39-41 CSpriteGrfx drawing speed, 53-54 CSurfaceBackBuffer drawing speed, 50-51 CSurfaceVidMem drawing speed, 46-47 demo time, 42-43 drawing sprites on DirectDraw Offscreen surfaces, 41-42 finding, 43-44 Offscreen surface drawing speed, 43 with RDX, 63-66 setting up for, 44-46 via DirectDraw, 39-54 for Internet, 392 page flipping, 47 spiral, 389–390 support of page flipping, 48 Headers file, 153-156 stream, 153-156 HEL (Hardware Emulation Layer), 28, 43-44 Homes, multimedia in, 394-395 HTML (HyperText Markup Language), 141 Huffman coding algorithm, 76

# I

IA (Intel Architecture) processors, 278 IBaseFilter::EnumPins() function, 118 IBaseFilter::QueryInterface() function, 120–121 ICs (integrated circuits); See Memory chips



IDirect3D::CreateViewport(), 213 IDirect3D::EnumDevices, 206, 208 IDirect3D::Release(), 205 IDirect3DDevice::BeginScene() call, 222 IDirect3DDevice::EndScene() call, 222, 230 IDirect3DDevice::Execute() function, 222 IDirect3DDevice::GetCaps, 211 IDirect3DDevice::GetCaps(), 243 IDirect3DDevice::Release(), 211 IDirect3DDevice creation, 208–209 IDirect3DDevices, 206-209, 215, 235 IDirect3DExecuteBuffer::Lock function, 216 IDirect3DExecuteBuffer object, 216 IDirect3DMaterial interface object, 228 IDirect3D objects, 205 IDirect3DRMViewport::SetFront(), 212 IDirect3DTexture::GetHandle(), 237 IDirect3DViewport::Clear(), 229 IDirect3DViewport::SetBackground(), 227 IDirect3DViewport::SetViewport(), 213 IDirectDraw::EnumSurfaces(), 40 IDirectDraw::Release(), 205 IDirectDrawSurface2::Flip(), 50 IDirectDrawSurface, 209 IDirectDrawSurface::GetSurfaceDesc(), 33 IDirectDrawSurface::Release(), 211, 264 IDirectSoundBuffer::SetFormat() function, 179 IFilterGraph::FindFilterByName() function, 120 IFilterGraph::RenderFile(), 111 I-frames, 76 IGraphBuilder, 112 IGraphBuilder::AddSourceFilter() function, 115 IGraphBuilder::Connect() function, 119 IGraphBuilder::QueryInterface(), 114 IID (Interaural Intensity Difference), 184 IMediaControl::AddSourceFilter() function, 115 IMediaEvent::FreeEventParams() function, 123 IMediaEvent::GetEvent(), 123 IMediaEvent::GetEventHandle() function, 122 IMediaPosition, 114 IMediaSample::GetPointer() function, 95 Immediate mode, 200–202 Index, StreamCount, 154 InitFileFormat() function, 151 Init() load function, 23 InitPlugin(), 164

Input pins, 118	IRN
Instruction caches, 353–355	IRN
Instruction decoders, 361–362	IRN
Instruction fetch units, 355–359	ITL
Instructions	IUn
PCMPEQB, 322	
prefetch, 293–294	
RDTSC, 344	Ī
Intel, 13	JMI
Intel Architecture Optimization Manual, 334	
Intel software, demo of, 395–396	K
Interface object, IDirect3DMaterial, 228	Key
Interfaces	
adding, 98–100	L
asynchronous, 147–148	Lan
Audio Services, 162	Libi
Component Object Model (COM), 185	Р
custom, 119–120	R
implementing property page, 103–105	Ligł
IRMAFileFormatObject, 147	Litı
IRMAFileResponse, 147	Loa
nonblocking, 147	Loa
playing files using ActiveX, 124–126	Loc
property, 101–103	fi
Inter-frames, 77	Loc
Interlaced video format, 72	
Internet	М
hardware for, 392	m
languages, 390–391	Mai
multimedia, 390–392	Maj
and RealMedia, 139–168	t,
Interrupt, periodic timer, 341	u
Intra-frame compression, 76	Maj
IRMAAudioPlayer, 164	MC
IRMAAudioStream::GetStreamVolume() function,	Mee
166	3
IRMABuffer objects, 144–145	a
IRMAFileFormatObject interface, 147	b
IRMAFileObject, 151	g
IRMAFileObject::Init() function, 152	n
IRMAFileResponse interface, 147	n
IRMAFormatResponse, 151	mei
IRMAPackets, 147, 157	Mei
IRMAPlugin, 157	a
IRMAPlugin::GetPluginInfo() function, 149	C
IRMASimpleWindow, 161	р

IRMAStream, 158 IRMAValues, 145–146 IRMAVolume object, 167 ITD (Interaural Time Delay), 184 IUnknown::NonDelegatingQueryInterface() function, 87

JMF (Java Media Framework), 391

K Key frames, 76

L

I

Languages, Internet, 390–391 Libraries PMonitor event counter, 345–347 RDX animation, 55–58 Lighting module, 204 Lit texture maps, 240–241 LoadFilter() function, 118 Load() function, 87, 117 Lock(), 23, 48 functions, 241 Lock section, DirectDraw, 340

# Μ

m\_AMControl, 125 Management objects, data, 144-147 Mapping texture, 232, 261-262 using viewports, 212-214 Maps, texture, 271 MCI (Multimedia Command Interface), 5, 74 Media on PC, overview of, 3-9 3D video architectures on PCs, 7-8 audio architectures on PCs, 8-9 background, 3-4 graphics device independence, 4 motion video under Windows, 5 multimedia gaming under Windows 95, 6-7 memcpy, 37 Memory allocation objects, 144-145 cached, 384-385 pages, 375-377

subsystems, 374-379 architectural overview, 374-375 memory access patterns, 375-377 memory pages, 375-377 video, 385-388 Memory chips, Enhanced Data Out (EDO), 376 Memory optimization, 373-388 accessing cached memory, 384-385 architectural differences caches, 380 data controlled units (DCUs), 382 partial memory stalls, 382-383 Write buffer differences, 380-381 architectural differences among Pentium processors, 379-383 knowing data, 373-388 maximizing aligned data, 383-384 memory subsystems, 374-379 memory timing, 377-378 MMX stack accesses, 383-384 performance considerations, 378-379 writing to video memory, 385-388 spacing out writes to video memory, 386-388 using aligned accesses to video memory, 385-386 Write buffers, 386-388 Memory Order Buffer, 352 Memory stalls, 382-383 Memory type, Write Combining (WC), 350, 353 Metafiles defined, 143 MFC (Microsoft Foundation Classes), 124 Microsoft Component Object Model (COM) interface, 185 Direct3D, 197-224 DirectDraw, 27-28 DirectX, 28 Software Development Kit (SDK), 28 MIME types, 144, 157 Mixing animation with video, 132–133 with D irectSound audio, 171-181 introduction to, 131-133 in sprites, 266-270 sprites, backgrounds, and videos, 131-137 sprites with video, 132 touching audio data before and after, 167-168

Mixing (Cont.) in videos, 270-271 videos on videos, 137 WAV files, 188 Mixing.3D objects on 2D backgrounds, 263-266 Mixing with RDX, 133-137 playing videos with DirectShow interfaces, 134-136 sprites on top of videos, 136 videos on videos, 137 mmsystem.lib, 171 MMX stack accesses, 383-384 MMX technology, 12-14, 278, 283, 285-286 architectural overview, 313-316 EMMS mixing MMX and FP instructions, 315-316 floating-point (FP) registers, 314-315 Write buffers, 313-314 data types, 316-317 debugging, 320 exceptions to general Pentium rules, 323 instruction pairing rules, 324 instruction scheduling rules, 325-326 instruction set, 317-319 a look at, 311-312 MMX versus integer implementation of sprites, 330 multipliers, 326 optimization rules and penalties, 323-326 Pentium processors with, 311-331 performance analysis of sprites, 327-330 processors, 353 rendering sprite samples, 319-322 SIMD, 312 MOB (Memory Order Buffer), 352 Models ramp, 233–234 RGB, 233 Modes copy, 232 immediate, 200-202 retained, 200-201, 212 RGB, 255-256 shade, 231-232 Modules lighting, 204

raster, 204 transform, 203 Motion video concepts, 71-72 terms, 72 MOVD instructions, 316-17 MOVQ instructions, 317 MPEG (Motion Picture Encoding Group), 6 MSDN (Microsoft Developer Network), 23 Multimedia conferencing, 392 gaming under Windows 95, 6-7 in homes, 394–395 Internet, 390-392 on Internet, 391 remote, 390-392 Windows architectures, 74-76

ob

OF

Of

Or

Or. Of

Op

Or

Or

Ou

Р

Pa

Pa

Paj

Pal

# Ν

Nonblocking interfaces, 147 Reads features, 293 NonDelagationQueryInterface() function, 100 Noninterlaced video format, 72

# 0

Object rendering, 268 Objects accelerating with RDX, 64-66 animation, 20-22 compositing, 37-38 data management, 144-147 dynamic memory allocation object, 144-145 indexed list objects, 145-146 IRMABuffer, 144-145 IRMAPacket, 147 IRMAValues, 145-146 packet transport objects, 147 direct listener, 186-187 DirectSoundBuffer, 180 IDirect3D, 205 IDirect3DExecuteBuffer, 216 indexed list, 145-146 IRMABuffer, 145-146 IRMAVolume, 167 packet transport, 147

RDX, 269-270 surface, 29 3D, 263-266 objSetDestination(), 270 OFFSCREENSURFACE, 29-30 Offscreen surfaces creating, 39-41 drawing speed, 43 drawing sprites on DirectDraw, 41-42 OnActivate() function, 104 OnBegin() function, 159 OnBuffering() function, 159 OnConnect() function, 104 OnMouseClick() function, 165 OnPacket() function, 158 OnPause() function, 160 OnPostSeek() function, 160 OnPreSeek() function, 160 OnThreadCreate() function, 91 OnThreadDestroy() function, 91 OnTimeSync() function, 160 Opcodes D3DOP\_STATELIGHT, 227, 260 D3DOP\_STATERENDER, 230 Operands, 217 D3DLIGHTSTATE\_MATERIAL, 260 Optimization tools, 333-347 Order, draw, 133 Output pins, 118

# P

Packet transport objects, 147 Page flipping accelerating Offscreen, 47–50 DirectDraw, 48 graphics, 47–48 hardware, 47 hardware support of, 48 setting up DirectDraw to use, 49 Pages filter property, 121–122 property, 82, 100–105 Palettes DirectDraw, 30 handling, 270 preparation, 210

Palletized targets, 253 Paradigm, COM, 98 Partial memory stalls, 382-383 Partial register stalls, 383 PCMPEQB instruction, 322 PCM (pulse coded modulation), 163-165 PCs (personal computers) and 3Ds, 197-199 3D video architectures on, 7-8 audio architectures on, 8-9 Pentium II processors, 283-285, 349-371 architectural overview, 350-353 life cycles of instructions, 351-352 branch predictions, 359-361 branch performance considerations, 359-360 branch performance with event counters, 361 operational overview, 359 comparing with MMX technology processors, 353 comparing with Pentium pro processors, 352-353 data caches, 353-355 instruction and data caches, 353-355 operational overview, 354-355 performance considerations, 355 instruction decoders, 361-362 operational overview, 361 performance considerations, 362 instruction fetch unit, 355-359 fetch performance with event counters, 357-359 operational overview, 355-356 performance considerations, 356-357 operational overview, 365-366 performance considerations, 366-367 register alias table (RAT) units, 362-365 operational overview, 362-363 performance considerations, 364-365 rendering sprite on Pentium II, 367-369 Reorder Buffers (ROBs) and execution units, 365-367 retirement unit, 367 speed up graphics writes and Write Combining (WC), 369-371 operational overview, 369-371 performance considerations, 371 Pentium processors, 281-285, 289-309 architectural overview, 29-291

Pentium processors (Cont.) branch prediction and branch target buffer (BTB), 294-297 closer look at BTB, 295 performance considerations, 296-297 dual pipelined execution, 297-300 dual pipeline execution Address Generation Interlock (AGI), 299-300 operational overview, 297 Pentium integer pairing rules, 298-299 performance considerations, 298 family of, 12-14, 277-287 instruction and data L1 caches, 291-193 operational overview, 291 performance considerations, 291-293 instruction prefetch, 293-297 operational overview, 293-294 performance considerations, 294 memory optimization, 379-383 with MMX technology, 283, 311-331 architectural overview, 313-316 data types, 316-317 EMMS mixing MMX and FP instructions, 315-316 floating-point (FP) registers, 314-315 instruction set, 317-319 a look at MMX technology, 311-312 optimization rules and penalties, 323-326 performance analysis of sprites, 327-330 rendering sprite sample, 319-322 SIMD, 312 Write buffers, 313-314 with MMX technology processors, 353 Pentium II processors, 283-285 Pentium processors with MMX technology, 283 Pentium Pro processors, 282-283 revisiting sprite samples, 302-308 analyzing performance, 306-308 overview of assembly version of CSprite, 302-305 scheduling codes, 308 Write buffers, 300-302 operational overview, 300-301 performance considerations, 301-302 Pentium Pro processors, 282-283, 352-353, 382

Performance Pr counters, 334-335, 341 optimization tools PMonitor event counter library, 345-347 read time stamp counter (RDTSC), 343-345 Pro Periodic timer interrupt, 341 P frames, 77 Pictures, field, 72 Pins 0 input, 118 Q'i output, 118 Or Pipelined execution, dual, 297-300 Pixels coloring, 231–232 R RGB8 format, 33 Ra PlaySound() function, 172 Plug-ins building file-format, 150-157 building rendering, 157–162 file-format, 142 file-system, 142 rendering, 141-142 requirements for all, 148-150 Ra Pmon32Init(), 346 RA Pmon32ReadCounters() function, 346 RA PMonitor event counter library, 345-347 RI PN (Progressive Networks), 140 RI Post refresh cost, 51 Predicted frames, 77 Prediction branch, 294-297 dynamic, 295 Prefetch instructions, 293-294 operational overview, 293-294 performance considerations, 294 PRIMARYSURFACE, 29 PrimarySurface::Blt, 43-44 Processor architecture overview, 11-15 Pentium family, 12-14 system overview, 14-15 Processor family, Pentium, 277-287 concepts and terms, 278-281 identifying processor models, 285-286 MMX technology, 278

Processors Intel Architecture (IA), 278 Pentium II, 349–371 scalar single instruction, single data (SISD), 312 Property interfaces, 101–103 pages, 82, 100–105, 103–105, 121–122

#### Q

QTW (QuickTime for Windows), 5–6, 75 QueryInterface(), 205, 211, 235 function, 100, 152

# R

Ramp color models, 233-234 drivers, 256-261 creating materials for, 257-259 loading, 256-257 performance, 261 rendering triangles with, 259-260 using first try day, 257 Raster module, 204 RAT (register alias table) units, 362-365 RAT (Register Allocation) unit, 351-352, 360 RDTSC (read time stamp counter), 343-345 RDX (Realistic Display Experience) mixer, 7, 55-69 accelerating objects with, 64-66 animation library, 55-58 CSurfaceRdx drawing in full screen mode, 64 CSurfaceRdx speed, 62-63 Demo Time, 62–63 drawing sprites, 62 features of, 56-57 full screen mode with, 63-64 generic objects with, 59-60 hardware acceleration with, 63-66 interface convention, 59 mixing with, 133-137 mixing with high-level API, 55-69 objects, 269-270 programming model, 60 pros and cons, 58 sound, 75 sprite class, 61

and sprites, 267 surface creation, 60-61 using, 58-62 Read Allocate Cache, 380 ReadDone() function, 155 Read() function, 153 ReadTimeStampCounter() function, 344 RealMedia asynchronous interfaces, 147-148 audio services, 162-168 building file-format plug-ins, 150-157 building rendering plug-ins, 157-162 data flows, 143-144 data management objects, 144-147 defined, 140 defines nonblocking interfaces, 147 and Internet, 139-168 overview of, 140-141 plug-in architecture, 141-143 requirements for all plug-ins, 148-150 server to client, 143-144 RealMedia Audio Services, 167-168 Receive() function, 95 Registers floating-point (FP), 314-315 stalls, 383 Registry adding filters to, 105-108 files, 105-106 Remote multimedia, 390-392 Render operations, 239-240 states, 230-231, 234-235 RenderFile() function, 111-113, 116 Rendering Direct3D engine, 203-204 filters, 83, 96-98, 118 flippable surfaces, 50 object, 268 performance, 255 plug-ins, 141-42, 157-162 sprites, 367-369 stages, 250-251 texture-mapped, 255 RENDERSTATE\_TEXTUREMAPBLEND, 241

#### 410 . INDEX

Reorder Buffer, 351-352 Reservation Station, 351 Retained mode, 200-201, 212 Reverberation decay, 193 effect, 193 RGB8 pixel format, 33 RGB color formats, 73 modes, 255-256 shading color models, 233 RLE (run length encoding), 76 RMACreateInstance() function, 149 RMA (Real Media Architecture), 6 ROBs (Reorder Buffers), 351-352, 363, 365-367 Routine, Blt(), 321 RSBs (Return Stack Buffers), 279, 283, 351 RSX 3D (Realistic 3D Sound Experience), 183-194 adding special sound effects with, 192-193 doppler effect, 192-193 reverberation effect, 193 audio streaming in, 194 creating cached emitters, 186-187 creating objects, 185 direct listener objects, 186-187 features, 184-185 mixing WAV files, 188 playing WAV files, 187-188 setting up 3D sound with, 190-192 true 3D sound, 188-190 RSX (Realistic Sound Experience), 9 \*.rts, 143 RTSL (Real Time Session Language), 140-141 RTSP (Real Time Streaming Protocol), 140–141

# S

Sampling, time-and event-based, 340-343 Scalability, 3D, 394 SDK (Software Development Kit), 6, 9, 28, 31 SDO (Source Data Object), 60 Seek() function, 153 Self-registration, filter, 106-108 Server to client, 143-144 SetEnablePositionControls() function, 127 SetMediaType(), 90 SetOrientation() function, 191

SetPosition() function, 191 SetProperties() function, 90 SetShowControls() function, 127 SetShowPositionControls() function, 127 Shade modes, 231–232 Shading options, 230-235 adding Z-buffers to recipes, 254-255 comparing 3D to 2D, 255-256 measuring, 251-256 texture-mapping in triangles, 253-254 in triangles, 251-253 Spi with ramp color model, 233-234 Spi with RGB color model, 233 SIMD (Single Instruction Multiple Data), 311-312 SISD (scalar single instruction, single data) processor, 312 Software 3D spiral, 393 spirals, 390 Sound 3D, 190-192 effects, 192-193 srfi playing, 177-178 srf Sound buffers srf controlling primary, 179-181 Sta demo time, 181 Sta DirectSound buffer creation, 179-180 Sta output format control, 179 Sta creating, 177 Source filters, 82–93, 116–118 Sta classes, 84-85 connection process, 89-91 Str create instance of, 85-88 Str Str moving data, 92-93 source stream class, 88 starting and stopping, 91–92 Str Source stream class, 88 Specular component, 232 Sprites, 20–21 Blt functions, 34 SU classes implementing simple, 34-35 Su Su RDX, 61 defined, 19-20 Su with DirectDraw primary surfaces, 27-38

1

drawing, 35, 41-42 drawing RDX, 62 faster way of doing, 35 mixing in, 266-270 mixing with videos, 132 MMX versus integer implementation of, 330 performance analysis of, 327-330 rendering, 367-369 sample, 302-308, 319-322 using RDX to mix in, 267-269 and videos, 136 Sprites and backgrounds, GDI drawing, 26 Sprites in GDI, simple, 19-26 animation objects, 20-22 backgrounds, 21-22 sprites, 20-21 backgrounds, 24-25 demo time, 25 drawing sprites and backgrounds, 26 using GDI, 22-24 transparent Blts with GDIs, 22 srfDraw() function, 134-36 srfSetDestinationMemory(), 271 srfSetDestWindow(), 267 Stack accesses, 383-384 Start addresses, DWORD-aligned, 37 StartStream() function, 158 States default values, 231 render, 230-231, 234-235 Static analysis, VTune, 336-340 StreamCount index, 154 Stream headers, 153-156 Streaming, 156-157 audio, 194 Structures \_D3DINSTRUCTION, 217 D3DTLVERTEX, 238 D3DTRIANGLE, 225-226 DDSURFACEDESC, 40 SUB, 364-365 Surface3D, 211 Surface objects, 29 Surfaces 2D, 264-265

3D, 264–265 complex, 49 querying and creating primary, 32–34 rendering flippable, 50

# T

Targets, palletized, 253 TBS (time-based sampling), 334, 341 Texture compression, Direct3D, 237 Texture-mapped rendering, 255 Texture mapping, 232 with Direct3D, 235-241 optimizing, 261-262 setting up triangle vertices for, 238-239 Texture maps, 271 creating, 235-237 lit, 240-241 3Ds backgrounds, 197-199 better, faster, cheaper, 392-394 devices, 222-223 emerging applications areas, 394 extending surface for, 210-211 hardware spirals, 393 objects, 263-266 and PCs, 197-199 scalabilities, 394 software spirals, 393 sound, 190-192 surfaces, 264-265 video architectures on PCs, 7-8 Time decay, 193 and event-based sampling, 340-343 TimerCreate() function, 135 Timers creating, 135 defined, 134 Timing, memory, 377-378 TimingApp, 51 Tools, DDTEST, 31 Transform filters, 83, 93-95, 118 modules, 203 Triangles controlling shading options, 230-235

Triangles (Cont.) changing default render states, 234-235 coloring pixels in Direct3D, 231-232 render states, 230-231 shading with ramp color model, 233-234 shading with RGB color model, 233 demo, 245 embellishing, 225-245 looking into Direct3D, 225-226 measuring rendering stages of, 249-250 operations rendering, 218-221 with ramp drivers, 259-260 repainting backgrounds using Direct3D, 226-230 speeds, 247-251 stages of rendering, 248 texture-mapping in, 253-254 texture mapping with Direct3D, 235-241 creating texture maps, 235-237 handling lit texture maps, 240-241 setting up render operations, 239-240 setting up triangle vertices for texture mapping, 238-239 Z-buffering with Direct3D, 241-245 dealing with Z-buffering, 241-242 setting up for Z-buffering, 242-245 Triple buffering, 51 TSCs (Time Stamp Counters), 334-35 2Ds backgrounds, 263-266 surfaces, 264-265

# U

Unlock() functions, 241 UseWindow() function, 161

# V

VBI (Vertical Blank Interval), 50 VFlatD, 31 VFW (Video for Windows), 5, 56, 75 Video architectures on PCs, 3D, 7–8 Video codecs, 76–77 Video formats interlaced, 72 non-interlaced, 72 Video memory, 385–388 Videos capturing and compressing, 72-74 mixing, 131-137 mixing animation with, 132-133 mixing in, 270-271 handling palettes, 270 video and texture maps, 271 mixing sprites on top of, 136 mixing sprites with, 132 mixing videos on, 137 playing with RDX DirectShow interfaces, 134-136 under Windows, 71-77 motion, 5 motion video concepts, 71-72 overview of video codecs, 76-77 Windows multimedia architectures, 74-76 Viewports mapping using, 212–214 multiple, 214 Volume, adjusting, 165-168 VTune dynamic analysis, 340-343 introducing, 335-343 and miscellaneous performance optimization tools, 333-347 static analysis, 336-340 systemwide monitoring, 340-343 time-and event-based sampling, 340-343 useful hints, 343 VxD (Virtual Device Driver), 345-346

W

W

W

X

Xt

#### Ŵ

WaitForSingleObject() function, 123 WAV files mixing, 188 playing, 187–188 WC (Write Combining), 350, 353, 369–371 Windows motion video under, 5 multimedia architectures, 74–76 95 audio under, 171–172 multimedia gaming under, 6–7 video under, 71–77 winmm.lib, 171–72

INDEX a 413

Write Allocate on a Write Cache Miss, 380 Write buffers, 300–302, 313–314, 380–381, 386–388 WriteDWord, 306, 308

**X** XOR, 364–365

YUV color formats, 73-74

Z Z-buffers

Y

adding to recipes, 254–255 with Direct3D, 241–245

6

n

# **CDROM License Agreement Notice**

The software contained on the enclosed disc may only be used under license by Intel Corporation. In order to use the software, you must accept the License Agreement that will be presented to you for review at the time you first access the contents of the disc. If you reject the License Agreement, please return the book and the disk, with all packaging, to Addison Wesley.

Addison Wesley Longman warrants the enclosed disc to be free of defects in materials and faulty workmanship under normal use for a period of ninety days after purchase. If a defect is discovered in the disc during this warranty period, a replacement disc can be obtained at no charge by sending the defective disc, postage prepaid, with proof of purchase to:

Addison-Wesley Developers Press Editorial Department One Jacob Way Reading, MA 01867


After the ninety-day period, a replacement will be sent upon receipt of the defective disc and a check or money order for \$10.00, payable to Addison Wesley Longman, Inc.

Addison Wesley Longman makes no warranty or representation, either express or implied, with respect to this software, its quality, performance, merchantability, or fitness for a particular purpose. In no event will Addison Wesley Longman, its distributors, or dealers be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the software. The exclusion of implied warranties is not permitted in some states. Therefore, the above exclusion may not apply to you. This warranty provides you with specific legal rights. There may be other rights that you may have that vary from state to state.

More information and updates are available at

http://www.awl.com/cseng/titles/0-201-30944-0/





# DirectX<sup>®</sup>, RDX, RSX, and MMX<sup>™</sup> Technology

Unitl now multimedia developers had to program directly to hardware in order to maximize **applica**tion performance. DirectX, RDX, RSX, and MMX technology are new advancements that enable programmers to write applications that take advantage of hardware acceleration without direct hardware programming.

Written by Intel experts who are developing and applying these new technologies, *DirectX*<sup>®</sup>, *RDX*, *RSX*, and *MMX*<sup>™</sup>*Technology*: *A Jumpstart Guide to High Performance APIs* takes a hands-on approach to illustrate the latest technologies from Microsoft, Intel, and RealNetworks.

## This book:

- Shows programmers how to get up to speed on each API and provides key hints, tips, and advice throughout the text
- Covers DirectX (DirectDraw<sup>®</sup>, Direct3D<sup>®</sup>, DirectSound<sup>®</sup>) and DirectShow (formerly ActiveMovie) APIs from Microsoft; RDX and RSX from Intel; and RealMedia from RealNetworks
- Illustrates optimization techniques for Pentium, Pentium with MMX Technology, and Pentium II processors
- Demonstrates how to use Intel's VTune and PMonitor for processor and memory optimization

Maher Hawash has been a multimedia software developer at Intel for the past five years. He graduated with an MSEE from the University of Texas at Arlington. As a lead engineer on the MMX technology software team, he developed the MMX technology emulator and optimized MPEG decoders. As part of the Intel Architecture Labs (IAL), Maher focuses on video technologies, including VFW, ActiveMovie, Indeo, ProShare video conferencing, and the Intel Smart Video Recorder.

Rohan Coelho holds degrees in physics and computer science. For most of his eight years at Intel he has specialized in multimedia technologies at the Intel Architecture Labs (IAL). He wrote the first Indeo Video decoder, participated with Microsoft in developing VFW and ActiveMovie, co-architected DCI for Windows 3.1, worked with Sega on their SonicPC product, architected RDX, and optimized 3D rendering for MMX technology. He has published several papers and holds multiple patents.

http://www.awl.com/cseng/titles/0-201-30944-0/

Cover design by Chris Norum Text printed on recycled paper

Addison-Wesley Developers Press is an imprint of Addison Wesley Longman, Inc.

# X000IW78ZB DirectX, RDX, RSX, and MM...e to High Performance APIs Used, Like New

ISBN 0-201-30944-0 **\$44.95** US \$62.95 CANADA