

PC SDRAM Serial Presence Detect (SPD) Specification

REVISION 1.2B November, 1999

Nov, 1999

1 of 30

Revision 1.2B



THIS SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

**Third-party brands and names are the property of their respective owners.

Copyright Intel Corporation, 1997, 1999

Nov, 1999

2 of 30

Revision 1.2B



Changes:

Revision 1.2B:

Updated Table 5, Serial Present Detect Data format, for consistency:

- Definitions of bytes 32-35 were added to this summary table since they were already defined in the specs

Added Section 5.0, SPD data format example.

Revision 1.2A:

Modified specification name Corrects the typos in Rev1.2 revision history Byte 127 bit 3 definition reserved for thermal information, values are TBD

Revision 1.2 adds:

Bytes 126, 127: Additional Information for "backward compatibility"

Bytes 93-94: Manufacturing Date Code Bytes 32-35: Additional Timing Information

Byte 5: Changed the nomenclature from Bank to Row on the DIMM to remove

confusion of Rows vs. Banks on a DIMM

Revision 1.1 adds comments to clarify several Bytes:

Bytes 3-4: Note added to clarify address row/column 1/16 rollup usage.

Bytes 5,17: Note added to clarify Module, SDRAM Device bank usage.

Bytes 23-26: Note added to clarify timing1/16ns rollup usage.



PC SDRAM Serial Presence Detect (SPD) Specification TABLE OF CONTENTS **CHANGE HISTORY** 3 LIST OF TABLES LIST OF FIGURES 1.0 INTRODUCTION 5 2.0 SDRAM MODULE PERFORMANCE GRADES 5 3.0 EEPROM COMPONENT SPECIFICATIONS 6 4.0 SERIAL PRESENCE DETECT EEPROM DATA 11 5.0 SPD DATA FORMAT EXAMPLE 29 LIST OF TABLES TABLE 1: EEPROM COMPONENT ABSOLUTE MAXIMUM RATINGS 6 TABLE 2: EEPROM COMPONENT OPERATING CONDITIONS TABLE 3: EEPROM COMPONENT A.C. AND D.C. CHARACTERISTICS TABLE 4: EEPROM COMPONENT A.C. TIMING PARAMETERS TABLE 5: SERIAL PRESENCE DETECT DATA FORMAT 11 TABLE 6: SPD DATA FORMAT EXAMPLE LIST OF FIGURES FIGURE 1: EEPROM COMPONENT A.C. TIMING PARAMETERS FIGURE 2: EEPROM DATA VALIDITY FIGURE 3: EEPROM START AND STOP CONDITIONS FIGURE 4: EEPROM ACKNOWLEDGE FIGURE 5: EEPROM BYTE WRITE OPERATION FIGURE 6: EEPROM PAGE WRITE OPERATION FIGURE 7: EEPROM CURRENT ADDRESS READ OPERATION

Nov, 1999 4 of 30 Revision 1.2B


FIGURE 8: EEPROM RANDOM READ OPERATION FIGURE 9: EEPROM SEQUENTIAL READ OPERATION



10

1.0 Introduction

This specification defines the Serial Presence Detect (SPD) electrical and Data Structure requirements for Synchronous DRAM Dual In-Line Memory Modules (SDRAM DIMMs) and Small-outline Memory Modules (SO-DIMM). These SDRAM DIMMs are intended for use as main memory installed on personal computer, work-station, and/or server motherboards.



168-DIMM reference

This specification largely follows the JEDEC defined 168-pin and SO-144 SDRAM DIMM SPD specs as of July 1996. Changes in process are currently shown in italics.

2.0 SDRAM Module Performance Grades

Three performance grades are defined in the SPD matrix:

CAS Latency x

highest latency, lowest performance

CAS Latency x-1

2nd highest latency

CAS Latency x-2

3rd highest latency, highest performance (may restrict freq)

This is a relative series of three latencies, CL x being the most commonly available at this speed

The performance grade of the module is determined by the read data access time (Tac), and RAS cycle time (Trc) supported by the SDRAM components.

L'atency numbers in the sequence will depend on the speeds which are supported by the module.



Nov, 1999

5 of 30

Revision 1.2B

DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

