

Address all telephone calls to: Mark A. Wolfe at (612) 340-5659.

Address all correspondence to: Mark A. Wolfe at Dorsey & Whitney LLP, Pillsbury Center South, 220 South Sixth Street, Minneapolis, Minnesota 55402.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Richard Weber  
Name of Sole or First Inventor

  
Inventor's Signature


May 21, 1998  
Date

2972 North Woodcreek Lane  
Boise, Idaho 83704  
Post Office Address

USA  
Citizenship

2972 North Woodcreek Lane  
Boise, Idaho 83704  
Residence Address

Corey Larsen  
Name of Second Inventor

  
Inventor's Signature

May 21, 1998  
Date

P.O. Box 383  
Marsing, Idaho 83639  
Post Office Address

USA  
Citizenship

225 Canal Street  
Marsing, Idaho 83639  
Residence Address



GP. 2751  
#4  
11-20-98  
aw

Docket: 6325

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Richard Weber and Corey Larsen

Serial No.: 09/035,739

Filing Date: March 5, 1998

Title: Method for Recovery of Useful Areas of Partially Defective Synchronous Memory Components

RECEIVED

NOV 0 4 1998  
Group 2700

Information Disclosure Statement

Assistant Commissioner for Patents  
Washington D.C. 20231

Dear Sir:

Pursuant to 37 CFR §1.56, the references listed on the attached Form PTO-1449 (1 sheet, submitted in duplicate) are being brought to the attention of the Examiner for consideration in connection with the examination of the above identified patent application. Copies of the identified references are enclosed.

Applicant reserves the right to show, pursuant to 37 CFR §1.131 or otherwise, that any of the identified publications, and any referenced in the present application and its parent applications, is not prior art with respect to the present inventions.

I hereby certify that the document is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on

October 26, 1998  
(Date of Deposit)

Carol Dimmock  
(Name)

Carol Dimmock  
Signature

October 26, 1998  
Date of Signature



Pursuant to the Manual of Patent Examining Procedure, Chapter 609, applicant requests that the Examiner consider each of the listed documents and initial and return to the undersigned a copy of the enclosed Form PTO-1449.

RECEIVED

NOV 04 1998

Group 2700

Respectfully submitted,

Date: 10/25/98

By Niall A. MacLeod

Niall A. MacLeod, Esq.  
Registration No. 41,963  
Dorsey & Whitney LLP  
Pillsbury Center South  
220 South Sixth Street  
Minneapolis, Minnesota 55402  
Telephone: (612) 343-2193  
Attorney for Applicant



Form PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use several sheets if necessary)	ATTY DOCKET NO. 6325	SERIAL NO. 09/035,739
	APPLICANT Richard Weber and Corey Larsen	
	FILING DATE March 5, 1998	GROUP ART UNIT 2751

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Inventor Name	Class	Sub-class	Filing Date (if appropriate)
UR	3 7 1 4 6 3 7	1/30/73	Beausoleil	365	200	
UR	3 7 3 5 3 6 8	5/22/73	Beausoleil	365	200	RECEIVED
KE	3 7 7 2 6 5 2	11/13/73	Hilberg	711	415	
KE	3 7 8 1 8 2 6	12/25/73	Beausoleil	365	200	0 4 1998
KE	4 3 5 5 3 7 6	10/19/82	Gould	365	200	
KE	4 4 7 5 1 9 4	10/2/84	LaVallee et al.	714	710	
UR	4 4 9 3 0 7 5	1/8/85	Anderson et al.	714	711	
KE	4 5 2 7 2 5 1	7/2/85	Nibby, Jr. et al.	714	8	
KB	4 8 3 7 7 4 7	6/6/89	Dosaka et al.	714	711	
KE	4 9 9 2 9 8 4	2/12/91	Busch et al.	365	200	
KE	5 1 2 6 9 7 3	6/30/92	Gallia et al.	365	200	

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Sub-class	Translation

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

Examiner Initial	Document Description

<b>EXAMINER</b> Kevin L. Ellis	<b>DATE CONSIDERED</b> 10/22/99
-----------------------------------	------------------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



Form PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use several sheets if necessary)	ATTY DOCKET NO. 6325	SERIAL NO. 09/035,739
	APPLICANT Richard Weber and Corey Larsen	
	FILING DATE March 5, 1998	GROUP ART UNIT 2751

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Inventor Name	Class	Sub-class	Filing Date (if appropriate)
KE	5 2 0 8 7 7 5	5/4/93	Lee	365	200	REVISED
KE	5 2 4 3 5 7 0	9/7/93	Saruwatari	365	200	NEW O.A. 1998
KE	5 2 6 8 8 6 6	12/7/93	Feng et al.	365	200	
KE	5 2 7 0 9 7 4	12/14/93	Reddy	365	200	2700
KE	5 2 7 0 9 7 6	12/14/93	Tran	365	200	
KE	5 3 3 2 9 2 2	7/26/94	Oguchi et al.	257	723	
KE	5 3 4 9 5 5 6	9/20/94	Lee	365	200	
KE	5 3 9 2 2 4 7	2/21/95	Fujita	365	200	
KE	5 4 0 6 5 6 5	4/11/95	MacDonald	764	711	
UR	5 4 6 5 2 3 4	11/7/95	Hannai	365	200	
KE	5 4 7 5 6 4 8	12/12/95	Fujiwara	365	200	

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Sub-class	Translation

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

Examiner Initial	Document Description

EXAMINER Kevin L. Ellis	DATE CONSIDERED 10/22/99
----------------------------	-----------------------------

-EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



Form PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use several sheets if necessary)	ATTY DOCKET NO. 6325	SERIAL NO. 09/035,739
	APPLICANT Richard Weber and Corey Larsen	
	FILING DATE March 5, 1998	GROUP ART UNIT 2751

U.S. PATENT DOCUMENTS

NOV 11 1998

Examiner Initial	Document Number	Date	Inventor Name	Class	Sub-class	Filing Date (if appropriate)
KE	5 5 2 8 5 5 3	6/18/96	Saxena	365	220.1	2700
KE	5 5 7 6 9 9 9	11/19/96	Kim et al.	365	200	
KE	5 6 6 8 7 6 3	9/16/97	Fujioka et al.	365	200	

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Sub-class	Translation

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Examiner Initial	Document Description

EXAMINER Kevin L. Ellis	DATE CONSIDERED 10/22/99
----------------------------	-----------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



Form PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use several sheets if necessary)	ATTY DOCKET NO. 6325	SERIAL NO. 09/035,739
	APPLICANT Richard Weber and Corey Larsen	
	FILING DATE March 5, 1998	GROUP ART UNIT

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Inventor Name	Class	Sub-class	Filing Date (if appropriate)
	3 7 1 4 6 3 7	1/30/73	Beausoleil			
	3 7 3 5 3 6 8	5/22/73	Beausoleil			
	3 7 7 2 6 5 2	11/13/73	Hilberg			
	3 7 8 1 8 2 6	12/25/73	Beausoleil			
	4 3 5 5 3 7 6	10/19/82	Gould			
	4 4 7 5 1 9 4	10/2/84	LaVallee et al.			
	4 4 9 3 0 7 5	1/8/85	Anderson et al.			
	4 5 2 7 2 5 1	7/2/85	Nibby, Jr. et al.			
	4 8 3 7 7 4 7	6/6/89	Dosaka et al.			
	4 9 9 2 9 8 4	2/12/91	Busch et al.			
	5 1 2 6 9 7 3	6/30/92	Gallia et al.			

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Sub-class	Translation

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

Examiner Initial	Document Description

<b>EXAMINER</b>	<b>DATE CONSIDERED</b>
-----------------	------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



Form PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use several sheets if necessary)	ATTY DOCKET NO. 6325	SERIAL NO. 09/035,739
	APPLICANT Richard Weber and Corey Larsen	
	FILING DATE March 5, 1998	GROUP ART UNIT 2751

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Inventor Name	Class	Sub-class	Filing Date (if appropriate)
	5 2 0 8 7 7 5	5/4/93	Lee			
	5 2 4 3 5 7 0	9/7/93	Saruwatari			
	5 2 6 8 8 6 6	12/7/93	Feng et al.			
	5 2 7 0 9 7 4	12/14/93	Reddy			
	5 2 7 0 9 7 6	12/14/93	Tran			
	5 3 3 2 9 2 2	7/26/94	Oguchi et al.			
	5 3 4 9 5 5 6	9/20/94	Lee			
	5 3 9 2 2 4 7	2/21/95	Fujita			
	5 4 0 6 5 6 5	4/11/95	MacDonald			
	5 4 6 5 2 3 4	11/7/95	Hannai			
	5 4 7 5 6 4 8	12/12/95	Fujiwara			

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Sub-class	Translation

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

Examiner Initial	Document Description

<b>EXAMINER</b>	<b>DATE CONSIDERED</b>
-----------------	------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.





Sheet 3 of 3

Form PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use several sheets if necessary)	ATTY DOCKET NO. 6325	SERIAL NO. 09/035,739
	APPLICANT Richard Weber and Corey Larsen	
	FILING DATE March 5, 1998	GROUP ART UNIT 2751

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Inventor Name	Class	Sub-class	Filing Date (if appropriate)
	5 5 2 8 5 5 3	6/18/96	Saxena			
	5 5 7 6 9 9 9	11/19/96	Kim et al.			
	5 6 6 8 7 6 3	9/16/97	Pajjoka et al.			

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Sub-class	Translation

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

Examiner Initial	Document Description

<b>EXAMINER</b>	<b>DATE CONSIDERED</b>
-----------------	------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



**UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

*ml*

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
09/035,739	03/05/98	WEBER	R 6325

DORSEY & WHITNEY  
PILLSBURY CENTER SOUTH  
220 SOUTH SIXTH STREET  
MINNEAPOLIS MN 55402

LMC1/1026

EXAMINER

ELLIS, K

ART UNIT PAPER NUMBER

2751

DATE MAILED:

10/26/99

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

**Office Action Summary**

Application No. 09/035,739	Applicant(s) Weber et al.
Examiner Kevin L. Ellis	Group Art Unit 2751

--The MAILING DATE of this communication appears on the cover sheet beneath the correspondence address--

**Period for Response**

A SHORTENED STATUTORY PERIOD FOR RESPONSE IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a response be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for response specified above is less than thirty (30) days, a response within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for response is specified above, such period shall, by default, expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to respond within the set or extended period for response will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).

**Status**

- Responsive to communication(s) filed on \_\_\_\_\_
- This action is FINAL.
- Since this application is in condition for allowance except for formal matters; prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11; 453 O.G. 213.

**Disposition of Claims**

- Claim(s) 1-8 is/are pending in the application.  
Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- Claim(s) \_\_\_\_\_ is/are allowed.
- Claim(s) 1-8 is/are rejected.
- Claim(s) \_\_\_\_\_ is/are objected to.
- Claim(s) \_\_\_\_\_ are subject to restriction or election requirement.

**Application Papers**

- See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.
- The proposed drawing correction, filed on \_\_\_\_\_ is  approved  disapproved.
- The drawing(s) filed on \_\_\_\_\_ is/are objected to by the Examiner.
- The specification is objected to by the Examiner.
- The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. § 119 (a)-(d)**

- Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).
  - All  Some\*  None of the CERTIFIED copies of the priority documents have been received.
  - received in Application No. (Series Code/Serial Number) \_\_\_\_\_
  - received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

\*Certified copies not received: \_\_\_\_\_

**Attachment(s)**

- Information Disclosure Statement(s), PTO-1449, Paper No(s) 4
- Notice of References Cited, PTO-892
- Notice of Draftsperson's Patent Drawing Review, PTO-948
- Interview Summary, PTO-413
- Notice of Informal Patent Application, PTO-152
- Other \_\_\_\_\_

Office Action Summary

**Detailed Action**

1. Claims 1-8 are presented for examination.
2. Information disclosed and listed on PTO 1449 was considered.

*Drawings*

3. This application has been filed with informal drawings which are acceptable for examination purposes only. Formal drawings will be required when the application is allowed.

*Claim Objections*

4. Claims 1-8 are objected to because of the following informalities:

Claims 1 and 5 recites:

- A) "to the microprocessor" (Lines 9 and 15 respectively) It is suggested that the word 'the' be changed to 'a' since the 'microprocessor' as not been set forth in the claim.

Claims 2-4 and 6-8 are objected to as fully incorporating the defects of an objected base claim.

Appropriate correction is required.

*Claim Rejections - 35 USC § 102*

5. The following is a quotation of the appropriate paragraphs of 35 USC § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

6. Claims 1 and 2 are rejected under 35 USC 102(e) as being anticipated by Jacobson, U.S. Patent 5,920,513.
- A) As to claim 1, Jacobson discloses the invention as claimed. There is a method of accessing a memory module (Fig 4) comprising the acts of presenting a row address to the address inputs (see Col 3 Lines 2-12) of each of a plurality of partially defective SDRAM components (see Fig 4 & 5, Col 3 Lines 35-41, Col 4 Lines 25-42, and Col 5 Lines 4-45) that have at least one unreliable data output (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45) and that also have a plurality of valid data outputs, wherein the valid data outputs are data outputs that provide reliable and accurate data (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45), and presenting a column address to the address inputs of each SDRAM component (Col 3 Lines 2-12), aggregating the valid data outputs of each of the SDRAM components to provide a data path (see Fig 5 and Col 4 Lines 26-67), and communicating the data from the valid data outputs to a microprocessor (Col 4 Lines 7-8; one of ordinary skill in the art would recognize that a computer would include some sort of processing device, i.e. a microprocessor).
- B) As to claim 2, the act of presenting a row address does include the act of presenting a row address to the address inputs of partially defective SDRAM components (see Col 4 Line 67 to Col 5 Line 3), where for each of these SDRAM components, the plurality of valid data outputs are the same for each addressable memory location within that component so that the same portion of each addressable memory location within any given SDRAM component consistently provides valid and accurate data (see Col 3 Lines 13-27).

*Claim Rejections - 35 USC § 103*

7. The following is a quotation of 35 USC § 103 which forms the basis for all obviousness rejections set forth in this Office action:

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Subject matter developed by another person, which qualifies as prior art only under subsection (f) or (g) of section 102 of this title, shall not preclude patentability under this section where the subject matter and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person.

8. Claims 3 and 4 are rejected under 35 USC § 103 as being unpatentable over Jacobson, U.S. Patent 5,920,513, in view of Dell et al., U.S. Patent 5,896,346.

A) As to claims 3 and 4, Jacobson discloses the invention substantially as claimed. However, Jacobson does not disclose that the SDRAM components are mounted on SIMMs or DIMMs.

Dell et al. teaches that it was common for SDRAM components to come mounted on SIMMs or DIMMs (see Col 1 Lines 38-47). SIMMs and DIMMs were common memory modules in the art at the time of the invention. They provide a convenient and standardized packaging of the SDRAM components which could be easily inserted into and removed from a computer system motherboard.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time of the invention to package the SDRAM components of Jacobson in a SIMM or DIMM module as these were common memory module designs in the industry.

9. Claims 5 and 6 are rejected under 35 USC § 103 as being unpatentable over Jacobson, U.S. Patent 5,920,513, in view of Schaefer, U.S. Patent 5,636,173.

A) As to claim 5, Jacobson discloses the invention substantially as claimed. There is a method of accessing memory cells in a memory module (Fig 4) having a plurality of SDRAM components (see Col 3 Lines 35-42), each of the SDRAM components having a plurality of address inputs (see Fig 5 and Col 4 Line 67 to Col 5 Line 3), the

method comprising the acts of presenting a row address to the address inputs of each SDRAM component (see Col 3 Lines 2-12), presenting a column address to the address inputs of each SDRAM component (Col 3 Lines 2-12), wherein each of the SDRAM components is partially defective (see Fig 4 & 5, Col 3 Lines 35-41, Col 4 Lines 25-42, and Col 5 Lines 4-45) such that each SDRAM components has at least one unreliable data output (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45) and also a plurality of valid data outputs that provide reliable and accurate data (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45), aggregating the valid data outputs of each of the SDRAM components to provide a data path (see Fig 5 and Col 4 Lines 26-67), and communicating the data from the valid data outputs from each of the SDRAM components to a microprocessor (Col 4 Lines 7-8; one of ordinary skill in the art would recognize that a computer would include some sort of processing device, i.e. a microprocessor). However, Jacobson does not disclose that each of the SDRAM components further comprises a plurality of banks of memory that are addressable by address inputs and that the method comprises selecting one of the plurality of banks within each SDRAM component by presenting at least one selection bit at the address inputs when the row address is presented to the address inputs.

Schaefer teaches SDRAM components that comprise a plurality of banks of memory that are addressable by address inputs and that the selecting of one of the plurality of banks within the SDRAM component is performed by presenting at least one selection bit at the address inputs when the row address is presented to the address inputs (see Col 1 Lines 23-42 and Col 4 Lines 22-36). The advantage to using SDRAM with banks is that it allows interleaving between the two or more banks to hide the precharging time.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize SDRAM components that include a

plurality of banks of memory that are addressable by address inputs and that the selecting of one of the plurality of banks within each SDRAM component is performed by presenting at least one selection bit at the address inputs when the row address is presented to the address inputs as taught by Schaefer for the advantage that using SDRAM components with multiple banks allows the precharging time to be hidden thus increasing the speed of the memory.

- B) As to claim 6, the act of presenting a row address does include the act of presenting a row address to the address inputs of partially defective SDRAM components (see Col 4 Line 67 to Col 5 Line 3), where for each of these SDRAM components, the plurality of valid data outputs are the same for each addressable memory location within that component so that the same portion of each addressable memory location within any given SDRAM component consistently provides valid and accurate data (see Col 3 Lines 13-27).

10. Claims 7 and 8 are rejected under 35 USC § 103 as being unpatentable over Jacobson, U.S. Patent 5,920,513, and Schaefer, U.S. Patent 5,636,173, and in further view of Dell et al., U.S. Patent 5,896,346.

- A) As to claims 7 and 8, Jacobson discloses the invention substantially as claimed. However, Jacobson does not disclose that the SDRAM components are mounted on SIMMs or DIMMs.

Dell et al. teaches that it was common for SDRAM components to come mounted on SIMMs or DIMMs (see Col 1 Lines 38-47). SIMMs and DIMMs were common memory modules in the art at the time of the invention. They provide a convenient and standardized packaging of the SDRAM components which could be easily inserted into and removed from a computer system motherboard.

Accordingly, it would have been obvious to one having ordinary skill in the art



at the time of the invention to package the SDRAM components of Jacobson in a SIMM or DIMM module as these were common memory module designs in the industry.

*Conclusion*

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
12. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) days from the mail date of this letter. Failure to respond within the period for response will result in **ABANDONMENT** of the application (see 35 USC 133, MPEP 710.02, 710.02(b)).
13. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Kevin Ellis whose telephone number is (703) 305-9659. The Examiner can normally be reached on the weekdays from 6:30am to 3:00pm.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Eddie Chan, can be reached on (703) 305-9712.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks  
Washington, D.C. 20231

or faxed to:  
(703)308-9051, (for formal communications intended for entry)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Kevin L. Ellis  
Patent Examiner  
October 22, 1999



TO SEPARATE, HOP AND BOTTOM EDGES, SNAP-APART AND HARD CARBON

FORM PTO-892 (REV. 2-92)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		SERIAL NO. 09/035,739	GROUP/ART UNIT 2751	ATTACHMENT TO PAPER NUMBER 5		
NOTICE OF REFERENCES CITED				APPLICANT(S) Weber et al.				
U.S. PATENT DOCUMENTS								
*	DOCUMENT NO.	DATE	NAME	CLASS	SUB-CLASS	FILING DATE IF APPROPRIATE		
A	5920513	7/6/99	Jacobson	365	200			
B	5896346	4/20/99	Dell et al.	365	233			
C	5636173	6/3/97	Schaefer	365	230.03			
D	4355376	10/19/82	Gould	365	200			
E	4992984	2/12/91	Busch et al.	365	200			
F	5768173	6/16/98	Seo et al.	365	52			
G	5970008	10/19/99	Zagar et al.	365	226			
H	3845476	10/29/74	Boehm	365	200			
I								
J								
K								
FOREIGN PATENT DOCUMENTS								
*	DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUB-CLASS	PERTINENT SHTS. DWG.	PP. SPEC.
L								
M								
N								
O								
P								
Q								
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)								
R								
S								
T								
U								
EXAMINER Kevin L. Ellis				DATE 10/22/99				
* A copy of this reference is not being furnished with this office action. (See Manual of Patent Examining Procedure, section 707.05 (a).)								

CJP 2751 RS  
#  
6

Docket: 6325

RECEIVED

JAN 5 - 2000

Group 2700

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Richard Weber and Corey Larsen

Serial No.: 09/035,739

Filing Date: March 5, 1998

Title: Method for Recovery of Useful Areas of Partially Defective Synchronous Memory Components



Examiner: K. Ellis

Group Art Unit: 2751

COMBINED: (1) INFORMATION DISCLOSURE STATEMENT  
(2) CERTIFICATION UNDER 37 C.F.R. §1.97(c) and (e)

Assistant Commissioner for Patents  
Washington D.C. 20231

Dear Sir:

(1) Information Disclosure Statement

Pursuant to 37 C.F.R. §1.56, the references listed on the attached form PTO-1449 (1 sheet, submitted in duplicate) are being brought to the attention of the Examiner for consideration in connection with the examination of the above identified patent application. Copies of the identified references are enclosed. These references were cited in an Office Action mailed December 8, 1999, by Examiner P. Kormanyos in related application Serial No. 09/035,629.

I hereby certify that the document is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on  
December 29, 1999  
(Date of Deposit)  
Marilyn Yahr  
(Name)  
Marilyn Yahr  
Signature  
12/29/99  
Date of Signature



(2) Certification Under 37 C.F.R. §1.97(c) and (e)

The undersigned hereby certifies that no item of information contained in the above Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, was known to any individual designated in §1.56(c) more than three months prior to the filing of this statement.

Pursuant to the Manual of Patent Examining Procedure, Chapter 609, Applicant requests that the Examiner consider each of the listed documents and initial and return to the undersigned a copy of the enclosed Form PTO-1449 (submitted in duplicate).

Respectfully submitted,

Date: 12/29/99

By Niall A. MacLeod  
Niall A. MacLeod  
Registration No. 41,963  
Dorsey & Whitney LLP  
220 South Sixth Street  
Minneapolis, Minnesota 55402  
Telephone: 612/340-2755

Attorney for Applicant

Form PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE	ATTY-DOCKET NO. 6325	SERIAL NO. 09/035,739
	INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use several sheets if necessary)	APPLICANT Richard Weber and Corey Larsen
		FILING DATE March 5, 1998

U.S. PATENT DOCUMENTS

Group 2700

Examiner Initial	Document Number	Date	Inventor Name	Class	Sub-class	Filing Date (if appropriate)
UK	3 7 1 5 7 3 5	2/6/73	Moss	365	94	
UK	3 8 4 5 4 7 6	10/29/74	Boehm	365	200	
UK	5 0 5 1 9 9 4	9/24/91	Bluetzman, et al.	714	8	
UK	5 2 5 1 1 7 4	10/5/93	Hwang	365	200	
UK	5 5 1 3 1 3 5	4/30/96	Dell, et al.	365	52	
UK	5 5 3 9 6 9 7	7/23/96	Kim, et al.	365	200	
UK	5 7 9 8 9 6 2	8/25/98	Di Zenzo, et al.	365	52	
UK	5 9 5 6 2 3 3	9/21/99	Yew, et al.	361	760	
UK	5 9 6 6 7 2 4	10/12/99	Ryan	711	105	

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Sub-class	Translation

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Examiner Initial	Document Description
UK	INTEL, PC SDRAM UNBUFFERED DIMM SPECIFICATION, REVISION 1.0, February 1998, 47 pages
UK	INTEL, PC SDRAM SPECIFICATION, REVISION 1.63, October 1998

EXAMINER <i>Kevin L. Ellis</i>	DATE CONSIDERED <i>3/30/00</i>
-----------------------------------	-----------------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



Sheet 1 of 1

Form PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use several sheets if necessary)	ATTY DOCKET NO. 6325	SERIAL NO. 09/035,739
	APPLICANT Richard Weber and Corey Larsen	
	FILING DATE March 5, 1998	GROUP ART UNIT 2751

RECEIVED

JAN 5 - 2000

Group 2700

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Inventor Name	Class	Sub-class	Filing Date (if appropriate)
	3 7 1 5 7 3 5	2/6/73	Moss			
	3 8 4 5 4 7 6	10/29/74	Boehm			
	5 0 5 1 9 9 4	9/24/91	Bluethman, et al.			
	5 2 5 1 1 7 4	10/5/93	Hwang			
	5 5 1 3 1 3 5	4/30/96	Dell, et al.			
	5 5 3 9 6 9 7	7/23/96	Kim, et al.			
	5 7 9 8 9 6 2	8/25/98	Di-Zenzo, et al.			
	5 9 5 6 2 3 3	9/21/99	Yew, et al.			
	5 9 6 6 7 2 4	10/12/99	Ryan			

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Sub-class	Translation

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

Examiner Initial	Document Description
	INTEL, PC SDRAM UNBUFFERED DIMM SPECIFICATION, REVISION 1.0, February 1998, 47 pages
	INTEL, PC SDRAM SPECIFICATION, REVISION 1.63, October 1998

EXAMINER	DATE CONSIDERED
----------	-----------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



98/2751

Docket: 6325

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Richard Weber and Corey Larsen

Serial No.: 09/035,739

Filing Date: March 5, 1998

Examiner: K. Ellis

Title: Method for Recovery of Useful Areas of Partially Defective Synchronous Memory Components

Group Art Unit: 2751

TC 2700 MAIL ROOM

Y/A 2/4/00 RECEIVED FEB-3-2000

Amendment and Request for Reconsideration

Assistant Commissioner for Patents  
Washington D.C. 20231

Dear Sir:

The following amendments and remarks are submitted in response to the Office Action of October 26, 1999.

I. In the Claims

Please amend the claims as follows:

- 1. (Amended) A method of accessing a memory module comprising the acts of:
  - presenting a row address to the address inputs of each of a plurality of partially defective SDRAM components that have at least one unreliable data output, and that also have a plurality

AI

I hereby certify that the document is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on

January 26, 2000

(Date of Deposit)

Catherine A. Lawrence

(Name)

Catherine A. Lawrence

Signature

January 26, 2000

Date of Signature

A

11

of valid data outputs, wherein the valid data outputs are data outputs that provide reliable and accurate data; and

A1

presenting a column address to the address inputs of each SDRAM component;

aggregating the valid data outputs of each of the SDRAM components to provide a data path; and

communicating the data from the valid data outputs to a [the] microprocessor.

---

5. A method of accessing memory cells in a memory module having a plurality of SDRAM components, each of the SDRAM components having a plurality of address inputs, and wherein each of the SDRAM components further comprises a plurality of banks of memory that are addressable by the address inputs, the method comprising the acts of:

A2

presenting a row address to the address inputs of each SDRAM component;

presenting a column address to the address inputs of each SDRAM component;

selecting one of the plurality of banks within each SDRAM component by presenting at least one selection bit at the address inputs when the row address is presented to the address inputs, wherein each of the SDRAM components is partially defective such that each SDRAM component has at least one unreliable data output, and also a plurality of valid data outputs that provide reliable and accurate data;

aggregating the valid data outputs of each of the SDRAM components to provide a data path; and

communicating the data from the valid data outputs from each of the SDRAM components to a [the] microprocessor.

---

A

12



## II. Remarks

### A. Office Action Dated October 26, 1999

In the Office Action dated October 26, 1999, the Examiner rejected all pending claims 1-8 in light of U.S. Patent Nos. 5,920,513 to Jacobson, 5,896,346 to Dell, and 5,636,173 to Schaefer. The primary reference cited by the Examiner (and the only one discussed further) is the Jacobson reference. While the Jacobson reference and the present invention are directed to solutions to the same problem -- how to avoid complete replacement of a memory device that is only partially defective -- they do so in patentably distinct manners.

In Jacobson, repair sites 54 and 56 are provided on a particular memory chip module 32 in anticipation that one or more of the memory device 38, etc. on the module 32 will be partially defective. See Figs. 3 and 4. In the event that a memory device 38, etc. is found to be defective, the data lines of the memory device 38, etc. that correspond to the defective portions of memory device 38, etc. are linked to the data lines of a memory device 66 (termed a "repair memory device") located in the repair sites 54 and 56. In this manner, according to the Jacobson reference, "[r]ather than replacing device 38 entirely, repair device 66 only replaces those sections of device 38 that are defective." Jacobson, col. 5, lines 7-9.

In the present invention, however, the problem is solved in a different manner. The present invention, unlike Jacobson, does not require the addition of repair memory devices to replace partially defective memory portions, rather the present invention aggregates existing SDRAM data outputs found to be reliable in order to form the desired bank of memory. See Application, p. 6, lines 10-13 ("By using the twelve nondefective DQ outputs from SDRAM components 54, 55, 57, and 58 and by using the eight nondefective DQ outputs from SDRAM

components 56 and 59, a 512K x 64 x 2 memory module can be constructed from the six partially defective SDRAM components.”).

These two approaches are quite distinct. In Jacobson, the amount of memory planned for the module prior to the detection of defects is maintained, but it is maintained at a price -- space on the memory module must be reserved for one or more of the “memory repair devices.” In contrast, in the present invention, several defective memory devices of capacity N are used to form an “aggregate” memory device of the same capacity N, but in the present invention, no additional components are required. Rather, the valid data outputs of the SDRAMs are aggregated to form the data outputs of an overall “non-defective” memory device of capacity N. The Applicant submits that this aspect of the present invention differentiates Jacobson and it is clearly embodied in each of the pending independent claims. See, e.g., claim 1 (“aggregating the valid data outputs of each of the SDRAM components to provide a data path”) and claim 5 (“aggregating the valid data outputs of each of the SDRAM components to provide a data path”). These claims and, *a fortiori*, claims dependent therefrom are allowable over the cited references.

**IV. Conclusion**

In view of the above amendments and preceding remarks, it is urged respectfully that the rejection of the claims be reconsidered and withdrawn, and that the claims be allowed. However, if the Examiner believes that any issues remain unresolved, he is invited to telephone the undersigned to expedite allowance. Upon receiving the Notice of Allowance, the applicant will submit formal drawings.

Respectfully submitted,

Date: Jan. 26, 2000

By Stuart R. Hemphill  
Stuart R. Hemphill, Esq.  
Registration No. 28,084  
Niall A. MacLeod, Esq.  
Registration No. 41,963  
Dorsey & Whitney LLP  
Pillsbury Center South  
220 South Sixth Street  
Minneapolis, Minnesota 55402  
Telephone: (612) 343-2193  
Attorneys for Applicant



UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

*ew*

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
-----------------	-------------	----------------------	---------------------

09/035,739 03/05/98 WEBER

R 6325

EXAMINER

LM02/0404

ELLIS, K

DORSEY & WHITNEY  
PILLSBURY CENTER SOUTH  
220 SOUTH SIXTH STREET  
MINNEAPOLIS MN 55402

ART UNIT PAPER NUMBER

2751

DATE MAILED:

04/04/00

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

<b>Office Action Summary</b>	Application No. <u>09/035,739</u>	Applicant(s) <u>Weber et al.</u>	
	Examiner <u>Kevin L. Ellis</u>	Group Art Unit <u>2751</u>	

---The MAILING DATE of this communication appears on the cover sheet beneath the correspondence address---

**Period for Response**  
 A SHORTENED STATUTORY PERIOD FOR RESPONSE IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a response be timely filed after SIX (6) MONTHS from the mailing date of this communication.  
 - If the period for response specified above is less than thirty (30) days, a response within the statutory minimum of thirty (30) days will be considered timely.  
 - If NO period for response is specified above, such period shall, by default, expire SIX (6) MONTHS from the mailing date of this communication.  
 - Failure to respond within the set or extended period for response will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).

**Status**

Responsive to communication(s) filed on 1/3/00

This action is FINAL.

Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11; 453 O.G. 213.

**Disposition of Claims**

Claim(s) 1-8 is/are pending in the application.  
 Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

Claim(s) \_\_\_\_\_ is/are allowed.

Claim(s) 1-8 is/are rejected.

Claim(s) \_\_\_\_\_ is/are objected to.

Claim(s) \_\_\_\_\_ are subject to restriction or election requirement.

**Application Papers**

See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.

The proposed drawing correction, filed on \_\_\_\_\_ is  approved  disapproved.

The drawing(s) filed on \_\_\_\_\_ is/are objected to by the Examiner.

The specification is objected to by the Examiner.

The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. § 119 (a)-(d)**

Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).  
 All  Some\*  None of the CERTIFIED copies of the priority documents have been received.  
 received in Application No. (Series Code/Serial Number) \_\_\_\_\_  
 received in this national stage application from the International Bureau (PCT Rule 1.7.2(a)).

\*Certified copies not received: \_\_\_\_\_

**Attachment(s)**

Information Disclosure Statement(s), PTO-1449, Paper No(s). 6

Notice of References Cited, PTO-892

Notice of Draftsperson's Patent Drawing Review, PTO-948

Interview Summary, PTO-413

Notice of Informal Patent Application, PTO-152

Other \_\_\_\_\_

**Detailed Action**

1. Claims 1-8 are presented for examination. This Office Action is in response to the Amendment filed 1/3/00.

*Claim Rejections - 35 USC § 102*

2. The following is a quotation of the appropriate paragraphs of 35 USC § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

3. Claims 1 and 2 are rejected under 35 USC 102(e) as being anticipated by Jacobson, U.S. Patent 5,920,513.

A) As to claim 1, Jacobson discloses the invention as claimed. There is a method of accessing a memory module (Fig 4) comprising the acts of presenting a row address to the address inputs (see Col 3 Lines 2-12) of each of a plurality of partially defective SDRAM components (see Fig 4 & 5, Col 3 Lines 35-41, Col 4 Lines 25-42, and Col 5 Lines 4-45) that have at least one unreliable data output (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45) and that also have a plurality of valid data outputs, wherein the valid data outputs are data outputs that provide reliable and accurate data (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45), and presenting a column address to the address inputs of each SDRAM component (Col 3 Lines 2-12), aggregating the valid data outputs of each of the SDRAM components to provide a data path (see Fig 5 and Col 4 Lines 26-67), and communicating the data from the valid data outputs to a microprocessor (Col 4 Lines 7-8; one of ordinary skill in the art would recognize that a computer would include some sort of processing device, i.e. a microprocessor).

- B) As to claim 2, the act of presenting a row address does include the act of presenting a row address to the address inputs of partially defective SDRAM components (see Col 4 Line 67 to Col 5 Line 3), where for each of these SDRAM components, the plurality of valid data outputs are the same for each addressable memory location within that component so that the same portion of each addressable memory location within any given SDRAM component consistently provides valid and accurate data (see Col 3 Lines 13-27).

*Claim Rejections - 35 USC § 103*

4. The following is a quotation of 35 USC § 103 which forms the basis for all obviousness rejections set forth in this Office action:

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Subject matter developed by another person, which qualifies as prior art only under subsection (f) or (g) of section 102 of this title, shall not preclude patentability under this section where the subject matter and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person.

5. Claims 3 and 4 are rejected under 35 USC § 103 as being unpatentable over Jacobson, U.S. Patent 5,920,513, in view of Dell et al., U.S. Patent 5,896,346.

- A) As to claims 3 and 4, Jacobson discloses the invention substantially as claimed. However, Jacobson does not disclose that the SDRAM components are mounted on SIMMs or DIMMs.

Dell et al. teaches that it was common for SDRAM components to come mounted on SIMMs or DIMMs (see Col 1 Lines 38-47). SIMMs and DIMMs were common memory modules in the art at the time of the invention. They provide a convenient and standardized packaging of the SDRAM components which could be

easily inserted into and removed from a computer system motherboard.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time of the invention to package the SDRAM components of Jacobson in a SIMM or DIMM module as these were common memory module designs in the industry.

6. Claims 5 and 6 are rejected under 35 USC § 103 as being unpatentable over Jacobson, U.S. Patent 5,920,513, in view of Schaefer, U.S. Patent 5,636,173.

A) As to claim 5, Jacobson discloses the invention substantially as claimed. There is a method of accessing memory cells in a memory module (Fig 4) having a plurality of SDRAM components (see Col 3 Lines 35-42), each of the SDRAM components having a plurality of address inputs (see Fig 5 and Col 4 Line 67 to Col 5 Line 3), the method comprising the acts of presenting a row address to the address inputs of each SDRAM component (see Col 3 Lines 2-12), presenting a column address to the address inputs of each SDRAM component (Col 3 Lines 2-12), wherein each of the SDRAM components is partially defective (see Fig 4 & 5, Col 3 Lines 35-41, Col 4 Lines 25-42, and Col 5 Lines 4-45) such that each SDRAM components has at least one unreliable data output (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45) and also a plurality of valid data outputs that provide reliable and accurate data (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45), aggregating the valid data outputs of each of the SDRAM components to provide a data path (see Fig 5 and Col 4 Lines 26-67), and communicating the data from the valid data outputs from each of the SDRAM components to a microprocessor (Col 4 Lines 7-8; one of ordinary skill in the art would recognize that a computer would include some sort of processing device, i.e. a microprocessor). However, Jacobson does not disclose that each of the SDRAM components further comprises a plurality of banks of memory that are addressable by address inputs and that the method comprises selecting one of the plurality of banks within each SDRAM component by



presenting at least one selection bit at the address inputs when the row address is presented to the address inputs.

Schaefer teaches SDRAM components that comprise a plurality of banks of memory that are addressable by address inputs and that the selecting of one of the plurality of banks within the SDRAM component is performed by presenting at least one selection bit at the address inputs when the row address is presented to the address inputs (see Col 1 Lines 23-42 and Col 4 Lines 22-36). The advantage to using SDRAM with banks is that it allows interleaving between the two or more banks to hide the precharging time.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize SDRAM components that include a plurality of banks of memory that are addressable by address inputs and that the selecting of one of the plurality of banks within each SDRAM component is performed by presenting at least one selection bit at the address inputs when the row address is presented to the address inputs as taught by Schaefer for the advantage that using SDRAM components with multiple banks allows the precharging time to be hidden thus increasing the speed of the memory.

B) As to claim 6, the act of presenting a row address does include the act of presenting a row address to the address inputs of partially defective SDRAM components (see Col 4 Line 67 to Col 5 Line 3), where for each of these SDRAM components, the plurality of valid data outputs are the same for each addressable memory location within that component so that the same portion of each addressable memory location within any given SDRAM component consistently provides valid and accurate data (see Col 3 Lines 13-27).

7. Claims 7 and 8 are rejected under 35 USC § 103 as being unpatentable over Jacobson,

U.S. Patent 5,920,513, and Schaefer, U.S. Patent 5,636,173, and in further view of Dell et al., U.S. Patent 5,896,346.

A) As to claims 7 and 8, Jacobson discloses the invention substantially as claimed. However, Jacobson does not disclose that the SDRAM components are mounted on SIMMs or DIMMs.

Dell et al. teaches that it was common for SDRAM components to come mounted on SIMMs or DIMMs (see Col 1 Lines 38-47). SIMMs and DIMMs were common memory modules in the art at the time of the invention. They provide a convenient and standardized packaging of the SDRAM components which could be easily inserted into and removed from a computer system motherboard.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time of the invention to package the SDRAM components of Jacobson in a SIMM or DIMM module as these were common memory module designs in the industry.

#### *Answers to Remarks*

8. Applicant's arguments filed 1/3/00 have been fully considered but they are not deemed to be persuasive.
9. Applicant argues that Jacobson does not teach the same solution to the problem as taught by the present invention and cites the specification as teaching the difference (see P 3 of the Amendment). However, the broad recitation of the claim language allows Jacobson to be read upon the presently claimed invention.

#### *Conclusion*

10. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR § 1.136(a). The practice of automatically extending the shortened statutory period an additional month upon the filing of a timely first response to a

Serial Number: 09/035,739  
Art Unit: 2751

- 7 -

final rejection has been discontinued by the Office. See 1021 TMOG 35.

A SHORTENED STATUTORY PERIOD FOR RESPONSE TO THIS FINAL ACTION IS SET TO EXPIRE THREE MONTHS FROM THE DATE OF THIS ACTION. IN THE EVENT A FIRST RESPONSE IS FILED WITHIN TWO MONTHS OF THE MAILING DATE OF THIS FINAL ACTION AND THE ADVISORY ACTION IS NOT MAILED UNTIL AFTER THE END OF THE THREE-MONTH SHORTENED STATUTORY PERIOD, THEN THE SHORTENED STATUTORY PERIOD WILL EXPIRE ON THE DATE THE ADVISORY ACTION IS MAILED, AND ANY EXTENSION FEE PURSUANT TO 37 CFR § 1.136(a) WILL BE CALCULATED FROM THE MAILING DATE OF THE ADVISORY ACTION. IN NO EVENT WILL THE STATUTORY PERIOD FOR RESPONSE EXPIRE LATER THAN SIX MONTHS FROM THE DATE OF THIS FINAL ACTION.

11. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Kevin Ellis whose telephone number is (703) 305-9659. The Examiner can normally be reached on the weekdays from 6:30am to 3:00pm.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Eddie Chan, can be reached on (703) 305-9712.

Any response to this action should be mailed to:


Commissioner of Patents and Trademarks  
Washington, D.C. 20231

or faxed to:  
(703)308-9051, (for formal communications intended for entry)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Kevin L. Ellis  
Patent Examiner  
March 29, 2000

  
EDDIE P. CHAN  
SUPERVISORY PATENT EXAMINER

MPAT.179A



GB 2751 #9  
PATENT PDA  
8-11-00  
OC

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant	:	Weber et al.	)
App. No.	:	09/035,739	)
Filed	:	March 5, 1998	)
For	:	METHOD FOR RECOVERY OF USEFUL AREAS OF PARTIALLY DEFECTIVE SYNCHRONOUS MEMORY COMPONENTS	)
Examiner	:	K. Ellis	)

RECEIVED  
AUG 10 2000  
TG 2700 MAIL ROOM

ESTABLISHMENT OF RIGHT OF ASSIGNEE TO TAKE ACTION  
AND  
REVOCAION AND POWER OF ATTORNEY

Assistant Commissioner for Patents  
Washington, D.C. 20231

Dear Sir:

The undersigned is empowered to act on behalf of the assignee below (the "Assignee"). The original assignment is recorded at Reel 9378 and Frame 0800. This Assignment represents the entire chain of title of this invention from the Inventor(s) to the Assignee.

I declare that all statements made herein are true, and that all statements made upon information and belief are believed to be true, and further, that these statements were made with the knowledge that willful, false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001, and that willful, false statements may jeopardize the validity of the application, or any patent issuing thereon.

The undersigned hereby revokes any previous powers of attorney in the subject application, and hereby appoints the registrants of Knobbe, Martens, Olson & Bear, LLP, 620 Newport Center Drive, Sixteenth Floor, Newport Beach, California 92660, Telephone

App. No. : 09/035,739  
Filed : March 5, 1998

(949) 760-0404, **Customer No. 20,995**; also Steven P. Arnold, Registration No. 33,354, Hoyt A. Fleming, III, Registration No. 41,752, and Paul A. Revis, Registration No. 45,040, of Micron Electronics, Inc., 900 East Karcher Road, Nampa, Idaho 83687, Telephone (208) 898-3434, as its attorneys with full power of substitution and revocation to prosecute this application and to transact all business in the U.S. Patent and Trademark Office connected herewith. This appointment is to be to the exclusion of the inventor(s) and his attorney(s) in accordance with the provisions of 37 C.F.R. § 3.71.

Please use **Customer No. 20,995** for all communications.

Micron Electronics, Inc.

Dated: 5/2/0

By:   
Paul A. Revis

Title: Intellectual Property Counsel

Address: 900 East Karcher Road  
Nampa, Idaho 83687

S:\DOCS\DSHDSH-2066.DOC  
042400

LAW OFFICES OF  
**KNOBBE, MARTENS, OLSON & BEAR, LLP**  
A PARTNERSHIP INCLUDING ATTORNEYS AT LAW  
PATENT, TRADEMARK AND COPYRIGHT CAUSES  
201 CALIFORNIA STREET  
SUITE 1150  
SAN FRANCISCO, CALIFORNIA 94111-3335

DSH



ASSISTANT COMMISSIONER FOR PATENTS  
WASHINGTON, DC 20231

MPAT.179A





#ext ①/request for CPA 1.53(d)  
11  
8/16/00  
+ EW

Approved for use through 09/30/2000. OMB 0651-0032  
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**CONTINUED PROSECUTION APPLICATION (CPA)  
REQUEST TRANSMITTAL**

Submit an original, and a duplicate for fee processing.  
(Only for Continuation or Divisional applications under 37 C.F.R. § 1.53(d))

CHECK BOX, if applicable:

DUPLICATE

Address to: <b>Assistant Commissioner for Patents Box CPA Washington, DC 20231</b>	Attorney Docket No. of Prior Application	97.00031.01
	First Named Inventor	Richard Weber
	Examiner Name	Kevin Ellis
	Group / Art Unit	2751
	Express Mail Label No.	

This is a request for a  continuation or  divisional application under 37 C.F.R. § 1.53(d), (continued prosecution application (CPA)) of prior application number 09 / 035,739, filed on 3/5/98, entitled Method For Recovery of Useful Area of Partially...

**NOTES**

**FILING QUALIFICATIONS:** The prior application identified above must be a nonprovisional application that is either (1) complete as defined by 37 C.F.R. § 1.51(b) or (2) the national stage of an international application in compliance with 35 U.S.C. § 371.

**NOTICE:** A notice will be placed on a patent issued from a CPA, except for reissues and designs, to the effect that the patent issued on a CPA and is subject to the twenty-year patent term provisions of 35 U.S.C. § 154(a)(2). Therefore, the prior application of a CPA may have been filed before, on, or after June 8, 1995.

**CPA NOT PERMITTED:** A continuation-in-part application cannot be filed as a CPA under 37 C.F.R. § 1.53(d), but must be filed under 37 C.F.R. § 1.53(b).

**EXPRESS ABANDONMENT OF PRIOR APPLICATION:** The filing of this CPA is a request to expressly abandon the prior application as of the filing date of the request for a CPA. 37 C.F.R. § 1.53(b) must be used to file a continuation/divisional or continuation-in-part application that is not to be abandoned.

**ACCESS TO PRIOR APPLICATION:** The filing of this CPA will be construed to include a waiver of confidentiality by the applicant under 35 U.S.C. § 122 to the extent that any member of the public who is entitled under the provisions of 37 C.F.R. § 1.14 to access to copies of or information concerning the prior application may be given similar access to copies of or similar information concerning the other application or applications in the file jacket.

**35 U.S.C. § 120 STATEMENT:** In a CPA, no reference to the prior application is needed in the first sentence of the specification and no fee should be submitted. If a sentence referring to the prior application is submitted, it will not be entered. A request for a CPA is the specific reference required by 35 U.S.C. § 120 and to every application assigned the application number identified in such request, 37 C.F.R. § 1.78(a).

- Enter the unentered amendment previously filed on \_\_\_\_\_ under 37 C.F.R. § 1.116 in the prior nonprovisional application.
- A preliminary amendment is enclosed.
- This application is filed by fewer than all the inventors named in the prior application, 37 C.F.R. § 1.53(d)(4).
  - DELETE the following inventor(s) named in the prior nonprovisional application:  
.....
  - The inventor(s) to be deleted are set forth on a separate sheet attached hereto.
- A new power of attorney or authorization of agent (PTO/SB/81) is enclosed.
- Information Disclosure Statement (IDS) is enclosed:
  - PTO-1449
  - Copies of IDS Citations

[Page 1 of 2]

08/17/2000  
01 FC:131  
02 FC:115  
Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any communication should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, PTO/CPA, Washington, DC 20231.  
110.00 CH

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

CLAIMS	(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
TOTAL CLAIMS (37 C.F.R. § 1.16(c) or (l))		12 -20* =	0	x \$ _____ =	\$ 0
INDEPENDENT CLAIMS (37 C.F.R. § 1.16(b) or (l))		3 -3** =	0	x \$ _____ =	0
MULTIPLE DEPENDENT CLAIMS (if applicable) (37 C.F.R. § 1.16(d))				+ \$ _____ =	
				BASIC FEE (37 C.F.R. § 1.16)	
				Total of above Calculations =	
Reduction by 50% for filing by small entity (Note 37 C.F.R. §§ 1.9, 1.27 & 1.28).					
* Reissue claims in excess of 20 and over original patent. ** Reissue independent claims over original patent.					
TOTAL =					0

6. Small entity status:

- a.  A small entity statement is enclosed, if (b) and (c) do not apply.
- b.  A small entity statement was filed in the prior nonprovisional application and such status is still proper and desired.
- c.  Is no longer claimed.

7. The Commissioner is hereby authorized to credit overpayments or charge the following fees to Deposit Account No. \_\_\_\_\_ - 500659 \_\_\_\_\_:

- a.  Fees required under 37 C.F.R. § 1.16.
- b.  Fees required under 37 C.F.R. § 1.17.
- c.  Fees required under 37 C.F.R. § 1.18.

8.  A check in the amount of \$ \_\_\_\_\_ is enclosed.

9.  New Attorney Docket Number, if desired \_\_\_\_\_

(Prior application Attorney Docket Number will carryover to this CPA unless a new Attorney Docket Number has been provided herein.)

- 10 a.  Receipt For Facsimile Transmitted CPA (PTO/SB/29A)
- b.  Return Receipt Postcard (Should be specifically itemized, See MPEP 503)
- 11.  Other: \_\_\_\_\_

**NOTE:** The prior application's correspondence address will carry over to this CPA UNLESS a new correspondence address is provided below.

12. NEW CORRESPONDENCE ADDRESS

Customer Number or Bar Code Label



or  New correspondence address below

Name \_\_\_\_\_

Address \_\_\_\_\_

City \_\_\_\_\_ State \_\_\_\_\_ Zip Code \_\_\_\_\_

Country \_\_\_\_\_ Telephone \_\_\_\_\_ Fax \_\_\_\_\_

RECEIVED  
AUG 1 2000  
MAIL ROOM

**13. SIGNATURE OF APPLICANT, ATTORNEY OR AGENT REQUIRED**


Name: Paul A. Reits

Signature: \_\_\_\_\_

Registration No. (Attorney/Agent): 452040

Date: 8/3/00





# 12 pre amdt  
8/31e/00  
ju

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors: Richard Weber and Corey Larsen  
Application No.: 09/035,739  
Filed: March 5, 1998  
Title: METHOD FOR RECOVERY OF USEFUL AREAS OF PARTIALLY DEFECTIVE SYNCHRONOUS MEMORY COMPONENTS

Examiner: Kevin Ellis  
Art Unit: 2751  
Atty. Docket No.: 97.00031.01

Assistant Commissioner for Patents  
Washington, DC 20231

PRELIMINARY AMENDMENT

Dear Assistant Commissioner:

This paper responds to the second Office action in this patent application mailed April 4, 2000 and presents amendments for further prosecution of the application in a continuing prosecution application. Please consider the application in light of the following amendments and remarks.

AMENDMENTS

In the Specification

On page 2, in the paragraph prior to "FIELD OF THE INVENTION," insert --

This application includes subject matter related to application No. 09/035,629, filed concurrently herewith on March 5, 1998.--

B

B

1/10

In the Claims

Please add claims 9-12 as follows:

9. A method of enabling data access between a memory module having data outputs and a microprocessor comprising the acts of:  
determining which SDRAM data outputs of a group of SDRAM components are defective;  
assembling a set of SDRAM components from the group of SDRAM components, wherein at least one of the SDRAM components has defective SDRAM data outputs; such that each memory module data output is connected to an operative SDRAM data output; and  
applying a clock signal that is processed to synchronously apply operating signals to the memory module and the microprocessor to effect data access between the memory module and the microprocessor.

B2

10. The method of claim 9 further comprising sorting SDRAM components based on which of the data outputs of the respective SDRAM components are defective.

11. The method of claim 10 further comprising providing sorted SDRAM components with predetermined numbers and arrangements of defective SDRAM data outputs for assemble on predetermined, complementary memory modules.

12. The method of claim 9 wherein determining which data outputs are defective includes testing SDRAM components prior to assembling the SDRAM components on a memory module.

REMARKS

Claims 1-12 are pending in the present application.

In the Office action mailed on April 4, 2000, the examiner rejected claims 1 and 2 under 35 U.S.C. §102(e) as anticipated over U.S. Pat. No. 5,920,513 to Jacobson ("Jacobson"). Claims 3 and 4 were rejected under 35 U.S.C. §103 as being unpatentable

Ⓟ

2/4

over Jacobson in view of U.S. Pat. No. 5,896,346 to Dell et al. ("Dell"). Claims 5 and 6 were rejected under 35 U.S.C. §103 as being unpatentable over Jacobson in view of U.S. Pat. No. 5,636,173 to Schaefer, ("Schaefer"). Claims 5 and 6 were rejected under 35 U.S.C. §103 as being unpatentable over Jacobson and Schaefer and further in view of Dell.

Reconsideration is respectfully requested.

The Jacobson Reference

The applicant has submitted herewith a declaration under 37 C.F.R. §1.131 removing Jacobson as a reference. Claims 2-4 and 6-8 depend from claims 1 and 5, directly or indirectly, and are patentable for at least the same reason.

New claims 9-12 have been added to more fully describe patentable aspects of the present invention. The claims are supported by the original specification as filed. Allowance of these claims is earnestly solicited.

CONCLUSION

In light of the foregoing remarks, applicant respectfully requests that the outstanding rejections be removed. If the examiner wishes to discuss the above remarks, the examiner is encouraged to contact the undersigned. Additionally, if the examiner notices any informalities in the claims, he is also encouraged to contact the undersigned to expediently correct any such informalities. The applicant has attempted to address all issues raised in the previous Office action. If the examiner believes that there are issues that have not been addressed, the examiner is invited to contact the undersigned.

B

Respectfully submitted,



---

Paul A. Revis  
Attorney for Applicant  
Registration No. 45,040

Enclosures:  
Transmittal Letter (2 copies)  
Declaration of Inventors with Exhibit A  
Postcard

Micron Electronics, Inc.  
Legal Department  
900 East Karcher Road  
Nampa, ID 83687  
(208)898-1316 – Voice  
(208)898-7211 – Fax





#13 Declaration

DATE OF DEPOSIT \$3.00

I hereby certify that this paper is being deposited with the United States Postal Service in accordance with 37 C.F.R. § 1.131 on an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

*Stanley Hammond*  
Signature

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors: Richard Weber and Corey Larsen  
Application No.: 09/035,739  
Filed: March 5, 1998  
Title: METHOD FOR RECOVERY OF USEFUL AREAS OF PARTIALLY DEFECTIVE SYNCHRONOUS MEMORY COMPONENTS

Examiner: Kevin Ellis  
Art Unit: 2751  
Atty. Docket No.: 97.00031.01

Assistant Commissioner for Patents  
2011 Jefferson Davis Highway  
Washington, DC 20231

DECLARATION OF RICHARD WEBER AND COREY LARSEN UNDER 37 C.F.R. § 1.131

Dear Assistant Commissioner for Patents:

We, Richard Weber and Corey Larsen, declare and state that:


1. We are the inventors of the invention described and claimed in U.S. Patent Application No. 09/035,739, filed March 5, 1998. This declaration establishes invention in this country before August 22, 1997, and thus before the U.S. filing date of U.S. Patent No. 5,920,513 issued to Jacobson.
2. Before August 22, 1997, we conceived the invention currently presented in claims 1-12 of the above-captioned patent application. Our conception of the invention is corroborated by the Micron Electronics, Inc. drawing entitled "2MX64 SDRAM DIMM (DQ4 - DQ7 BAD)," dated March 6, 1997, attached hereto as Exhibit A.

3. As shown in Exhibit A, we did conceive a method of accessing a memory module, and particularly the memory cells of the memory module. Exhibit A illustrates a structure through which a row address may be presented to a plurality of partially defective SDRAM components that have unreliable and reliable data outputs, and a column address may be presented to the SDRAM address inputs. Further, a particular bank may be selected. Aggregation of the valid data outputs of each of the SDRAM component to provide a data path is also shown. Data may then be communicated from the valid data outputs to a microprocessor. In another embodiment, the invention includes a method of enabling data access between a memory module having data outputs and a microprocessor. The illustrated memory module may result from determining which SDRAM data outputs of a group of SDRAM components are defective, and assembling a set of SDRAM components from the group of SDRAM components, wherein at least one of the SDRAM components has defective SDRAM data outputs, such that each memory module data output is connected to an operative SDRAM data output. A clock signal may then be processed to synchronously apply operating signals to the memory module and the microprocessor to effect data access between the memory module and the microprocessor.

4. After conceiving this invention, we proceeded diligently by preparing schematic drawings, accomplishing testing, disclosing the invention to our employer, working through an initial invention review procedure, and participating in the preparation of the present patent application. On March 5, 1998, we constructively reduced this invention to practice with the filing of the present application.

5. We further declare that all statements herein made of our own knowledge are true, and that all statements made on information or belief are believed to be true; and further, that the statements are made with the knowledge that the making of willful or false statements or the like is punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and may jeopardize the validity of any patent issuing from this patent application.

Dated this 3<sup>rd</sup> day of August, 2000.


  
Richard Weber

Residence : Boise, County of Ada  
State of Idaho

Citizenship : United States

P.O. Address : 2972 N. Woodcreek Ln.  
Boise, Idaho 83704

Dated this 3<sup>rd</sup> day of August, 2000.

  
Corey Larsen


Residence : Marsing, County of Owyhee  
State of Idaho


Citizenship : United States

P.O. Address : P.O. Box 383  
Marsing, Idaho 83639

Exhibit A









#10  
UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office  
Address: COMMISSIONER OF PATENT AND TRADEMARKS  
Washington, D.C. 20231

APPLICATION NUMBER	FILING DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE
09/035,739	03/05/1998	RICHARD WEBER	6325

20995  
KNOBBE MARTENS OLSON & BEAR LLP  
620 NEWPORT CENTER DRIVE  
SIXTEENTH FLOOR  
NEWPORT BEACH, CA 92660

Date Mailed: 08/11/2000

**NOTICE REGARDING POWER OF ATTORNEY**

This is in response to the Power of Attorney filed 08/07/2000.

The Power of Attorney in this application is accepted. Correspondence in this application will be mailed to the above address as provided by 37 CFR 1.33.

*Steele Coles*  
Customer Service Center  
Initial Patent Examination Division (703) 308-1202

OFFICE COPY

#1.0



UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office  
Address: COMMISSIONER OF PATENT AND TRADEMARKS  
Washington, D.C. 20231

APPLICATION NUMBER	FILING DATE	FIRST NAMED APPLICANT	ATTY. DOCKET NO./TITLE
09/035,739	03/05/1998	RICHARD WEBER	6325

DORSEY & WHITNEY  
PILLSBURY CENTER SOUTH  
220 SOUTH SIXTH STREET  
MINNEAPOLIS, MN 55402

Date Mailed: 08/11/2000

**NOTICE REGARDING POWER OF ATTORNEY**

This is in response to the Power of Attorney filed 08/07/2000.

The Power of Attorney to you in this application has been revoked by the assignee who has intervned as provided by 37 CFR 3.71. Future correspondence will be mailed to the new address of record(37 CFR 1.33).



*Otealia Coles*  
Customer Service Center  
Initial Patent Examination Division (703) 308-1202

NEW ATTORNEY/AGENT COPY



**UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
09/035,739	03/05/98	WEBER	R 6325

020995 LM02/0907  
 KNOBBE MARTENS OLSON & BEAR LLP  
 620 NEWPORT CENTER DRIVE  
 SIXTEENTH FLOOR  
 NEWPORT BEACH CA 92660

EXAMINER

ELLIS, K

ART UNIT	PAPER NUMBER
2751	14

DATE MAILED: 09/07/00

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

<b>Office Action Summary</b>	Application No. <u>09/035739</u>	Applicant(s) <u>Weber et al.</u>	
	Examiner <u>Kevin L. Ellis</u>	Group Art Unit <u>2751</u>	

--The MAILING DATE of this communication appears on the cover sheet beneath the correspondence address--

**Period for Reply**  
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, such period shall, by default, expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).

**Status**

Responsive to communication(s) filed on 8/10/00

This action is FINAL.

Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11; 453 O.G. 213.

**Disposition of Claims**

Claim(s) 1-12 is/are pending in the application.

Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

Claim(s) \_\_\_\_\_ is/are allowed.

Claim(s) 1-12 is/are rejected.

Claim(s) \_\_\_\_\_ is/are objected to.

Claim(s) \_\_\_\_\_ are subject to restriction or election requirement.

**Application Papers**

See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.

The proposed drawing correction, filed on \_\_\_\_\_ is  approved  disapproved.

The drawing(s) filed on \_\_\_\_\_ is/are objected to by the Examiner.

The specification is objected to by the Examiner.

The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. § 119 (a)-(d)**

Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).

All  Some\*  None of the CERTIFIED copies of the priority documents have been received.

received in Application No. (Series Code/Serial Number) \_\_\_\_\_

received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

\*Certified copies not received: \_\_\_\_\_

**Attachment(s)**

Information Disclosure Statement(s), PTO-1449, Paper No(s) \_\_\_\_\_

Interview Summary, PTO-413

Notice of Reference(s) Cited, PTO-892

Notice of Informal Patent Application, PTO-152

Notice of Draftsperson's Patent Drawing Review, PTO-948

Other \_\_\_\_\_

**Office Action Summary**

---

**Detailed Action**

1. Claims 1-12 are presented for examination. New claims 9-12 have been added by Amendment. This Office Action is in response to the Amendment filed 8/10/00.

*Declaration Under 37 CFR § 1.131*

2. The declaration filed on 8/10/00 under 37 CFR § 1.131 has been considered but is ineffective to overcome the Jacobson reference.
3. The evidence submitted is insufficient to establish diligence from a date prior to the effective date of the Jacobson reference to a subsequent reduction to practice or to the filing of the application.

Applicant has not provided evidence of diligence as required. (see MPEP § 715.07(a)) As stated in MPEP § 715.07(a), "... it is not enough merely to allege that applicant or patent owner had been diligent. ... Rather, applicant must show evidence of facts establishing diligence." (1st Paragraph) Applicant's declaration on page 2, item 4, merely alleges diligence without providing evidence to support these allegations. Applicant should submit evidence showing diligence which will remove the Jacobson reference as prior art.

*Claim Rejections - 35 USC § 112*

4. The following is a quotation of the first paragraph of 35 USC § 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

The specification is objected to under 35 USC § 112, first paragraph, as the specification as originally filed, does not provide support for the invention as is now claimed.

The specification does not teach sorting SDRAM components based upon which of the data outputs are defective (see Claim 10) or providing sorted SDRAM components with

predetermined numbers and arrangements of defective SDRAM data outputs for assembly (see Claim 11).

5. Claims 10 and 11 are rejected under 35 USC § 112, first paragraph, for the reasons set forth in the objection to the specification.

*Claim Rejections - 35 USC § 102*

6. The following is a quotation of the appropriate paragraphs of 35 USC § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

7. Claims 1, 2, 9, and 12 are rejected under 35 USC 102(e) as being anticipated by Jacobson, U.S. Patent 5,920,513.

A) As to claims 1 and 9, Jacobson discloses the invention as claimed. There is a method of accessing a memory module (Fig 4) comprising the acts of presenting a row address to the address inputs (see Col 3 Lines 2-12) of each of a plurality of partially defective SDRAM components (see Fig 4 & 5, Col 3 Lines 35-41, Col 4 Lines 25-42, and Col 5 Lines 4-45) that have at least one unreliable data output (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45) and that also have a plurality of valid data outputs, wherein the valid data outputs are data outputs that provide reliable and accurate data (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45), and presenting a column address to the address inputs of each SDRAM component (Col 3 Lines 2-12), aggregating the valid data outputs of each of the SDRAM components to provide a data path (see Fig 5 and Col 4 Lines 26-67), and communicating the data from the valid data outputs to a microprocessor (Col 4 Lines 7-8; one of ordinary skill in the art would recognize that a



computer would include some sort of processing device, i.e. a microprocessor).

The memory taught by Jacobson would be connected to a microprocessor as claimed in claim 9.

- B) As to claim 2, the act of presenting a row address does include the act of presenting a row address to the address inputs of partially defective SDRAM components (see Col 4 Line 67 to Col 5 Line 3), where for each of these SDRAM components, the plurality of valid data outputs are the same for each addressable memory location within that component so that the same portion of each addressable memory location within any given SDRAM component consistently provides valid and accurate data (see Col 3 Lines 13-27).
- C) As to claim 12, Jacobson teaches testing the SDRAM components prior to "assembling" them on a memory module (see Fig 6).

*Claim Rejections - 35 USC § 103*

8. The following is a quotation of 35 USC § 103 which forms the basis for all obviousness rejections set forth in this Office action:

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Subject matter developed by another person, which qualifies as prior art only under subsection (f) or (g) of section 102 of this title, shall not preclude patentability under this section where the subject matter and the claimed invention were, at the time the invention was made, owned by the same person or subject to an obligation of assignment to the same person.

9. Claims 3 and 4 are rejected under 35 USC § 103 as being unpatentable over Jacobson, U.S. Patent 5,920,513, in view of Dell et al., U.S. Patent 5,896,346.

- A) As to claims 3 and 4, Jacobson discloses the invention substantially as claimed. However, Jacobson does not disclose that the SDRAM components are mounted on

SIMMs or DIMMs.

Dell et al. teaches that it was common for SDRAM components to come mounted on SIMMs or DIMMs (see Col 1 Lines 38-47). SIMMs and DIMMs were common memory modules in the art at the time of the invention. They provide a convenient and standardized packaging of the SDRAM components which could be easily inserted into and removed from a computer system motherboard.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time of the invention to package the SDRAM components of Jacobson in a SIMM or DIMM module as these were common memory module designs in the industry.

10. Claims 5 and 6 are rejected under 35 USC § 103 as being unpatentable over Jacobson, U.S. Patent 5,920,513, in view of Schaefer, U.S. Patent 5,636,173.

A) As to claim 5, Jacobson discloses the invention substantially as claimed. There is a method of accessing memory cells in a memory module (Fig 4) having a plurality of SDRAM components (see Col 3 Lines 35-42), each of the SDRAM components having a plurality of address inputs (see Fig 5 and Col 4 Line 67 to Col 5 Line 3), the method comprising the acts of presenting a row address to the address inputs of each SDRAM component (see Col 3 Lines 2-12), presenting a column address to the address inputs of each SDRAM component (Col 3 Lines 2-12), wherein each of the SDRAM components is partially defective (see Fig 4 & 5, Col 3 Lines 35-41, Col 4 Lines 25-42, and Col 5 Lines 4-45) such that each SDRAM components has at least one unreliable data output (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45) and also a plurality of valid data outputs that provide reliable and accurate data (Col 3 Lines 12-27, Col 5 Lines 4-7 & 33-45), aggregating the valid data outputs of each of the SDRAM components to provide a data path (see Fig 5 and Col 4 Lines 26-67), and communicating the data from the valid data outputs from each of the SDRAM components to a microprocessor

(Col 4 Lines 7-8; one of ordinary skill in the art would recognize that a computer would include some sort of processing device, i.e. a microprocessor). However, Jacobson does not disclose that each of the SDRAM components further comprises a plurality of banks of memory that are addressable by address inputs and that the method comprises selecting one of the plurality of banks within each SDRAM component by presenting at least one selection bit at the address inputs when the row address is presented to the address inputs.

Schaefer teaches SDRAM components that comprise a plurality of banks of memory that are addressable by address inputs and that the selecting of one of the plurality of banks within the SDRAM component is performed by presenting at least one selection bit at the address inputs when the row address is presented to the address inputs (see Col 1 Lines 23-42 and Col 4 Lines 22-36). The advantage to using SDRAM with banks is that it allows interleaving between the two or more banks to hide the precharging time.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize SDRAM components that include a plurality of banks of memory that are addressable by address inputs and that the selecting of one of the plurality of banks within each SDRAM component is performed by presenting at least one selection bit at the address inputs when the row address is presented to the address inputs as taught by Schaefer for the advantage that using SDRAM components with multiple banks allows the precharging time to be hidden thus increasing the speed of the memory.

- B) As to claim 6, the act of presenting a row address does include the act of presenting a row address to the address inputs of partially defective SDRAM components (see Col 4 Line 67 to Col 5 Line 3), where for each of these SDRAM components, the plurality of valid data outputs are the same for each addressable

memory location within that component so that the same portion of each addressable memory location within any given SDRAM component consistently provides valid and accurate data (see Col 3 Lines 13-27).

11. Claims 7 and 8 are rejected under 35 USC § 103 as being unpatentable over Jacobson, U.S. Patent 5,920,513, and Schaefer, U.S. Patent 5,636,173, and in further view of Dell et al., U.S. Patent 5,896,346.

A) As to claims 7 and 8, Jacobson discloses the invention substantially as claimed. However, Jacobson does not disclose that the SDRAM components are mounted on SIMMs or DIMMs.

Dell et al. teaches that it was common for SDRAM components to come mounted on SIMMs or DIMMs (see Col 1 Lines 38-47). SIMMs and DIMMs were common memory modules in the art at the time of the invention. They provide a convenient and standardized packaging of the SDRAM components which could be easily inserted into and removed from a computer system motherboard.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time of the invention to package the SDRAM components of Jacobson in a SIMM or DIMM module as these were common memory module designs in the industry.

#### *Conclusion*

12. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) days from the mail date of this letter. Failure to respond within the period for response will result in **ABANDONMENT** of the application (see 35 USC 133, MPEP 710.02, 710.02(b)).
13. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Kevin Ellis whose telephone number is (703) 305-9659. The

Serial Number: 09/035,739  
Art Unit: 2751

- 8 -

Examiner can normally be reached on the weekdays from 6:00am to 2:30pm.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Eddie Chan, can be reached on (703) 305-9712.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks  
Washington, D.C. 20231

or faxed to:  
(703)308-9051, (for formal communications intended for entry)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Kevin L. Ellis  
Patent Examiner  
September 1, 2000

*Kevin L. Ellis*



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

GAU: 2751 RECEIVED

SEP 13 2000

In re application of:  
RICHARD WEBER and COREY LARSEN

§ Group Art Unit: 2751 TC 2700 MAIL ROOM

Serial No.: 09/035,739

§ Examiner: Kevin Ellis TC 2700 MAIL ROOM

Filed: March 5, 1998

§ Atty. Docket: 97.00031591 SEP 22 2000 RECEIVED


For:

METHOD FOR RECOVERY OF USEFUL AREAS OF  
PARTIALLY DEFECTIVE SYNCHRONOUS  
MEMORY COMPONENTS

2751 9-15-00

TRANSMITTAL LETTER

Assistant Commissioner for Patents  
Washington, D.C. 20231



Dear Sir:

Enclosed for filing in the referenced case, please find the following document(s):

**Supplemental Information Disclosure Statement  
Form PTO-1449**

Should the submission of the above referenced document(s) require any fees which are not otherwise provided for, the Commissioner is authorized to charge such fees, to Micron Electronics, Deposit Account 500659. This transmittal is being submitted in duplicate.

Respectfully submitted,

Paul A. Revis  
Registration No. 45,040  
Micron Electronics, Inc.  
900 East Karcher Road  
Nampa, ID 83687



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:  
 RICHARD WEBER and COREY LARSEN

Serial No.: 09/035,739

Filed: March 5, 1998

For:

METHOD FOR RECOVERY OF USEFUL AREAS OF  
 PARTIALLY DEFECTIVE SYNCHRONOUS  
 MEMORY COMPONENTS

§  
§  
§  
§  
§  
§  
§  
§  
§  
§  
§  
§

Group Art Unit: 2751

Examiner: Kevin Ellis

Atty. Docket: 97.00031


RECEIVED  
 SEP 13 2000

TC 2700 MAIL ROOM  
 TC 2700 MAIL ROOM  
 SEP 22 2000  
 RECEIVED

TRANSMITTAL LETTER

Assistant Commissioner for Patents  
 Washington, D.C. 20231

Dear Sir:



Enclosed for filing in the referenced case, please find the following document(s):

**Supplemental Information Disclosure Statement  
 Form PTO-1449**

Should the submission of the above referenced document(s) require any fees which are not otherwise provided for, the Commissioner is authorized to charge such fees, to Micron Electronics, Deposit Account 500659. This transmittal is being submitted in duplicate.

Respectfully submitted,

Paul A. Revis  
 Registration No. 45,040  
 Micron Electronics, Inc.  
 900 East Karcher Road  
 Nampa, ID 83687

RECEIVED  
 SEP 13 2000  
 TC 2700 MAIL ROOM  
 16  
 RECEIVED  
 SEP 22 2000  
 TC 2700 MAIL ROOM

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:  
 RICHARD WEBER and COREY LARSEN

Serial No.: 09/035,739

Filed: March 5, 1998

For:  
 METHOD FOR RECOVERY OF USEFUL AREAS OF  
 PARTIALLY DEFECTIVE SYNCHRONOUS MEMORY  
 COMPONENTS

§  
 § Group Art Unit: 2751  
 §  
 § Examiner: Kevin Ellis  
 §  
 § Atty. Docket: 97.00031.01  
 §  
 § Paper No.  
 §  
 §

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents  
 Washington, D.C. 20231



Dear Sir:

In compliance with the duty of disclosure under 37 C.F.R. § 1.56, Applicant[s] respectfully request[s] that this Supplemental Information Disclosure Statement be entered and that the references listed on the attached Form PTO-1449 be considered by the Examiner and made of record. Copies of the listed references are enclosed for the convenience of the Examiner.

In accordance with 37 C.F.R. § 1.97(b), this Supplemental Information Disclosure Statement is not to be construed as a representation that a search has been made or that no other possible material information as defined in 37 C.F.R. § 1.56(a) exists.

The following references are submitted for the Examiner's review:

U.S. Patents

<u>U.S. Patent No.</u>	<u>Issue Date</u>	<u>Inventor</u>
3,800,294	3/26/74	Lawlor
4,376,300	3/8/83	Tsang
4,450,560	5/22/84	Conner



4,479,214	10/23/84	Ryan
4,646,299	2/24/87	Schinabeck
4,807,191	2/21/89	Flannagan
4,876,685	10/24/89	Rich
4,881,200	11/14/89	Urai
4,908,798	3/13/90	Urai
4,918,662	4/17/90	Kondo
4,935,899	6/19/90	Morigami
5,060,197	10/22/91	Park & Kim
5,124,948	6/23/92	Takizawa
5,134,584	7/28/92	Boler & Lukanc
5,200,959	4/6/93	Gross & Norman
5,233,614	8/3/93	Singh
5,315,552	5/24/94	Yoneda
5,327,380	7/5/94	Kersh, et al.
5,331,188	7/19/94	Acovic, et al.
5,337,277	8/9/94	Jang
5,371,866	12/6/94	Cady
5,379,415	1/3/95	Papenberg, et al.
5,390,129	2/14/95	Rhodes
5,400,263	3/21/95	Rohrbaugh, et al.
5,400,342	3/21/95	Matsumura, et al.
5,410,545	4/25/95	Porter & Myers
5,424,989	6/13/95	Hagiwara & Sakihama
5,434,792	7/18/95	Saka, et al.
5,469,390	11/21/95	Sasaki & Tanaka
5,475,695	12/12/95	Caywood, et al.
5,491,664	2/13/96	Phelan
5,497,381	3/5/96	O'Donoghue & Cheek
5,502,333	3/26/96	Bertin, et al.
5,535,328	7/9/96	Harari, et al.
5,538,115	7/23/96	Koch
5,544,106	8/6/96	Koike
5,548,553	8/20/96	Cooper & Leary
5,553,231	9/3/96	Papenberg, et al.
5,588,115	12/24/96	Augarten
5,600,258	2/4/97	Graham, et al.
5,602,987	2/11/97	Harari
5,631,868	5/20/97	Termullo, et al.
5,633,826	5/27/97	Tsukada
5,654,204	8/5/97	Anderson
5,717,694	2/10/98	Ohsawa
5,734,621	3/31/98	Ito
5,745,673	4/28/98	Di Zenzo & Grimani
5,754,753	5/19/98	Smelser
5,758,056	5/26/98	Barr
5,841,710	11/24/98	Larsen
5,862,314	1/19/99	Jeddeloh
5,913,020	6/15/99	Rohwer
5,920,512	7/6/99	Larsen
5,963,463	10/5/99	Rondeau & Magee
5,966,724	10/12/99	Ryan
5,974,564	10/26/99	Jeddeloh
5,991,215	11/23/99	Brunelle

RECEIVED  
SEP 22 2000  
TC 2700 MAIL ROOM

5,995,409	11/30/99	Holland
6,009,536	12/28/99	Rohwer

Other References:

"MindShare, Inc., Anderson and Shanley," Pentium™ Processor System Architecture, Second Edition, PC System Architecture Series: 126-132, 221-234, 1995.  
09/035,629 - "Recovery of Partially Defective Synchronous Memory Components" filed 3/5/98  
08/903,819 - "System For Remapping Defective Memory Bit Sets" filed 7/31/97  
09/217,781 - "Use of Partially Dysfunctional Memory Devices" filed 12/21/98  
09/067,347 - "A System For Decoding Addresses For A Defective Memory Array" filed 4/28/98  
09/067,467 - "A Method For Decoding Addresses For A Defective Memory Array" filed 4/28/98  
09/519,641 - "Method and Apparatus For Recovery of Useful Areas of Partially Defective Direct Rambus Rimm Components" filed 3/6/00  
09/548,826 - "Method and Apparatus For Storing Failing Part Locations In A Module" - filed 4/13/00

Applicant understands that no fee or certification is required for the submission and consideration of this information at this time. If the fee of 37 C.F.R. § 1.17(p) is required at this time, the Commissioner is authorized to charge such fee to Deposit Account No. 500659

\*\*\*\*

A Form PTO-1449 is enclosed herewith.

Respectfully submitted,

Date: 9/16/0



Paul A. Revis  
Reg. No. 45,040  
Micron Electronics, Inc.  
900 East Karcher Road  
Nampa, ID 83687  
(208) 898-1316  
AGENT FOR APPLICANT

**BEST COPY**

Sheet: 1 of 3

PTO-1449  
7-80

U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICE

Atty Docket No: 97.00031.01

Serial No: 09/035,739

Applicant: Richard Weber and Corey Larsen

Filing Date: March 5, 1998

Group: 2751

**INFORMATION DISCLOSURE STATEMENT BY APPLICANT**

(37 CFR 1.98(b)) (use several sheets if necessary)

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Name	Class	Subclass	
UA	AA	3,800,294	3/26/74	Lawlor	340	172.5
UA	AB	4,376,300	3/8/83	Tsang	365	200
UA	AC	4,450,560	5/22/84	Conner	371	25
UA	AD	4,479,214	10/23/84	Ryan	371	11
UA	AE	4,646,299	2/24/87	Schinabeck & Murdock	371	20
UA	AF	4,807,191	2/21/89	Flannagan	365	189
UA	AG	4,876,685	10/24/89	Rich	371	21.6
UA	AH	4,881,200	11/14/89	Urai	365	189.04
UA	AI	4,908,798	3/13/90	Urai	365	230.03
UA	AJ	4,918,662	4/17/90	Kondo	365	210.5
UA	AK	4,935,899	6/19/90	Morigami	365	200
UA	AL	5,060,197	10/22/91	Park & Kim	365	200
UA	AM	5,124,948	6/23/92	Takizawa, et al.	365	200
UA	AN	5,134,584	7/28/92	Boler & Lukanc	365	200
UA	AO	5,200,959	4/6/93	Gross & Norman	371	21.6
UA	AP	5,233,614	8/3/93	Singh	371	21.6
UA	AQ	5,315,552	5/24/94	Yoneda	365	200
UA	AR	5,327,380	7/5/94	Kersh & Norwood	365	195
UA	AS	5,331,188	7/19/94	Acovic, et al.	257	298
UA	AT	5,337,277	8/9/94	Jang	365	200
UA	AU	5,371,866	12/6/94	Cady	395	400
UA	AV	5,379,415	1/3/95	Papenberg, et al.	395	575
UA	AW	5,390,129	2/14/95	Rhodes	364	480

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No
	AX					<input type="checkbox"/>	<input type="checkbox"/>

Initial OTHER ART (including author, title, date, pertinent pages, etc.)

UA	AY		"MindShare, Inc., Anderson and Shanley," Pentium™ Processor System Architecture, Second Edition, PC System Architecture Series: 126-132, 221-234, 1995.
	AZ	09/035,629	"Recovery of Partially Defective Synchronous Memory Components" filed 3/5/98
	BA	08/903,819	"System For Remapping Defective Memory Bit Sets" filed 7/31/97
	BB	09/217,781	"Use of Partially Dysfunctional Memory Devices" filed 12/21/98
	BC	09/067,347	"A System For Decoding Addresses For A Defective Memory Array" filed 4/28/98

Examiner: Kevin L. Eller Date Considered: 4/20/01

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.

SEP 11 2000  
 U.S. DEPARTMENT OF COMMERCE  
 PATENT AND TRADEMARK OFFICE

Sheet: 2 of: 3

RM: PTO-1449 (REV: 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Atty Docket No: 97.00031.01	Serial No: 09/035,739
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>		Applicant: Richard Weber and Corey Larsen	
(37 CFR 1.98(b))		Filing Date: March 5, 1998	
(use several sheets if necessary)		Group: 2751	

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	
NA	BD	5,400,263	3/21/95	Rohrbaugh, et al.	364	490
NA	BE	5,400,342	3/21/95	Matsumura, et al.	371	21.2
NA	BF	5,410,545	4/25/95	Porter & Myers	371	21.6
NA	BG	5,424,989	6/13/95	Hagiwara & Sakihama	365	201
NA	BH	5,434,792	7/18/95	Saka, et al.	364	468
NA	BI	5,469,390	11/21/95	Sasaki & Tanaka	365	200
NA	BJ	5,475,695	12/12/95	Caywood, et al.	371	27
NA	BK	5,491,664	2/13/96	Phelan	365	200
NA	BL	5,497,381	3/5/96	O'Donoghue & Cheek	371	28
NA	BM	5,502,333	3/26/96	Bertin, et al.	257	685
NA	BN	5,535,328	7/9/96	Harari, et al.	395	182.05
NA	BO	5,538,115	7/23/96	Koch	188	299
NA	BP	5,544,106	8/6/96	Koike	365	200
NA	BQ	5,548,553	8/20/96	Cooper & Leary	365	200
NA	BR	5,553,231	9/3/96	Papenberg, et al.	395	182.03
NA	BS	5,588,115	12/24/96	Augarten	395	183.06
NA	BT	5,600,258	2/4/97	Graham, et al.	324	758
NA	BU	5,602,987	2/11/97	Harari, et al.	395	182.06
NA	BV	5,631,868	5/20/97	Termullo, et al.	365	200
NA	BW	5,633,826	5/27/97	Tsukada	365	200
NA	BX	5,654,204	8/5/97	Anderson	438	15
KE	BY	5,717,694	2/10/98	Ohsawa	371	5.1
KE	BZ	5,734,621	3/21/98	Ito	365	230.03

RECEIVED  
 SEP 13 2000  
 MAIL ROOM  
 RECEIVED  
 SEP 22 2000  
 MAIL ROOM

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No
	CA					<input type="checkbox"/>	<input type="checkbox"/>

Initial	OTHER ART (including author, title, date, pertinent pages, etc.)
CB	09/067,467 - "A Method For Decoding Addresses For A Defective Memory Array" filed 4/28/98
CC	09/519,641 - "Method And Apparatus For Recovery of Useful Areas of Partially Defective Direct Rambus RDRAM Components" filed 3/6/00
CD	09/548,826 - "Method and Apparatus For Storing Failing Part Locations In a Module" filed 4/13/00

Examiner: <i>Kevia L. Bliz</i>	Date Considered: <i>4/20/01</i>
--------------------------------	---------------------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.



FORM: PTO-1449 (REV: 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Atty Docket No: 97.00031.01	Serial No: 09/035,739
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> (37 CFR 1.98(b)) (use several sheets if necessary)		Applicant: Richard Weber and Corey Larsen	
		Filing Date: March 5, 1998 Group: 2751 TC 2700 MA	

RECE  
SEP 13  
TC 2700 MA

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass
UK	CE 5,745,673	4/28/98	Di Zenzo & Grimani	395	182.05
UK	CF 5,754,753	5/19/98	Smelser	395	182.06
UK	CG 5,758,056	5/26/98	Barr	395	182.05
UK	CH 5,841,710	11/24/98	Larsen	365	200
UK	CI 5,862,314	1/19/99	Jeddeloh	395	182.06
UK	CJ 5,913,020	6/15/99	Rohwer	395	182.06
UK	CK 5,920,512	7/6/99	Larsen	365	200
UK	CL 5,963,463	10/5/99	Rondeau & Magee	365	52
UK	CM 5,966,724	10/12/99	Ryan	711	105
UK	CN 5,974,564	10/26/99	Jeddeloh	714	8
UK	CO 5,991,215	11/23/99	Brunelle	365	201
UK	CP 5,995,409	11/30/99	Holland	365	149
UK	CQ 6,009,536	12/28/99	Rohwer	714	8

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No
	CA					<input type="checkbox"/>	<input type="checkbox"/>

Initial	OTHER ART (including author, title, date, pertinent pages, etc.)	
	CB	
	CC	
	CD	

Examiner: <i>Newell, Ellis</i>	Date Considered: <i>4/20/01</i>
--------------------------------	---------------------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.

RECEIVED  
SEP 22 2000  
TC 2700 MAIL ROOM



FORM: PTO-1449 (REV: 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Atty Docket No: 97.00031.01	Serial No: 09/035,739
INFORMATION DISCLOSURE STATEMENT BY APPLICANT  (37 CFR 1.98(b)) (use several sheets if necessary)		Applicant: Richard Weber and Corey Larsen	
		Filing Date: March 5, 1998	Group: 2751

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass
UR	AA	3,800,294	3/26/74	Lawlor	340 172.5
UR	AB	4,376,300	3/8/83	Tsang	365 200
UR	AC	4,450,560	5/22/84	Conner	371 25
UR	AD	4,479,214	10/23/84	Ryan	371 11
UR	AE	4,646,299	2/24/87	Schinabeck & Murdock	371 20
UR	AF	4,807,191	2/21/89	Flannagan	365 189
UR	AG	4,876,685	10/24/89	Rich	371 21.6
UR	AH	4,881,200	11/14/89	Urai	365 189.04
UR	AI	4,908,798	3/13/90	Urai	365 235.03
UR	AJ	4,918,662	4/17/90	Kondo	365 210
UR	AK	4,935,899	6/19/90	Morigami	365 200
UR	AL	5,060,197	10/22/91	Park & Kim	365 200
UR	AM	5,124,948	6/23/92	Takizawa, et al.	365 200
UR	AN	5,134,584	7/28/92	Boler & Lukanc	365 200
UR	AO	5,200,959	4/6/93	Gross & Norman	371 21.6
UR	AP	5,233,614	8/3/93	Singh	371 21.6
UR	AQ	5,315,552	5/24/94	Yoneda	365 200
UR	AR	5,327,380	7/5/94	Kersh & Norwood	365 195
UR	AS	5,331,188	7/19/94	Acovic, et al.	257 298
UR	AT	5,337,277	8/9/94	Jang	365 200
UR	AU	5,371,866	12/6/94	Cady	395 400
UR	AV	5,379,415	1/3/95	Papenberg, et al.	395 575
UR	AW	5,390,129	2/14/95	Rhodes	364 480

RECEIVED  
SEP 13 2000  
TO 2700 MAIL ROOM  
RECEIVED  
SEP 22 2000  
TO 2700 MAIL ROOM


FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No
	AX					<input type="checkbox"/>	<input type="checkbox"/>

Initial	Document Number	Date	Description
UR	AY		"MindShare, Inc., Anderson and Shanley," Pentium™ Processor System Architecture, Second Edition, PC System Architecture Series: 126-132, 221-234, 1995.
	AZ	09/035,629	"Recovery of Partially Defective Synchronous Memory Components" filed 3/5/98
	BA	08/903,819	"System For Remapping Defective Memory Bit Sets" filed 7/31/97
	BB	09/217,781	"Use of Partially Dysfunctional Memory Devices" filed 12/21/98
	BC	09/067,347	"A System For Decoding Addresses For A Defective Memory Array" filed 4/28/98

Examiner: <i>Kevia C. Ellis</i>	Date Considered: <i>4/20/01</i>
---------------------------------	---------------------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.



FORM: PTO-1449 (REV: 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Atty Docket No: 97.00031.01	Serial No: 09/035,739
INFORMATION DISCLOSURE STATEMENT BY APPLICANT  (37 CFR 1.98(b)) (use several sheets if necessary)		Applicant: Richard Weber and Corey Larsen	
		Filing Date: March 5, 1998	Group: 2751

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass		
NA	BD	5,400,263	3/21/95	Rohrbaugh, et al.	364	490	
NA	BE	5,400,342	3/21/95	Matsumura, et al.	371	21.2	
NA	BF	5,410,545	4/25/95	Porter & Myers	371	21.6	
NA	BG	5,424,989	6/13/95	Hagiwara & Sakihama	365	201	
NA	BH	5,434,792	7/18/95	Saka, et al.	364	468	
NA	BI	5,469,390	11/21/95	Sasaki & Tanaka	365	200	
NA	BJ	5,475,695	12/12/95	Caywood, et al.	371	27	
NA	BK	5,491,664	2/13/96	Phelan	365	200	
NA	BL	5,497,381	3/5/96	O'Donoghue & Cheek	371	28	
NA	BM	5,502,333	3/26/96	Bertin, et al.	257	685	
NA	BN	5,535,328	7/9/96	Harari, et al.	395	182.05	
NA	BO	5,538,115	7/23/96	Koch	188	299	
NA	BP	5,544,106	8/6/96	Koike	365	200	
NA	BQ	5,548,553	8/20/96	Cooper & Leary	365	200	
NA	BR	5,553,231	9/3/96	Papenberg, et al.	395	182.05	
NA	BS	5,588,115	12/24/96	Augarten	395	183.00	
NA	BT	5,600,258	2/4/97	Graham, et al.	324	758	
NA	BU	5,602,987	2/11/97	Harari, et al.	395	182.05	
NA	BV	5,631,868	5/20/97	Termullo, et al.	365	200	
NA	BW	5,633,826	5/27/97	Tsukada	365	200	
NA	BX	5,654,204	8/5/97	Anderson	438	15	
KE	BY	5,717,694	2/10/98	Ohsawa	371	5.1	
KE	BZ	5,734,621	3/21/98	Ito	365	230.03	

RECEIVED  
SEP 13 2000  
TO 2700 MAIL ROOM

RECEIVED  
SEP 22 2000  
TO 2700 MAIL ROOM

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No
	CA					<input type="checkbox"/>	<input type="checkbox"/>

OTHER ART (including author, title, date, pertinent pages, etc.)

Initial	Document Number	Date	Description
<del>CB</del>	<del>09/067,467</del>	<del>4/28/98</del>	<del>"A Method For Decoding Addresses For A Defective Memory Array" filed 4/28/98</del>
<del>CC</del>	<del>09/519,641</del>	<del>3/6/00</del>	<del>"Method And Apparatus For Recovery of Useful Areas of Partially Defective Direct Rambus RIMM Components" filed 3/6/00</del>
<del>CD</del>	<del>09/548,826</del>	<del>4/13/00</del>	<del>"Method and Apparatus For Storing Failing Part Locations In a Module" filed 4/13/00</del>

Examiner: <u>Kevin L. Gilre</u>	Date Considered: <u>4/20/01</u>
---------------------------------	---------------------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.



Sheet: 3 of 3

FORM: PTO-1449 (REV: 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Atty Docket No: 97.00031.01	Serial No: 09/035,739
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> (37 CFR 1.98(b)) (use several sheets if necessary)		Applicant: <b>Richard Weber and Corey Larsen</b>	
		Filing Date: <b>March 5, 1998</b> Group: <b>2751 TC 2700 MAIL</b>	

RECEIVED  
SEP 13  
TC 2700 MAIL

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Name	Class	Subclass
WE	CE 5,745,673	4/28/98	Di Zenzo & Grimani	395	182.05
WE	CF 5,754,753	5/19/98	Smelser	395	182.06
WE	CG 5,758,056	5/26/98	Barr	395	182.05
WE	CH 5,841,710	11/24/98	Larsen	365	200
WE	CI 5,862,314	1/19/99	Jeddeloh	395	182.06
WE	CJ 5,913,020	6/15/99	Rohwer	395	182.06
WE	CK 5,920,512	7/6/99	Larsen	365	200
WE	CL 5,963,463	10/5/99	Rondeau & Magee	365	52
WE	CM 5,966,724	10/12/99	Ryan	711	105
WE	CN 5,974,564	10/26/99	Jeddeloh	714	8
WE	CO 5,991,215	11/23/99	Brunelle	365	201
WE	CP 5,995,409	11/30/99	Holland	365	149
WE	CQ 6,009,536	12/28/99	Rohwer	714	8

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No
	CA					<input type="checkbox"/>	<input type="checkbox"/>

Initial	OTHER ART (including author, title, date, pertinent pages, etc.)	
	CB	
	CC	
	CD	

Examiner: <i>Newin L. Ellis</i>	Date Considered: <i>4/20/01</i>
---------------------------------	---------------------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.

RECEIVED  
SEP 22 2000  
TC 2700 MAIL ROOM



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

✓ 2751\$  
2185

In re application of:  
Richard Weber and Corey Larsen

Serial No.: 09/035,739

Filed: March 5, 1998

For:

METHOD FOR RECOVERY OF USEFUL AREAS OF  
PARTIALLY DEFECTIVE SYNCHRONOUS  
MEMORY COMPONENTS




§ Group Art Unit: 2751  
§  
§ Examiner: Kevin Ellis  
§  
§ Atty. Docket: 97.00031.01  
§  
§  
§  
§  
§

RECEIVED  
FEB 14 2001  
Technology Center 2100

TRANSMITTAL LETTER

Assistant Commissioner for Patents  
Washington, D.C. 20231

Dear Sir:



Enclosed for filing in the referenced case, please find the following document(s):

**Response to Third Office Action  
Declaration of Richard Weber and Corey Larsen under 37 C.F.R. §1.131  
Petition For Extension of Time**

Should the submission of the above referenced document(s) require any fees which are not otherwise provided for, the Commissioner is authorized to charge such fees, to Micron Electronics, Deposit Account #500659. This transmittal is being submitted in duplicate.

Respectfully submitted,

Paul A. Revis  
Reg #45,040  
Micron Electronics, Inc.  
900 East Karcher Road  
Nampa, ID 83687



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors: Richard Weber and Corey Larsen  
Application No.: 09/035,739  
Filed: March 5, 1998  
Title: METHOD FOR RECOVERY OF USEFUL AREAS OF  
PARTIALLY DEFECTIVE SYNCHRONOUS MEMORY  
COMPONENTS

Examiner: Kevin Ellis  
Art Unit: 2751  
Atty. Docket No.: 97.00031.01

Assistant Commissioner for Patents  
Washington, DC 20231

#18  
RECEIVED  
FEB 14 2001  
Technology Center 2100

RESPONSE TO THIRD OFFICE ACTION

Dear Assistant Commissioner:

This paper responds to the third Office action in this patent application mailed September 7, 2000. Please consider the application in light of the following remarks.

REMARKS

Claims 1 – 12 are pending in the present application.

In the Office action mailed on September 7, 2000, the examiner rejected claims 1, 9, and 12 under 35 U.S.C. §102(e) as anticipated over U.S. Pat. No. 5,920,513 to Jacobson ("Jacobson"). Claims 3 and 4 were rejected under 35 U.S.C. §103 as being unpatentable over Jacobson in view of U.S. Pat. No. 5,896,346 to Dell et al. ("Dell"). Claims 5 and 6 were rejected under 35 U.S.C. §103 as being unpatentable over Jacobson in view of U.S. Pat. No. 5,636,173 to Schaefer, ("Schaefer"). Claims 7 and 8 were rejected under 35 U.S.C. §103 as being unpatentable over Jacobson and Schaefer and

further in view of Dell. Claims 10 and 11 were rejected under 35 U.S.C. §112, first paragraph.

Reconsideration is respectfully requested.

The Jacobson Reference

In the prior amendment and response by the applicant, a declaration under 37 C.F.R. §1.131 swearing back of Jacobson was submitted. The effectiveness of the declaration was found lacking to establish diligence from a date prior to the effective date of the Jacobson reference to a subsequent reduction to practice or to the filing of the application. A substitute declaration with further evidence establishing diligence from a date prior to the effective date of the Jacobson reference to the filing of the application has been provided herewith. Consequently, applicant respectfully submits that claims 1 – 9 and 12 are patentable over the art cited.

Claims 10 and 11 were rejected under 35 U.S.C. §112, first paragraph. Specifically, the reason cited for rejecting claim 10 was that “[t]he specification does not teach sorting SDRAM components based upon which of the data outputs are defective.” However, the applicant respectfully points out that the specification does point to at least three embodiments of the invention where multiple partially defective SDRAM components are combined in predetermined arrangements. See Specification, each of the three respective embodiments sections beginning at p. 6, ln. 3; p. 6, ln. 19; and p. 7, ln. 10. For each of these embodiments, the specification teaches sorting out select components based on which of the data outputs of the respective SDRAM components are defective. For example, in the first embodiment listed, it is stated that “[t]he SDRAM components 54, 55, 57, and 58 each have four defective or unused DQ outputs ... components 56 and 59 have eight unreliable or unused DQ outputs...” p. 6, lns. 7 – 10. Therefore, based on which of the data outputs are defective, SDRAM components are sorted and combined to form operative memory modules. Alternative sortings and combinations are illustrated in the other embodiments listed. Absent sorting, no memory module could be logically assembled, much less the variety of memory modules described in the specification. The application teaches, by numerous examples, sorting based on which of the data outputs are defective. Based on the prior teaching in the art of record, and if not for the teaching and examples of the application, a memory module

attempting to provide the utility of the modules of the present invention would merely be a combination of randomly arranged components. Such a random combination simply would not consistently work with partially defective components. The specification clearly illustrates and teaches sorting based on which of the data outputs are defective. Consequently, the applicant respectfully requests that the §112, paragraph 1 rejection of claim 10 be removed.

The reason cited for rejecting claim 11 was that "providing sorted SDRAM components with predetermined numbers and arrangements of defective SDRAM data outputs for assembly" is not taught in the specification. Again, the applicant respectfully points to the example embodiments provided in the specification. Each of the embodiments clearly shows a predetermined number and arrangement of defective SDRAM components that may be assembled into complementary memory modules. Absent providing components with predetermined numbers and arrangement of defective SDRAM data output for assembly into modules, the embodiments clearly presented in the specification could not be made. The fact that general, as well as specific, example embodiments of effective memory modules have been provided proves that the specification clearly teaches providing sorted SDRAM components with predetermined numbers and arrangements of defective SDRAM data outputs for assembly. Therefore, the applicant respectfully requests that the §112, paragraph 1 rejection of claim 11 be removed.

#### CONCLUSION

In light of the foregoing remarks, applicant respectfully requests that the outstanding rejections be removed. If the examiner wishes to discuss the above remarks, the examiner is encouraged to contact the undersigned. Additionally, if the examiner notices any informalities in the application, he is also encouraged to contact the undersigned to expediently correct any such informalities. The applicant has attempted to address all issues raised in the previous Office action. If the examiner believes that there are issues that have not been addressed, the examiner is invited to contact the undersigned.

Respectfully submitted,




---

Paul A. Revis  
Attorney for Applicant  
Registration No. 45,040

Enclosures:  
Transmittal Letter (2 copies)  
Declaration of Inventors  
Postcard

Micron Electronics, Inc.  
Legal Department  
900 East Karcher Road  
Nampa, ID 83687  
(208)898-1316 - Voice  
(208)898-7211 - Fax



#79

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors: Richard Weber and Corey Larsen  
 Application No.: 09/035,739  
 Filed: March 5, 1998  
 Title: METHOD FOR RECOVERY OF USEFUL AREAS OF PARTIALLY DEFECTIVE SYNCHRONOUS MEMORY COMPONENTS

Examiner: Kevin Ellis  
 Art Unit: 2751  
 Atty. Docket No.: 97.00031.01

Assistant Commissioner for Patents  
 2011 Jefferson Davis Highway  
 Washington, DC 20231

DECLARATION OF RICHARD WEBER AND COREY LARSEN UNDER 37 C.F.R. § 1.131

Dear Assistant Commissioner for Patents:

We, Richard Weber and Corey Larsen, declare and state that:

1. We are the inventors of the invention described and claimed in U.S. Patent Application No. 09/035,739, filed March 5, 1998. This declaration establishes invention in this country before August 22, 1997, and thus before the U.S. filing date of U.S. Patent No. 5,920,513 issued to Jacobson.
2. Before August 22, 1997, we conceived the invention currently presented in claims 1-12 of the above-captioned patent application. Our conception of the invention is corroborated by the Micron Electronics, Inc. drawing entitled "2MX64 SDRAM DIMM (DQ4 - DQ7 BAD)," dated March 6, 1997, attached hereto as Exhibit A.

3. As shown in Exhibit A, we did conceive a method of accessing a memory module, and particularly the memory cells of the memory module. Exhibit A illustrates a structure through which a row address may be presented to a plurality of partially defective SDRAM components that have unreliable and reliable data outputs, and a column address may be presented to the SDRAM address inputs. Further, a particular bank may be selected. Aggregation of the valid data outputs of each of the SDRAM components to provide a data path is also shown. Data may then be communicated from the valid data outputs to a microprocessor. In another embodiment, the invention includes a method of enabling data access between a memory module having data outputs and a microprocessor. The illustrated memory module may result from determining which SDRAM data outputs of a group of SDRAM components are defective, and assembling a set of SDRAM components from the group of SDRAM components, wherein at least one of the SDRAM components has defective SDRAM data outputs, such that each memory module data output is connected to an operative SDRAM data output. A clock signal may then be processed to synchronously apply operating signals to the memory module and the microprocessor to effect data access between the memory module and the microprocessor.

4. After conceiving this invention, we proceeded diligently by preparing schematic drawings, accomplishing testing, disclosing the invention to our employer, working through an initial invention review procedure, and participating in the preparation of the present patent application. Diligence, without unusual or undue delay, from prior to August 22, 1997 to constructive reduction to practice is shown by the following:

- (1) June 13, 1997 – letter from Micron Electronics Patent Secretary to inventors requesting review of a second draft application (see Exhibit B);
- (2) August 20, 1997 – letter from Micron Electronics Patent Secretary transmitting application changes to outside counsel, Dorsey & Whitney (see Exhibit C);
- (3) October 2-6, 1997 – email chain between Micron Electronics Patent Secretary and Dorsey & Whitney requesting and reporting status of subject patent application (see Exhibit D, other unrelated application information has been redacted from this email);


- (4) October 9, 1997 – letter from Dorsey & Whitney to Micron Electronics transmitting a third draft application (see Exhibit E);
- (5) October 13, 1997 – letter from Micron Electronics Patent Secretary to inventors requesting review of the third draft application (see Exhibit F);
- (6) October 16, 1997 – letter from Dorsey & Whitney to Micron Electronics transmitting a fourth draft application (see Exhibit G);
- (7) October 24, 1997 – letter from Micron Electronics Patent Secretary to inventors requesting review of the fourth draft application (see Exhibit H);
- (8) January 27, 1998 – letter from Dorsey & Whitney to Micron Electronics transmitting a fifth draft application (see Exhibit I);
- (9) January 30, 1998 – letter from Micron Electronics Patent Secretary to inventor requesting review of fifth [misabeled as third] draft application (see Exhibit J); and
- (10) February 20, 1998 – letter from Micron Electronics Patent Secretary to Dorsey & Whitney requesting expedited, missing parts filing of the fifth [misabeled as third] draft application once changes as marked were incorporated (see Exhibit K).

On March 5, 1998, we constructively reduced this invention to practice with the filing of the present application.

5. We further declare that all statements herein made of our own knowledge are true, and that all statements made on information or belief are believed to be true; and further, that the statements are made with the knowledge that the making of willful or false statements or the like is punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and may jeopardize the validity of any patent issuing from this patent application.



Dated this 5 day of February, 2001.


  
Richard Weber

Residence : Boise, County of Ada  
State of Idaho

Citizenship : United States

P.O. Address : 2972 N. Woodcreek Ln.  
Boise, Idaho 83704

Dated this 1 day of February, 2001.


  
Corey Larsen



Residence : Marsing, County of Owyhee  
State of Idaho

Citizenship : United States

P.O. Address : P.O. Box 383  
Marsing, Idaho 83639

EXHIBIT A.





MAGNION ELECTRONICS INC	
TITLE	Z81864 SIGNAL DIAM (DO4 - DO7 BAD)
SIZE	DOCUMENT NUMBER
C	ES6055-2
DATE	THURSDAY, MARCH 05, 1997
PAGE	8
	OF
	1
	A

EXHIBIT B



WRITER'S DIRECT DIAL: (208) 893-4792  
WRITER'S FAX: (208) 893-7411

E-MAIL: njjohnson@micron.com

June 13, 1997

Via Interoffice Mail

Corey Larsen  
Richard Weber  
Micron Electronics, Inc.  
900 East Karcher Road  
Nampa, ID 83687

Re: Micron Reference Number: 97.00031  
Title: "Design To Optimize Recovery Of Useful Areas of Partial SDRAM on a  
SDRAM DIMM"

Dear Corey and Richard:

Enclosed you will find a second draft applications. If you have changes, please mark them on the copies enclosed and return the edited copies to me so that Hoyt can review the marked-up drafts. If there are no changes, please call or e-mail me so that I may send the Declaration and Power of Attorney and Assignment documents (remember the Assignment must be signed in the presence of a notary) for you to sign. After signing and notarizing all applicable sections, return all documents to me.

If you have any questions, please do not hesitate to call.

Sincerely,

Nancey Johnson  
Patent Secretary

/nj

Enclosure

f:\legal\njjohnson/prosecut\ltrprose/docinv.exe.doc

EXHIBIT C



RECEIVED

FEB 14 2001

Technology Center 2100



WRITER'S DIRECT DIAL: (208) 898-4792  
WRITER'S FAX: (208) 898-7411

E-MAIL: njhammond@micron.com

August 20, 1997

Via Federal Express (612)340-2600

Mark A. Wolfe, Esq.  
Dorsey & Whitney  
Pillsbury Center South  
220 South Sixth Street  
Minneapolis, MN 55402-1498

Re: Micron Reference Number: 97.00031  
Your Reference Number : 6142  
Title: "Design To Optimize Recovery Of Useful Areas Of Partial SDRAM on a  
SDRAM DIMM"

Dear Mark:

Enclosed please find the edited draft application for the above case. The inventor and Hoyt Fleming have reviewed and made changes. Please make the necessary changes and send back a clean copy along with a redlined version for the inventor to review.

Thank you.

Sincerely,

Nancey Hammond  
Patent Secretary

/nh

Enclosures

f:/legal/hammondprosecut/ltprpse/drtapcou.doc



EXHIBIT D



RECEIVED  
FEB 14 2001  
Technology Center 2100

Nancey Hammond

97,00031

To: Wolfe, Mark  
Subject: RE: Status

Go ahead and send the revised draft on 6142 for the inventor to review. I don't need the other three in any specific order, whichever you are working on first.

Thank you,

Nancey/MEI-Legal

-----  
From: Wolfe, Mark[SMTP:wolfe.mark@dorseylaw.com]  
Sent: Monday, October 06, 1997 7:57 AM  
To: NJHAMMOND@micron.com  
Subject: RE: Status

Nancey: Here's the status for these applications:

6142: We have made the changes to the application, and are preparing additional method claims for filing in the "method claims" application. We expect that we'll have the revised draft to you this week. Also, our current directions are to return the revised draft to you for review prior to filing. Would you prefer that we go ahead and file the applications instead?

---

To: Wolfe, Mark  
Cc: Hemphill, Stuart; HAFLEMING@meigate  
From: NJHAMMOND@micron.com on Thu, Oct 2, 1997 11:46 AM  
Subject: Status  
RFC Header: Received: by dorseylaw.com with SMTP; 2 Oct 1997 11:45:52 -0600  
Received: from fwext.micron.com ([204.134.212.40]) by fwnt.dorseylaw.com  
via smtpd (for mail.dorseylaw.com [170.112.253.3]) with SMTP; 2 Oct 1997 16:42:56 UT  
Received: from admin-srv21.micron.com by fwext.micron.com  
via smtpd (for FWNT.DORSEYLA.W.COM [170.112.1.34]) with SMTP; 2 Oct 1997 16:44:45 UT  
Received: from exm01imc1.micron.com (meigate [137.201.204.115]) by admin-srv21.micron.com (8.7.5/8.7.3)  
with SMTP id KAA00416; Thu, 2 Oct 1997 10:44:42 -0600 (MDT)  
Received: by exm01imc1.micron.com with Microsoft Exchange (IMC 4.0.837.3)  
id <01BCCF20.33C1E720@exm01imc1.micron.com>; Thu, 2 Oct 1997 10:44:47 -0600  
Message-ID: <c=US;a=\_%p=MICRON%I=\_EXCHMEI01E-971002164448Z-79494@exm01imc1.micron.com>  
From: <NJHAMMOND@micron.com>  
To: <wolfe.mark@dorseylaw.com>  
Cc: <hemphill.stuart@dorseylaw.com>, <HAFLEMING@meigate>  
Subject: Status  
Date: Thu, 2 Oct 1997 10:44:48 -0600  
X-Mailer: Microsoft Exchange Server Internet Mail Connector Version 4.0.837.3  
Encoding: 9 TEXT

Mark, just checking on the status of the first draft applications for your docket numbers and the second draft for 6142. Please let me know if you are waiting for further information from the inventors so that I can start calling them.

Thank you,

Nancey/MEI-Legal  
(208) 898-4792

EXHIBIT E



RECEIVED  
FEB 14 2001  
Technology Center 2100

DORSEY & WHITNEY LLP

MINNEAPOLIS  
WASHINGTON, D.C.  
LONDON  
BRUSSELS  
HONG KONG  
DES MOINES  
ROCHESTER  
COSTA MESA

PILLSBURY CENTER SOUTH  
220 SOUTH SIXTH STREET  
MINNEAPOLIS, MINNESOTA 55402-1498  
TELEPHONE: (612) 340-2600  
FAX: (612) 340-2868

MARK A. WOLFE  
(612) 340-5659  
Fax: (612) 340-8856  
wolfe.mark@dorseyllaw.com

MICRON LEGAL

NEW YORK  
DENVER  
SEATTLE  
FARGO  
BILLINGS  
MISSOULA  
GREAT FALLS

October 9, 1997

OCT 10 1997

Via Federal Express


Mr. Hoyt Fleming  
Micron Electronics Inc.  
900 E. Karcher Road  
Trailer #12  
Nampa, ID 83687

Re: New U.S. Patent Application for  
Design to Optimize Recovery of Useful Areas of  
Partial SDRAM on a SDRAM DIMM  
Our Docket: 6142                      Your Ref. 97.00031

Dear Hoyt:

Enclosed is a revised version of an application (clean copy and redlined copy) for the above-identified invention. The suggested changes have been made, and additional claims have been added. After you have had an opportunity to look over this revised draft, please call so that we can get the application on file.

Very truly yours



Mark A. Wolfe

MAW:jrc  
Enclosures

EXHIBIT F



RECEIVED

FEB 14 2001

Technology Center 2100



WRITER'S DIRECT DIAL: (208) 898-4792  
WRITER'S FAX: (208) 898-7211

E-MAIL: njhammond@micron.com

October 13, 1997

Via Interoffice Mail

Corey Larsen  
Richard Weber  
Micron Electronics, Inc.  
900 East Karcher Road  
Nampa, ID 83687

Re: Micron Reference Number: 97.00031  
Title: "Partial SDRAM on a SDRAM DIMM"

Dear Corey and Rick:

Enclosed you will find a third draft application. If you have changes, please mark them on the copy enclosed and return the edited copy to me so that Hoyt can review the marked-up draft. If there are no changes, please e-mail with the docket number and title of your application so that Hoyt may review and we can get your application filed

If you have any questions, please do not hesitate to call.

Sincerely,

Nancey Hammond  
Patent Secretary

/nh

Enclosure

f:/legal/hammond/prosecu/ltprose/app.inv.id.doc

EXHIBIT G



RECEIVED  
FEB 14 2001  
Technology Center 2100

DORSEY & WHITNEY LLP

MINNEAPOLIS  
WASHINGTON, D.C.  
LONDON  
BRUSSELS  
HONG KONG  
DES MOINES  
ROCHESTER  
COSTA MESA

PILLSBURY CENTER SOUTH  
220 SOUTH SIXTH STREET  
MINNEAPOLIS, MINNESOTA 55402-1498  
TELEPHONE: (612) 340-2600  
FAX: (612) 340-2868

MARK A. WOLFE  
(612) 340-5659  
Fax: (612) 340-8856  
wolfe.mark@dorseyllaw.com

NEW YORK  
DENVER  
SEATTLE  
FARGO  
BILLINGS  
MISSOULA  
GREAT FALLS

October 16, 1997

Mr. Corey Larson  
c/o Nancey Hammond  
Micron Electronics, Inc.  
Trailer #12  
900 East Karcher Road  
Nampa, ID 83687

MICRON LEGAL

OCT 20 1997

Re: New U.S. Patent Application for  
RECOVERY OF USEFUL AREAS OF PARTIALLY  
DEFECTIVE SYNCHRONOUS MEMORY COMPONENTS  
Our Docket: 6142                      Your Ref. 97.00031

Dear Corey:

Enclosed is the revised draft for the above application.

Very truly yours,

  
Mark A. Wolfe

MAW:jrc  
Enclosure



EXHIBIT H



RECEIVED  
FEB 14 2001  
Technology Center 2100



WRITER'S DIRECT DIAL: (208) 898-4792  
WRITER'S FAX: (208) 898-7211

E-MAIL: njhammond@micron.com

October 24, 1997

Via Interoffice Mail

Corey Larson  
Micron Electronics, Inc.  
900 East Karcher Road  
Nampa, ID 83687

Re: Micron Reference Number: 97,00031  
Title: "Recovery of Useful Areas of Partially Defective Synchronous Memory Components"

Dear Corey:

Enclosed you will find a fourth draft application. **(I just recently sent you a third draft and then received this fourth draft this week)** If you have changes, please mark them on the copy enclosed and return the edited copy to me so that Hoyt can review the marked-up draft. If there are no changes, please e-mail with the docket number and title of your application so that Hoyt may review and we can get your application filed.

If you have any questions, please do not hesitate to call.

Sincerely,

Nancey Hammond  
Patent Secretary

/nh

Enclosure

f:/legal/hammond/prosecut/trprose/app.inv.id.doc

EXHIBIT I



RECEIVED  
FEB 14 2001  
Technology Center 2100

DORSEY & WHITNEY LLP

MINNEAPOLIS  
WASHINGTON, D.C.  
LONDON  
BRUSSELS  
HONG KONG  
DES MOINES  
ROCHESTER  
COSTA MESA

PILLSBURY CENTER SOUTH  
220 SOUTH SIXTH STREET  
MINNEAPOLIS, MINNESOTA 55402-1498  
TELEPHONE: (612) 340-2600  
FAX: (612) 340-2868  
MARK A. WOLFE  
(612) 340-5659  
Fax: (612) 340-8856  
wolfe.mark@dorseyllaw.com

NEW YORK  
DENVER  
SEATTLE  
FARGO  
BILLINGS  
MISSOULA  
GREAT FALLS

January 27, 1998

Mr. Hoyt Fleming  
Micron Electronics Inc.  
900 E. Karcher Road  
Trailer #12  
Nampa, ID 83687

MICRON LEGAL Federal Express  
JAN 28 1998

Re: New U.S. Patent Application for  
Design to Optimize Recovery of Useful Areas of  
Partial SDRAM on a SDRAM DIMM  
Our Docket: 6142                      Your Ref. 97.00031

Dear Hoyt:

Enclosed is another revised version of an application (clean copy and redlined copy) for the above-identified invention, reflecting changes suggested this week by Corey Larsen. The suggested changes have been made, and additional claims have been added. After you and Corey have had an opportunity to look over this revised draft, please call so that we can get the application on file.

Very truly yours,

  
Mark A. Wolfe

MAW:jrc  
Enclosures

EXHIBIT J



RECEIVED  
FEB 14 2001  
Technology Center 2100



900 East Karcher Road  
Nampa, Idaho 83687

WRITER'S DIRECT DIAL: (208) 898-4792  
WRITER'S FAX: (208) 898-7211

E-MAIL: [njhammond@micronpc.com](mailto:njhammond@micronpc.com)

January 30, 1998

Via Interoffice Mail

Corey Larsen  
Micron Electronics, Inc.  
900 East Karcher Road  
Nampa, ID 83687

Re: Micron Reference Number: 97.00031  
Title: "Partial SDRAM on a SDRAM DIMM"

Dear Corey:

Enclosed you will find a third draft application and redlined version. If you have changes, please mark them on the copy enclosed and return the edited copy to me so that Hoyt can review the marked-up draft. If there are no changes, please e-mail me with the docket number and title of your application so that Hoyt may review and we can get your application filed

If you have any questions, please do not hesitate to call.

Sincerely,

A handwritten signature in cursive script that reads "Nancey Hammond".

Nancey Hammond  
Patent Secretary

/nh

Enclosure

F:/legal/hammond/prosecut/ltrprose/app.inv.id.doc

Phone: 208-898-3434  
Fax: 208-898-3424  
[www.micronpc.com](http://www.micronpc.com)

EXHIBIT K



RECEIVED  
FEB 7 2001  
Technology Center 2100

RECEIVED  
FEB 14 2001  
Technology Center 2100



WRITER'S DIRECT DIAL: (208) 898-4792  
WRITER'S FAX: (208) 898-7211  
900 East Wacker Road  
Nampa, Idaho 83687

E-MAIL: njhammond@micronpc.com

February 20, 1998

Via Federal Express (612) 340-2600

Stuart Hemphill, Esq.  
Pillsbury Center South  
220 South Sixth Street  
Minneapolis, MN 55402-1498

Re: Micron Reference Number: 97.00031  
Your Reference Number: 6142

Title: "Design to Optimize Recovery of Useful Areas of Design to Optimize  
Recovery of Useful Areas of Partial SDRAM on a SDRAM DIMM"

Dear Mr. Hemphill:

Enclosed please find a third draft application which both the inventor and Hoyt have reviewed. Please the marked changes and file this application, without signatures, at this time.

If you need anything or have any further questions, feel free to call.

Sincerely,

Nancey Hammond  
Patent Secretary

/nh

Enclosures

f:/legal/legal/hammond/prosecut/tprose/final.dw.doc

Phone: 208-898-3434  
Fax: 208-898-3424  
www.micronpc.com





In re application of:  
Richard Weber and Corey Larsen


Serial No.: 09/035,739

Filed: March 5, 1998

For: METHOD FOR RECOVERY OF  
USEFUL AREAS OF PARTIALLY  
DEFECTIVE SYNCHRONOUS MEMORY  
COMPONENTS

§ Group Art Unit: 2751  
§ Examiner: Kevin Ellis  
§ Atty. Docket: 97.00031.01

RECEIVED  
Patent  
FEB 14 2001 #  
Technology Center 2100



PETITION FOR EXTENSION OF TIME UNDER 37 C.F.R. § 1.136(a)

Assistant Commissioner for Patents  
Washington, D.C. 20231

Dear Sir:

Applicant hereby petitions to extend the period for response to the Third Office Action mailed September 7, 2000 for one (2) month(s), from December 7, 2000 to February 7, 2001.

Accordingly, the requisite fee is \$ 390. The Commissioner is requested to charge this fee, and any additional fee which may be required to Micron Electronics, Inc. Deposit 500659. A duplicate copy of this petition is enclosed.

Respectfully submitted,

Date: 2/5/11

Paul A. Revis, Reg No. 45,040  
Micron Electronics, Inc.  
900 East Karcher Road  
Nampa, ID 83687  
(208) 898-1316

02/09/2001 WARRHAM1 00000010 500659 09035739  
01 FC:116 390.00 CH

# FEE TRANSMITTAL for FY 2001

Patent fees are subject to annual revision.

**Complete if Known**

Application Number 09/035,739  
 Filing Date March 5, 1998  
 First Named Inventor Rick Weber  
 Examiner Name Kevin Ellis  
 Group Art Unit 2751  
 Attorney Docket No. 97.00031.01



TOTAL AMOUNT OF PAYMENT (\$) 390.00

METHOD OF PAYMENT		FEE CALCULATION (continued)																																																																																								
1. <input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to: Deposit Account Number: 500659 Deposit Account Name: Micron Electronics <input checked="" type="checkbox"/> Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17 <input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27 2. <input type="checkbox"/> Payment Enclosed: <input type="checkbox"/> Check <input type="checkbox"/> Credit card <input type="checkbox"/> Money Order <input type="checkbox"/> Other		3. ADDITIONAL FEES <table border="1"> <thead> <tr> <th>Large Entity Fee Code (\$)</th> <th>Small Entity Fee Code (\$)</th> <th>Fee Description</th> </tr> </thead> <tbody> <tr><td>105</td><td>130 205 65</td><td>Surcharge - late filing fee or fee</td></tr> <tr><td>127</td><td>50 227 25</td><td>Surcharge - late provisional filing fee or cover sheet</td></tr> <tr><td>139</td><td>130 139 130</td><td>Non-English specification</td></tr> <tr><td>147</td><td>2,520 147 2,520</td><td>For filing a request for <i>ex parte</i> reexamination</td></tr> <tr><td>112</td><td>920* 112 920*</td><td>Requesting publication of SIR prior to Examiner action</td></tr> <tr><td>113</td><td>1,840* 113 1,840*</td><td>Requesting publication of SIR after Examiner action</td></tr> <tr><td>115</td><td>110 215 55</td><td>Extension for reply within first month</td></tr> <tr><td>116</td><td>390 216 195</td><td>Extension for reply within second month</td></tr> <tr><td>117</td><td>890 217 445</td><td>Extension for reply within third month</td></tr> <tr><td>118</td><td>1,390 218 695</td><td>Extension for reply within fourth month</td></tr> <tr><td>128</td><td>1,890 228 945</td><td>Extension for reply within fifth month</td></tr> <tr><td>119</td><td>310 219 155</td><td>Notice of Appeal</td></tr> <tr><td>120</td><td>310 220 155</td><td>Filing a brief in support of an appeal</td></tr> <tr><td>121</td><td>270 221 135</td><td>Request for oral hearing</td></tr> <tr><td>138</td><td>1,510 138 1,510</td><td>Petition to institute a public use proceeding</td></tr> <tr><td>140</td><td>110 240 55</td><td>Petition to revive - unavoidable</td></tr> <tr><td>141</td><td>1,240 241 620</td><td>Petition to revive - unintentional</td></tr> <tr><td>142</td><td>1,240 242 620</td><td>Utility issue fee (or reissue)</td></tr> <tr><td>143</td><td>440 243 220</td><td>Design issue fee</td></tr> <tr><td>144</td><td>600 244 300</td><td>Plant issue fee</td></tr> <tr><td>122</td><td>130 122 130</td><td>Petitions to the Commissioner</td></tr> <tr><td>123</td><td>50 123 50</td><td>Processing fee under 37 CFR 1.17(q)</td></tr> <tr><td>126</td><td>180 126 180</td><td>Submission of Information Disclosure Stmt</td></tr> <tr><td>581</td><td>40 581 40</td><td>Recording each patent assignment per property (times number of properties)</td></tr> <tr><td>146</td><td>710 246 355</td><td>Filing a submission after final rejection (37 CFR § 1.129(a))</td></tr> <tr><td>149</td><td>710 249 355</td><td>For each additional invention to be examined (37 CFR § 1.129(b))</td></tr> <tr><td>179</td><td>710 279 355</td><td>Request for Continued Examination (RCE)</td></tr> <tr><td>169</td><td>900 169 900</td><td>Request for expedited examination of a design application</td></tr> </tbody> </table>		Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	105	130 205 65	Surcharge - late filing fee or fee	127	50 227 25	Surcharge - late provisional filing fee or cover sheet	139	130 139 130	Non-English specification	147	2,520 147 2,520	For filing a request for <i>ex parte</i> reexamination	112	920* 112 920*	Requesting publication of SIR prior to Examiner action	113	1,840* 113 1,840*	Requesting publication of SIR after Examiner action	115	110 215 55	Extension for reply within first month	116	390 216 195	Extension for reply within second month	117	890 217 445	Extension for reply within third month	118	1,390 218 695	Extension for reply within fourth month	128	1,890 228 945	Extension for reply within fifth month	119	310 219 155	Notice of Appeal	120	310 220 155	Filing a brief in support of an appeal	121	270 221 135	Request for oral hearing	138	1,510 138 1,510	Petition to institute a public use proceeding	140	110 240 55	Petition to revive - unavoidable	141	1,240 241 620	Petition to revive - unintentional	142	1,240 242 620	Utility issue fee (or reissue)	143	440 243 220	Design issue fee	144	600 244 300	Plant issue fee	122	130 122 130	Petitions to the Commissioner	123	50 123 50	Processing fee under 37 CFR 1.17(q)	126	180 126 180	Submission of Information Disclosure Stmt	581	40 581 40	Recording each patent assignment per property (times number of properties)	146	710 246 355	Filing a submission after final rejection (37 CFR § 1.129(a))	149	710 249 355	For each additional invention to be examined (37 CFR § 1.129(b))	179	710 279 355	Request for Continued Examination (RCE)	169	900 169 900	Request for expedited examination of a design application
Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description																																																																																								
105	130 205 65	Surcharge - late filing fee or fee																																																																																								
127	50 227 25	Surcharge - late provisional filing fee or cover sheet																																																																																								
139	130 139 130	Non-English specification																																																																																								
147	2,520 147 2,520	For filing a request for <i>ex parte</i> reexamination																																																																																								
112	920* 112 920*	Requesting publication of SIR prior to Examiner action																																																																																								
113	1,840* 113 1,840*	Requesting publication of SIR after Examiner action																																																																																								
115	110 215 55	Extension for reply within first month																																																																																								
116	390 216 195	Extension for reply within second month																																																																																								
117	890 217 445	Extension for reply within third month																																																																																								
118	1,390 218 695	Extension for reply within fourth month																																																																																								
128	1,890 228 945	Extension for reply within fifth month																																																																																								
119	310 219 155	Notice of Appeal																																																																																								
120	310 220 155	Filing a brief in support of an appeal																																																																																								
121	270 221 135	Request for oral hearing																																																																																								
138	1,510 138 1,510	Petition to institute a public use proceeding																																																																																								
140	110 240 55	Petition to revive - unavoidable																																																																																								
141	1,240 241 620	Petition to revive - unintentional																																																																																								
142	1,240 242 620	Utility issue fee (or reissue)																																																																																								
143	440 243 220	Design issue fee																																																																																								
144	600 244 300	Plant issue fee																																																																																								
122	130 122 130	Petitions to the Commissioner																																																																																								
123	50 123 50	Processing fee under 37 CFR 1.17(q)																																																																																								
126	180 126 180	Submission of Information Disclosure Stmt																																																																																								
581	40 581 40	Recording each patent assignment per property (times number of properties)																																																																																								
146	710 246 355	Filing a submission after final rejection (37 CFR § 1.129(a))																																																																																								
149	710 249 355	For each additional invention to be examined (37 CFR § 1.129(b))																																																																																								
179	710 279 355	Request for Continued Examination (RCE)																																																																																								
169	900 169 900	Request for expedited examination of a design application																																																																																								
<b>1. BASIC FILING FEE</b> <table border="1"> <thead> <tr> <th>Large Entity Fee Code (\$)</th> <th>Small Entity Fee Code (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>101</td><td>710 201 355</td><td>Utility filing fee</td><td></td></tr> <tr><td>106</td><td>320 206 160</td><td>Design filing fee</td><td></td></tr> <tr><td>107</td><td>490 207 245</td><td>Plant filing fee</td><td></td></tr> <tr><td>108</td><td>710 208 355</td><td>Reissue filing fee</td><td></td></tr> <tr><td>114</td><td>150 214 75</td><td>Provisional filing fee</td><td></td></tr> </tbody> </table> SUBTOTAL (1) (\$)		Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid	101	710 201 355	Utility filing fee		106	320 206 160	Design filing fee		107	490 207 245	Plant filing fee		108	710 208 355	Reissue filing fee		114	150 214 75	Provisional filing fee		RECEIVED FEB 14 2001 Technology Center 2100 390																																																																
Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid																																																																																							
101	710 201 355	Utility filing fee																																																																																								
106	320 206 160	Design filing fee																																																																																								
107	490 207 245	Plant filing fee																																																																																								
108	710 208 355	Reissue filing fee																																																																																								
114	150 214 75	Provisional filing fee																																																																																								
<b>2. EXTRA CLAIM FEES</b> <table border="1"> <thead> <tr> <th>Total Claims</th> <th>Extra Claims</th> <th>Fee from below</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr> <td>-20** =</td> <td></td> <td></td> <td></td> </tr> <tr> <td>Independent Claims - 3** =</td> <td></td> <td></td> <td></td> </tr> <tr> <td>Multiple Dependent</td> <td></td> <td></td> <td></td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Large Entity Fee Code (\$)</th> <th>Small Entity Fee Code (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>103</td><td>18 203 9</td><td>Claims in excess of 20</td><td></td></tr> <tr><td>102</td><td>80 202 40</td><td>Independent claims in excess of 3</td><td></td></tr> <tr><td>104</td><td>270 204 135</td><td>Multiple dependent claim, if not paid</td><td></td></tr> <tr><td>109</td><td>80 209 40</td><td>** Reissue independent claims over original patent</td><td></td></tr> <tr><td>110</td><td>18 210 9</td><td>** Reissue claims in excess of 20 and over original patent</td><td></td></tr> </tbody> </table> SUBTOTAL (2) (\$)		Total Claims	Extra Claims	Fee from below	Fee Paid	-20** =				Independent Claims - 3** =				Multiple Dependent				Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid	103	18 203 9	Claims in excess of 20		102	80 202 40	Independent claims in excess of 3		104	270 204 135	Multiple dependent claim, if not paid		109	80 209 40	** Reissue independent claims over original patent		110	18 210 9	** Reissue claims in excess of 20 and over original patent		SUBTOTAL (3) (\$) 390 *Reduced by Basic Filing Fee Paid																																																
Total Claims	Extra Claims	Fee from below	Fee Paid																																																																																							
-20** =																																																																																										
Independent Claims - 3** =																																																																																										
Multiple Dependent																																																																																										
Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid																																																																																							
103	18 203 9	Claims in excess of 20																																																																																								
102	80 202 40	Independent claims in excess of 3																																																																																								
104	270 204 135	Multiple dependent claim, if not paid																																																																																								
109	80 209 40	** Reissue independent claims over original patent																																																																																								
110	18 210 9	** Reissue claims in excess of 20 and over original patent																																																																																								

SUBMITTED BY		Complete (if applicable)	
Name (Print/Type)	Paul A. Bevis	Registration No. (Attorney/Agent)	45,040
Signature	<i>Paul A. Bevis</i>	Telephone	(208) 898-1316
		Date	2/5/01

**WARNING:** Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.  
 Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

6



09/035,739  
UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

APPLICATION NUMBER	FILING DATE	FIRST NAMED APPLICANT	ATTORNEY DOCKET NO.
09/035,739	03/05/98	WEBER	R 6325
020995 TM02/0424			EXAMINER
KNOBBE MARTENS OLSON & BEAR LLP 620 NEWPORT CENTER DRIVE SIXTEENTH FLOOR NEWPORT BEACH CA 92660			ART UNIT 15, PAPER NUMBER 20
			DATE MAILED: 2185 04/24/01

This is a communication from the examiner in charge of your application.  
COMMISSIONER OF PATENTS AND TRADEMARKS

### NOTICE OF ALLOWABILITY

All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance and Issue Fee Due or other appropriate communication will be mailed in due course.

This communication is responsive to the declaration & response filed 2/8/01

The allowed claim(s) is/are 1-12

The drawings filed on \_\_\_\_\_ are acceptable.

Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).

All  Some\*  None of the CERTIFIED copies of the priority documents have been

received.

received in Application No. (Series Code/Serial Number) \_\_\_\_\_

received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

\*Certified copies not received: \_\_\_\_\_

Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

A SHORTENED STATUTORY PERIOD FOR REPLY to comply with the requirements noted below is set to EXPIRE THREE MONTHS FROM THE "DATE MAILED" of this Office action. Failure to timely comply will result in ABANDONMENT of this application. Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).

Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL APPLICATION, PTO-152, which discloses that the oath or declaration is deficient. A SUBSTITUTE OATH OR DECLARATION IS REQUIRED.

Applicant MUST submit NEW FORMAL DRAWINGS

because the originally filed drawings were declared by applicant to be informal.

including changes required by the Notice of Draftperson's Patent Drawing Review, PTO-948, attached hereto or to Paper No. \_\_\_\_\_

including changes required by the proposed drawing correction filed on \_\_\_\_\_, which has been approved by the examiner.

including changes required by the attached Examiner's Amendment/Comment.

Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the reverse side of the drawings. The drawings should be filed as a separate paper with a transmittal letter addressed to the Official Draftperson.

Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

Any reply to this notice should include, in the upper right hand corner, the APPLICATION NUMBER (SERIES CODE/SERIAL NUMBER). If applicant has received a Notice of Allowance and Issue Fee Due, the ISSUE BATCH NUMBER and DATE of the NOTICE OF ALLOWANCE should also be included.

#### Attachment(s)

Notice of References Cited, PTO-892

Information Disclosure Statement(s), PTO-1449, Paper No(s) 15

Notice of Draftperson's Patent Drawing Review, PTO-948

Notice of Informal Patent Application, PTO-152

Interview Summary, PTO-413

Examiner's Amendment/Comment

Examiner's Comment Regarding Requirement for Deposit of Biological Material

Examiner's Statement of Reasons for Allowance

PTOL-37 (Rev. 8/97)

U.S. GPO: 1998-433-221/82108

**Detailed Action**

*Declaration Under 37 CFR § 1.131*

1. The declaration filed on 2/8/01 under 37 CFR § 1.131 has been considered and is sufficient to overcome the Jacobson reference. As such the claims have been passed to allowance.

*Information Disclosure Statement*

2. The cited U.S. patent applications listed on the IDS have been considered but were lined through as they will not be printed on the front of the patent.

*Conclusion*

3. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Kevin Ellis whose telephone number is (703) 305-9659. The Examiner can normally be reached on the weekdays from 6:00am to 2:30pm.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Matt Kim, can be reached on (703) 305-3821. The fax phone number for this Group is (703) 308-6606.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-9600.

Kevin L. Ellis  
Patent Examiner  
April 23, 2001

*Kevin L. Ellis*

**Detailed Action**

*Declaration Under 37 CFR § 1.131*

1. The declaration filed on 2/8/01 under 37 CFR § 1.131 has been considered and is sufficient to overcome the Jacobson reference. As such the claims have been passed to allowance.

*Information Disclosure Statement*

2. The cited U.S. patent applications listed on the IDS have been considered but were lined through as they will not be printed on the front of the patent.

*Conclusion*

3. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Kevin Ellis whose telephone number is (703) 305-9659. The Examiner can normally be reached on the weekdays from 6:00am to 2:30pm.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Matt Kim, can be reached on (703) 305-3821. The fax phone number for this Group is (703) 308-6606.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-9600.

Kevin L. Ellis  
Patent Examiner  
April 23, 2001

*Kevin L. Ellis*

BEST COPY



UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office

**NOTICE OF ALLOWANCE AND ISSUE FEE DUE**

020995 TMD2/0424  
KNOBBE MARTENS OLSON & BEAR LLP  
620 NEWPORT CENTER DRIVE  
SIXTEENTH FLOOR  
NEWPORT BEACH CA 92660

APPLICATION NO.	FILING DATE	TOTAL CLAIMS	EXAMINER AND GROUP ART UNIT	DATE MAILED
09/035,739	03/05/98	012	ELLIS, K	2185 04/24/01
First Named Applicant	WEBER,		35 USC 154(b) term.ext. =	0 Days.

TITLE OF INVENTION  
METHOD FOR RECOVERY OF USEFUL AREAS OF PARTIALLY DEFECTIVE SYNCHRONOUS MEMORY COMPONENTS

ATTY'S DOCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN TYPE	SMALL ENTITY	FEE DUE	DATE DUE
2 6325	711-170.000	F36	UTILITY	NO	\$1240.00	07/24/01

**THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED.**

**THE ISSUE FEE MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED.**

**HOW TO RESPOND TO THIS NOTICE:**

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

- A. If the status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or
- B. If the status is the same, pay the FEE DUE shown above.

If the SMALL ENTITY is shown as NO:

- A. Pay FEE DUE shown above, or
- B. File verified statement of Small Entity Status before, or with, payment of 1/2 the FEE DUE shown above.

II. Part B-Issue Fee Transmittal should be completed and returned to the Patent and Trademark Office (PTO) with your ISSUE FEE. Even if the ISSUE FEE has already been paid by charge to deposit account, Part B Issue Fee Transmittal should be completed and returned. If you are charging the ISSUE FEE to your deposit account, section "4b" of Part B-Issue Fee Transmittal should be completed and an extra copy of the form should be submitted.

III. All communications regarding this application must give application number and batch number.

Please direct all communications prior to issuance to Box ISSUE FEE, unless advised to the contrary.

**IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.**

**PATENT AND TRADEMARK OFFICE COPY**

PTOL-85 (REV. 10-86) Approved for use through 06/30/99. (0651-0033)

07/20/01 08:28 FAX 1 619 235 0176

KNOB SAN DIEGO

035 739

atch & Return

001/007

22

# Knobbe Martens Olson & Bear LLP

Intellectual Property Law

550 West C Street  
Suite 1200  
San Diego CA 92101  
Tel 619-235-8550  
Fax 619-235-0176  
knob.com

Louis J. Knobbe  
Drs W. Marantz  
Gordon M. Olson  
James B. Bear  
Dorell L. Oltan  
William B. Bunker  
William H. Nieman  
Arthur S. Reza  
James F. Luskick  
Ned A. Israelman  
Draw S. Hamilton  
Jerry T. Sewell  
John B. Spangas, Jr.  
Edward A. Schlatler  
Garard von Hoffmann  
Joseph R. Ho  
Catherine J. Holland  
John M. Carson  
Karen Vogel Weil  
Andrew N. Simpson  
Jeffrey L. Van Housen  
Daniel E. Altman  
Marguerite L. Gann  
Stephan C. Jensen  
Vito A. Casuso III  
William N. Shreve  
Lynda J. Zadra-Symast  
Steven J. Hainovsky  
Paul A. Stewart  
Joseph F. Jennings  
Craig S. Summers  
AnnMarie Kaiser  
Brenton R. Babcock  
Thomas F. Smegal, Jr.  
Michael H. Trendelen  
Diane M. Reed  
Renald J. Schoenbaum  
John R. King  
Frederick S. Baratta  
Nancy W. Voncko  
John P. Glezontaner  
Adeel S. Akhtar

Gingst R. Drager  
Thomas R. Atro  
David N. Weiss  
Daniel Hirt, Ph.D.  
Douglas G. Weinhauer  
Lori Lee Yamalo  
Michael K. Friedland  
Dale C. Hunt, Ph.D.  
Richard E. Campbell  
Paul D. Tipton II  
Stacey R. Halpern  
Les W. Henderson, Ph.D.  
Deborah S. Stephens  
Mark M. Abumeri  
Joe W. Gurka  
Eric M. Nelson  
Joris R. Senechal, Ph.D.  
Paul N. Conover  
Robert J. Roby  
Sahing M. Lee  
Karllec A. Delaney  
John W. Holcomb  
James J. Mullen III, Ph.D.  
Joseph S. Claiborn  
Joseph M. Reisman, Ph.D.  
William R. Zimmerman  
Eric L. Nusselt  
Eric S. Forand  
Tizab Ahn Lowe  
Geoffrey Y. Hise  
Alexander France  
Sanjivlal S. Gill  
Susep M. Mass  
James W. Hill, M.D.  
Rase M. Trussan, Ph.D.  
Michael L. Poller  
Michael A. Guillea  
Mark J. Kertz  
Rabinder N. Narula  
Bruce S. Izhakowitz, Ph.D.  
Peter M. Midgley  
Thomas S. McClenahan

Michael S. Okamoto  
John M. Grosor  
Mellary K. De Marler  
Irina A. Laloni  
Amy C. Christiansen  
Sharon S. Ng  
Mark J. Gallagher, Ph.D.  
David C. Jastowski, Ph.D.  
Brian C. Morna  
Payson J. LaMotte  
Diana W. Prineas  
William C. Soberg  
Sheila N. Swaroop  
Ben A. Katzenellenbogen  
Chanelle Les Armstrong  
Linda M. Liu  
Vincent M. Polimeler  
Jeffrey B. Ellsworth  
Andrew M. Matlock, Ph.D.  
Douglas T. Hodson  
David L. Haysler  
Karee D. Larsen  
James F. Hochstetler  
Scott L. Murray  
C. Phillip Poider  
Roger S. Shang  
Thomas M. Douglas  
Marley  
Salima A. Merani, Ph.D.  
Tina M. Chappell  
Sun K. Takimassaki, Ph.D.  
Cheryl L. Green  
Jalal Sadr  
Joseph A. Hyman  
Carissa C. Gostler  
Richard A. DeCristoforo  
Dennis O. Pardus, Ph.D.  
Joseph J. Malton, Ph.D.  
Joanna L. Dufek  
Thomas P. Krzanowski  
Jeffrey A. Birchak

Di Counsel  
Jerry R. Seltzer  
Paul C. Steinhardt  
Japanese Patent Atty  
Katsuhiko Arai  
European Patent Atty  
Martin Hellebrandt  
Korean Patent Atty  
Minchael Kim  
Heungsoo Choi  
Sektor (England & Wales)  
J. David Evered  
Schonics & Engineers  
(Non-Lawyers)  
Raymond J. Sibilak\*\*  
Khurram Rahman, Ph.D.  
Jennifer A. Haynes, Ph.D.  
Bradley P. O'Neill, Ph.D.  
Tommy Y. Nagala  
Chae S. Cheraikin, Ph.D.  
Philip C. Hartstein  
James W. Austley  
R'Soo P. Coran, Ph.D.  
Jennifer Hayes  
Kirk E. Pastorides, Ph.D.  
Charles T. Ridgely  
Johnfar F. Kerley  
Benny Young, Ph.D.  
Connie C. Tong, Ph.D.  
Suparna G. Jigajani, Ph.D.  
David K. Wiggins  
Hogan M. McCoy  
Hira M. Strand  
Catherine M. Sanders  
Iman Bakht  
Thomas E. Yeasli  
Jeffrey A. Hopkins  
Tiffany C. Miller  
James W. Chang, Ph.D.  
Marina L. Gordon, Ph.D.  
Eduardo Desjardins, Ph.D.  
W. Frank Dazeyer  
\* A Professional Corporation  
† Also Available At Law Offices of  
\*\* U.S. Patent Agent

## INFORMATION COMMUNICATION PLEASE HAND-DELIVER TO EXAMINER

July 20, 2001  
8:50 AM

ORIGINAL WILL FOLLOW VIA:

- Mail
- International Airmail
- With Enclosures
- Hand Delivery
- Without Enclosures
- Courier
- Will Not Follow

## OFFICIAL Facsimile Transmittal Sheet

Confidentiality Notice:

The documents accompanying this facsimile transmission contain confidential information which may be legally privileged. The information is intended only for the use of the recipient named below. If you have received this facsimile in error, please immediately notify us by telephone to arrange for return of the original documents to us. Any disclosure, copying, distribution or the taking of any action in reliance on the contents of this faxed information is strictly prohibited.

TO: EXAMINER K. ELLIS; ART UNIT 2751

FRM: USPTO

FACSIMILE NO.: 703 305 9659

FROM: DREW S. HAMILTON/MONICA (619) 687-8684

CLIENT CODE: SERIAL NO. 09/035,739; OUR REF. MTIPAT.057A

PAGES: 7 (INCLUDING THIS SHEET)

IF YOU DID NOT RECEIVE ALL OF THE PAGES, PLEASE CALL BACK IMMEDIATELY.

MESSAGE: PER OUR TELEPHONE CONVERSATION, ATTACHED IS THE IDS THAT WE REQUEST SIGNATURE. PLEASE CONFIRM RECEIPT OF THIS FACSIMILE TRANSMISSION. THANK YOU.

620 Newport Center Drive  
Sixteenth Floor  
Newport Beach, CA 92660  
Tel 949-760-4040  
Fax 949-760-3502

201 California Street  
Suite 1150  
San Francisco CA 94111  
Tel 415-554-4114  
Fax 415-554-4111

1900 Avenue of the Stars  
Suite 1422  
Los Angeles CA 90067  
Tel 310-551-3450  
Fax 310-551-3458

3801 University Avenue  
Suite 710  
Riverside CA 92507  
Tel 951-781-8231  
Fax 951-781-4577

blu

07/20/01 08:28 FAX 1 619 235 0178 KMOB SAN DIEGO  
07/19/01 THU 10:01 FAX 208 368 5606 Patent Dept.

002/007  
008

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:  
RICHARD WEBER and COREY LARSEN.

Serial No.: 09/035,739

Filed: March 5, 1998

For:  
METHOD FOR RECOVERY OF USEFUL AREAS OF  
PARTIALLY DEFECTIVE SYNCHRONOUS MEMORY  
COMPONENTS

Group Art Unit: 2751  
Examiner: Kevin Ellis  
Atty. Docket: 97.00031.01  
Paper No.

DECEIVED  
7/24/07

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

OFFICIAL

Assistant Commissioner for Patents  
Washington, D.C. 20231

Dear Sir:

In compliance with the duty of disclosure under 37 C.F.R. § 1.56, Applicant(s) respectfully request(s) that this Supplemental Information Disclosure Statement be entered and that the references listed on the attached Form PTO-1449 be considered by the Examiner and made of record. Copies of the listed references are enclosed for the convenience of the Examiner.

In accordance with 37 C.F.R. § 1.97(b), this Supplemental Information Disclosure Statement is not to be construed as a representation that a search has been made or that no other possible material information as defined in 37 C.F.R. § 1.56(a) exists.

The following references are submitted for the Examiner's review:

U.S. Patents

<u>U.S. Patent No.</u>	<u>Issue Date</u>	<u>Inventor</u>
3,800,294	3/26/74	Lawlor
4,376,300	3/8/83	Tsang
4,450,560	5/22/84	Conner



07/20/01 08:28 FAX 1 818 235 0176  
07/19/01 THU 10:01 FAX 208 368 5608

KMOB SAN DIEGO  
Patent Dept.

003/007  
008

4,479,214	10/23/84	Ryan
4,646,299	2/24/87	Schinabeck
4,807,191	2/21/89	Flanagan
4,876,685	10/24/89	Rich
4,881,200	11/14/89	Urai
4,908,798	3/13/90	Urai
4,918,662	4/17/90	Kondo
4,935,899	6/19/90	Morigami
5,060,197	10/22/91	Park & Kim
5,124,948	6/23/92	Takizawa
5,134,584	7/28/92	Boler & Lukac
5,200,959	4/6/93	Gross & Norman
5,233,614	8/3/93	Singh
5,315,552	5/24/94	Yoneda
5,327,380	7/5/94	Karsh, et al.
5,331,188	7/19/94	Acovic, et al.
5,337,277	8/9/94	Jang
5,371,866	12/6/94	Cady
5,379,415	1/3/95	Papenberg, et al.
5,390,129	2/14/95	Rhodes
5,400,263	3/21/95	Rohrbaugh, et al.
5,400,342	3/21/95	Matsuura, et al.
5,410,545	4/25/95	Porter & Myers
5,424,989	6/13/95	Hagiwara & Sakibana
5,434,792	7/18/95	Saka, et al.
5,469,390	11/21/95	Sasaki & Tanaka
5,475,695	12/12/95	Caywood, et al.
5,491,664	2/13/96	Phelan
5,497,381	3/5/96	O'Donoghue & Cheek
5,502,333	3/26/96	Bertin, et al.
5,535,328	7/9/96	Harari, et al.
5,538,115	7/23/96	Koch
5,544,106	8/6/96	Koike
5,548,553	8/20/96	Cooper & Leary
5,553,231	9/3/96	Papenberg, et al.
5,588,115	12/24/96	Augarten
5,600,258	2/4/97	Graham, et al.
5,602,987	2/11/97	Harari
5,631,868	5/20/97	Terzullo, et al.
5,633,826	5/21/97	Tenkada
5,654,204	8/5/97	Anderson
5,717,694	2/10/98	Obsawa
5,734,621	3/31/98	Ito
5,745,673	4/28/98	Di Zenzo & Geimani
5,754,753	5/19/98	Smelser
5,758,056	5/26/98	Barr
5,841,710	11/24/98	Larsen
5,862,314	1/19/99	Jeddloh
5,913,020	6/15/99	Rohwer
5,920,512	7/6/99	Larsen
5,963,463	10/5/99	Rondeau & Magee
5,966,724	10/12/99	Ryan
5,974,564	10/26/99	Jeddloh
5,991,215	11/23/99	Brumelle

07/20/01 08:29 FAX 1 619 235 0176  
07/19/01 THU 10:02 FAX 208 368 5606

KMOB SAN DIEGO  
Patent Dept.

004/007

010

5,995,409  
6,009,536

11/30/99  
12/28/99

Holland  
Rohwer

Other References:

"MindShare, Inc., Anderson and Shanley," Pentium™ Processor System Architecture, Second Edition, PC System Architecture Series: 126-132, 221-234, 1995.  
09/035,629 - "Recovery of Partially Defective Synchronous Memory Components" filed 3/5/98  
08/903,819 - "System For Remapping Defective Memory Bit Sets" filed 7/31/97  
09/217,781 - "Use of Partially Dysfunctional Memory Devices" filed 12/21/98  
09/067,347 - "A System For Decoding Addresses For A Defective Memory Array" filed 4/28/98  
09/067,467 - "A Method For Decoding Addresses For A Defective Memory Array" filed 4/28/98  
09/519,641 - "Method and Apparatus For Recovery of Useful Areas of Partially Defective Direct Rambus RDRAM Components" filed 3/6/00  
09/548,826 - "Method and Apparatus For Storing Failing Part Locations In A Module" - filed 4/13/00


Applicant understands that no fee or certification is required for the submission and consideration of this information at this time. If the fee of 37 C.F.R. § 1.17(p) is required at this time, the Commissioner is authorized to charge such fee to Deposit Account No. 500659

\*\*\*\*\*

A Form PTO-1449 is enclosed herewith.

Respectfully submitted,

Date: 9/16/0

  
Paul A. Revis  
Reg. No. 45,040  
Micron Electronics, Inc.  
900 East Karcher Road  
Nampa, ID 83687  
(208) 898-1316  
AGENT FOR APPLICANT

07/20/01 08:29 FAX 1 619 235 0176  
 07/19/01 THU 10:02 FAX 208 368 5606

KMOB SAN DIEGO  
 Patent Dept.

005/007

@011

Sheet: 1 of 3

FORM: PTO-1449 (REV: 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Atty Docket No: 97.00031.01	Serial No: 09/035,739
INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(use several sheets if necessary)</i>		Applicant: Richard Weber and Corey Larsen	
		Filing Date: March 5, 1998	Group: 2751

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass
AA	3,800,294	3/26/74	Lawlor	340	172.5
AB	4,376,300	3/8/83	Tsang	365	200
AC	4,450,560	5/22/84	Comner	371	25
AD	4,479,214	10/23/84	Ryan	371	11
AE	4,646,299	2/24/87	Schnabeck & Murdock	371	20
AF	4,807,191	2/21/89	Flanagan	365	189
AG	4,876,685	10/24/89	Rich	371	21.6
AH	4,881,200	11/14/89	Uhai	365	189.04
AI	4,908,798	3/13/90	Uhai	365	230.03
AJ	4,918,662	4/17/90	Kondo	365	210
AK	4,935,899	6/19/90	Morigami	365	200
AL	5,060,197	10/22/91	Park & Kim	365	200
AM	5,124,948	6/23/92	Takizawa, et al.	365	200
AN	5,134,584	7/28/92	Boler & Lukacs	365	200
AO	5,200,959	4/6/93	Gross & Norman	371	21.6
AP	5,233,614	8/3/93	Singh	371	21.6
AQ	5,315,552	5/24/94	Yoneda	365	200
AR	5,327,380	7/5/94	Kersh & Norwood	365	195
AS	5,331,188	7/19/94	Acovic, et al.	257	298
AT	5,337,277	8/9/94	Jang	365	200
AU	5,371,866	12/6/94	Cady	395	400
AV	5,379,415	1/3/95	Papenberg, et al.	395	575
AW	5,390,129	2/14/95	Rhodes	364	480

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No
AX						<input type="checkbox"/>	<input type="checkbox"/>

OTHER ART (including author, title, date, pertinent pages, etc.)

Initial	Document Number	Date	Description
AY			"MindShare, Inc., Anderson and Shanley," Pentium™ Processor System Architecture, Second Edition, PC System Architecture Series: 126-132, 221-234, 1995.
AZ		09/035,629	- "Recovery of Partially Defective Synchronous Memory Components" filed 3/5/98
BA		08/903,819	- "System For Remapping Defective Memory Bit Sets" filed 7/31/97
BB		09/217,781	- "Use of Partially Dysfunctional Memory Devices" filed 12/21/98
BC		09/067,347	- "A System For Decoding Addresses For A Defective Memory Array" filed 4/28/98

Examiner:	Date Considered:
-----------	------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.

07/20/01 08:29 FAX 1 619 235 0176  
 07/19/01 THU 10:02 FAX 208 368 5800

KMOB SAN DIEGO  
 Patent Dept.

008/007

012

Sheet: 2 of: 3

FORM: PTO-1449 (REV: 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Atty Docket No: 97.00031.01	Serial No: 09/035,739
INFORMATION DISCLOSURE STATEMENT BY APPLICANT  (37 CFR 1.98(b)) (use several sheets if necessary)		Applicant: Richard Weber and Corey Larsen	
		Filing Date: March 5, 1998	Group: 2751

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass
BD	5,400,263	3/21/95	Rohrbaugh, et al.	364	490
BE	5,400,342	3/21/95	Matsunuma, et al.	371	21.2
BF	5,410,545	4/25/95	Porter & Myers	371	21.6
BG	5,424,989	6/13/95	Hagiwara & Sakihama	365	201
BR	5,434,792	7/18/95	Saka, et al.	364	468
BI	5,469,390	11/21/95	Sasaki & Tanaka	365	200
BJ	5,475,695	12/12/95	Caywood, et al.	371	27
BK	5,491,664	2/13/96	Phelan	365	200
BL	5,497,381	3/5/96	O'Donoghue & Cheek	371	28
BM	5,502,333	3/26/96	Bertin, et al.	257	685
BN	5,535,328	7/9/96	Harari, et al.	395	182.05
BO	5,538,115	7/23/96	Koch	188	299
BP	5,544,106	8/6/96	Koike	365	200
BQ	5,548,553	8/20/96	Cooper & Leary	365	200
BR	5,553,331	9/3/96	Papenberg, et al.	395	182.03
BS	5,588,115	12/24/96	Altgarten	395	183.05
BT	5,600,258	2/4/97	Graham, et al.	324	758
BU	5,602,987	2/11/97	Harari, et al.	395	182.06
BV	5,631,868	5/20/97	Terminillo, et al.	365	200
BW	5,633,826	5/27/97	Takada	365	200
BX	5,654,204	8/5/97	Anderson	438	15
BY	5,717,694	2/10/98	Ohsawa	371	5.1
BZ	5,734,621	3/21/98	Ito	365	230.03

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	No
CA						<input type="checkbox"/>	<input type="checkbox"/>

Initial	OTHER ART (including author, title, date, pertinent pages, etc.)
CB	09/067,467 - "A Method For Decoding Addresses For A Defective Memory Array" filed 4/28/98
CC	09/519,641 - "Method And Apparatus For Recovery of Useful Areas of Partially Defective Direct Rambus RDRAM Components" filed 3/6/00
CD	09/548,826 - "Method and Apparatus For Storing Falling Part Locations In a Module" filed 4/13/00

Examiner:	Date Considered:
-----------	------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.

07/20/01 08:30 FAX 1 619 235 0176  
 07/19/01 THU 10:03 FAX 208 368 5608

KMOB SAN DIEGO  
 Patent Dept.

007/007

013

Sheet: 3 of 3

FORM: PTO-1449 (REV: 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Atty Docket No: 97.00031.01	Serial No: 09/035,739
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> (37 CFR 1.98(b)) (use several sheets if necessary)		Applicant: Richard Weber and Corey Larsen	
		Filing Date: March 5, 1998	Group: 2751

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass
CE	5,745,673	4/28/98	Di Zenzo & Grimand	395	182.05
CF	5,754,753	5/19/98	Smelser	395	182.06
CG	5,758,056	5/26/98	Barr	395	182.05
CH	5,841,710	11/24/98	Larsen	365	200
CI	5,862,314	1/19/99	Jeddloh	395	182.06
CJ	5,913,020	6/15/99	Rohwer	395	182.06
CK	5,920,512	7/6/99	Larsen	365	200
CL	5,963,463	10/5/99	Rondeau & Magee	365	52
CM	5,966,724	10/12/99	Ryan	711	105
CN	5,974,564	10/26/99	Jeddloh	714	8
CO	5,991,215	11/23/99	Brunelle	365	201
CP	5,995,409	11/30/99	Holland	365	149
CQ	6,009,536	12/28/99	Rohwer	714	8

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes	Translation No
CA						<input type="checkbox"/>	<input type="checkbox"/>

OTHER ART (including author, title, date, pertinent pages, etc.)

Initial	Author	Title	Date	Pertinent Pages
CB				
CC				
CD				

Examiner:	Date Considered:
-----------	------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.

## Other Prior Art

According to the information contained in form PTO-1449 or PTO-892, there are one or more other prior art/non-patent literature documents missing from the original file history record obtained from the United States Patent and Trademark Office. Upon your request we will attempt to obtain these documents from alternative resources. Please note that additional charges will apply for this service.



PATENT

Case Docket No. MTIPAT.057A  
Date: July 23, 2001

\$B  
#24  
MB

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s) : Weber, et al.  
Appl. No. : 09/035,739  
Filed : March 5, 1998  
For : METHOD FOR RECOVERY  
OF USEFUL AREAS OF  
PARTIALLY DEFECTIVE  
SYNCHRONOUS MEMORY  
COMPONENTS

I hereby certify that this correspondence and all  
marked attachments are being deposited with the  
United States Postal Service as first class mail in  
an envelope addressed to: Assistant Commissioner  
for Patents, Washington, D.C. 20231, on

July 23, 2001  
(Date)  
*Drew S. Hamilton*  
Drew S. Hamilton, Reg. No. 29,801

Group Art Unit : 2185  
Batch No. : F36  
Examiner : K. Ellis

TRANSMITTAL LETTER

ASSISTANT COMMISSIONER FOR PATENTS  
WASHINGTON, D.C. 20231

ATTENTION: BOX ISSUE FEE

Dear Sir:

Enclosed for filing is the Issue Fee for the above-identified application:

- (X) Form PTOL-85b.
- (X) Thirty-Two (32) pages of formal drawings.
- (X) A check in the amount of \$1,270 to cover the issue fee, plus ten copies of the issued patent is enclosed.
- (X) The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Account No. 11-1410.
- (X) Return prepaid postcard.

*Drew S. Hamilton*  
Drew S. Hamilton  
Registration No. 29,801  
Attorney of Record

SADOCSDSHDSH-3114.DOC 072301

06/01



ART. B - ISSUE FEE TRANSMITTAL

Complete and mail this form, together with appropriate fees, to: **Box ISSUE FEE**  
**Assistant Commissioner for Patents**  
**Washington, D.C. 20231**

**MAILING INSTRUCTIONS:** This form should be used for transmitting the ISSUE FEE. Blocks 1 through 4 should be completed where appropriate. All further correspondence including the Issue Fee Receipt, the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

Note: The certificate of mailing below can only be used for domestic mailings of the Issue Fee Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing.

CURRENT CORRESPONDENCE ADDRESS (Note: Legibly mark-up with any corrections or use Block 1)

020995 TM02/0424  
**KNOBBE, MARTENS OLSON & BEAR LLP**  
**620 NEWPORT CENTER DRIVE**  
**SIXTEENTH FLOOR**  
**NEWPORT BEACH CA 92660**

**Certificate of Mailing**

I hereby certify that this Issue Fee Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Box Issue Fee address above on the date indicated below.

**Drew S. Hamilton** (Depositor's name)  
*Drew S. Hamilton* (Signature)  
**July 23, 2001** (Date)

APPLICATION NO.	FILING DATE	TOTAL CLAIMS	EXAMINER AND GROUP ART. UNIT	DATE MAILED
09/035,739	03/05/98	012	ELLIS, K 2185	04/24/01
First Named Applicant: <b>WEBER,</b>		35 USC 154(b) term ext. = 0 Days.		

TITLE OF INVENTION: **METHOD FOR RECOVERY OF USEFUL AREAS OF PARTIALLY DEFECTIVE SYNCHRONOUS MEMORY COMPONENTS**

ATTY'S DOCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN. TYPE	SMALL ENTITY	FEE DUE	DATE DUE
2 6325	711-170.000	F36	UTILITY	NO	\$1240.00	07/24/01

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363). Use of PTO form(s) and Customer Number are recommended, but not required.
- Change of correspondence address (of Change of Correspondence Address form PTO/SB/122) attached.
- "Fee Address" indication (or "Fee Address" indication form PTO/SB/47) attached.

2. For printing on the patent front page, list (1) the names of up to 3 registered patent attorneys or agents OR, alternatively, (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.
- KNOBBE, MARTENS, OLSON & BEAR, LLP**

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (Print or type).
- PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. Inclusion of assignee data is only appropriate when an assignment has been previously submitted to the PTO or is being submitted under separate cover. Completion of this form is NOT a substitute for filing an assignment.
- (A) NAME OF ASSIGNEE: **MICRON TECHNOLOGY, INC.**
- (B) RESIDENCE (CITY & STATE OR COUNTRY): **BOISE, IDAHO**
- Please check the appropriate assignee category indicated below (will not be printed on the patent):
- Individual  corporation or other private group entity  government

- 4a. The following fees are enclosed (make check payable to Commissioner of Patents and Trademarks):
- Issue Fee
- Advance Order - # of Copies **10**
- 4b. The following fee or deficiency in these fees should be charged to:
- DEPOSIT ACCOUNT NUMBER **11-1410**  
 (ENCLOSE AN EXTRA COPY OF THIS FORM)
- Issue Fee
- Advance Order - # of Copies

The COMMISSIONER OF PATENTS AND TRADEMARKS IS requested to apply the Issue Fee to the application identified above.

(Author's Signature) *Drew S. Hamilton* (Date) **7/23/01**

NOTE: The Issue Fee will not be accepted from any one who transmits advance order information to the Patent and Trademark Office.

**Burden Hour Statement:** This form is estimated to take 0.2 hours to complete. Time will vary depending on the needs of the individual case. Any comments on the amount of time required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND FEES AND THIS FORM TO: Box Issue Fee, Assistant Commissioner for Patents, Washington D.C. 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

07/27/2001 INQUIRY# 00000118 09035739

01 FC:142 1240.00 OP  
 02 FC:151 30.00 OP

**TRANSMIT THIS FORM WITH FEE**



6332183




FIG. 1  
(PRIOR ART)




FIG. 2




FIG. 3 26




FIG. 4

<i>FIG. 5A</i>	<i>FIG. 5B</i>	<i>FIG. 5C</i>
<i>FIG. 5D</i>	<i>FIG. 5E</i>	<i>FIG. 5F</i>

*FIG. 5*

FIG. 5A




FIG. 5B





FIG. 5C






FIG. 5D






FIG. 5E




FIG. 5F

<i>FIG. 6A</i>	<i>FIG. 6B</i>	<i>FIG. 6C</i>	<i>FIG. 6D</i>	<i>FIG. 6E</i>
<i>FIG. 6F</i>	<i>FIG. 6G</i>	<i>FIG. 6H</i>	<i>FIG. 6I</i>	<i>FIG. 6J</i>

*FIG. 6*

FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D





FIG. 6E








FIG. 6F




FIG. 6G




FIG. 6H




FIG. 6I




FIG. 6J

<i>FIG. 7A</i>	<i>FIG. 7B</i>	<i>FIG. 7C</i>	<i>FIG. 7D</i>	<i>FIG. 7E</i>
<i>FIG. 7F</i>	<i>FIG. 7G</i>	<i>FIG. 7H</i>	<i>FIG. 7I</i>	<i>FIG. 7J</i>

*FIG. 7*

FIG. 7A




FIG. 7B






FIG. 7C




FIG. 7D





FIG. 7E






FIG. 7F




FIG. 7G





FIG. 7H




FIG. 71





FIG. 7J





UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

SERIAL NUMBER	FILING DATE	FIRST NAMED APPLICANT	ATTORNEY DOCKET NO.
09/035,739	03/05/98	WEBER	R 6325

020995 TM21/1002  
KNOBBE MARTENS OLSON & BEAR LLP  
620 NEWPORT CENTER DRIVE  
SIXTEENTH FLOOR  
NEWPORT BEACH CA 92660

EXAMINER	
ELLIS, K	
ART UNIT	PAPER NUMBER
2185	23

DATE MAILED: 10/02/01

Please find below a communication from the EXAMINER in charge of this application.

Commissioner of Patents

*Please find enclosed a copy of the  
IDS initiated and signed.*

*Kwasi Z. Elli  
10/2/01*

## File History Content Report

The following content is missing from the original file history record obtained from the United States Patent and Trademark Office. No additional information is available.

Document Date - 2001-10-02

Document Title - List of References cited by applicant and considered by examiner

This page is not part of the official USPTO record. It has been determined that content identified on this document is missing from the original file history record.

## File History Content Report

The following content is missing from the original file history record obtained from the United States Patent and Trademark Office. No additional information is available.

Document Date - 2001-12-18

Document Title - USPTO Grant

This page is not part of the official USPTO record. It has been determined that content identified on this document is missing from the original file history record.

CHECKLIST FOR PROCESSING NEW APPLICATIONS

SERIAL NUMBER 09/035739

revised 6/29/95

INSTRUCTIONS:

1. Make a checkmark beside each item if verified.
2. If corrections are required, write notes to the examiner or supervisor on reverse side.

I. FACE OF THE FILE

1. Printed and stamped serial numbers match the bar code label.
2. Filing Date present.
3. Class/Subclass present.
4. Applicant(s) name present.
5. Total number of drawings present.
6. Total number of claims present.
7. Total number of independent claims present.
8. Filing fee received present.
9. Mailing address present.
10. Title of invention present.

Z. CENTER OF THE FILE

A. DRAWINGS

1. None (go to B)
2. Serial Number present and correct on each sheet.
3. Number of sheets entered on line 1 of contents.

B. SMALL ENTITY STATEMENT

1. None and not recorded on face of file (go to C)
2. Statement present.
3. Small Entity recorded on face of file.

C. DECLARATION OR OATH

1. Title matches face of file and specification.
2. Declaration phrase present. (I hereby declare all...)
3. (Original and first inventor or inventors...) phrase present.
4. (Reviewed and understand the contents of this application, including claims...) phrase present.
5. (Acknowledge duty to disclose information in accordance with 1.56(a)...) phrase present.
6. Residence, citizenship, post office address of all applicants present.
7. Signed by all applicants.
8. Less than 3 months before filing date, or less than six months after filing date.

D. CLAIMS (as filed)

1. Complete form 1360 and 875: (forms on right side of file)
2. Circle independent claims on the Index of Claims.
3. Draw line under the last claim number on the Index of Claims.

E. SPECIFICATION

1. Serial Number present and correct.
2. Specification in permanent ink.
3. Brief Description of each drawing figure.
4. No missing or duplicate pages.
5. No holes punched in text.

F. ABSTRACT

1. None (go to G)
2. Serial Number present and correct.
3. Abstract on separate page.
4. 25 lines or less.
5. One paragraph ONLY.

G. PTO-1556

1. Present

H. PRE-AMENDMENTS (found on right side of file)

1. None (go to I)
2. Enter on Contents of file/wrapper.
3. Instruction to cancel claims.
4. Claims canceled on Index of Claims.
5. Instruction to add claims.
6. Circle new independent claims on the Index of Claims.
7. Draw line under the new last claim number on Index of Claims.
8. Complete forms 1360 and 875.

I. PTO-948

1. Present

J. RIGHT SIDE OF FILE

1. PALM File Data sheet present.
2. Transmittal letters present.
3. Forms 1360 & 875 present/complete.
4. Miscellaneous Papers present/entered.
5. Petition to Make Special present. (Enter and place in the center)
6. Drawing prints present. (2 copies)

~~FEES~~

1. Correct filing fee paid.
2. Excess claims fees paid:
  - a. Excess total claims more than 20.
  - b. Excess independent claims more than 3.
  - c. First multiple dependent claim fee paid.
3. Miscellaneous paper fee paid.

~~FINAL STEPS~~

1. Sign and date center of filewrapper, under flap.
2. Docketed to examiner.

NOTES TO SUPERVISOR:

---

---

---

---

---

---

---

---

---

---

NOTES TO EXAMINER:

---

---

---

---

---

---

---

---

---

---

SIGNATURE OF PREPARER:

*AW*

DATE:

10/22/98

<b>PATENT APPLICATION FEE DETERMINATION RECORD</b> Effective October 1, 1997					Application or Docket Number					
<b>CLAIMS AS FILED - PART I</b> (Column 1) (Column 2)					<b>SMALL ENTITY TYPE</b> <input type="checkbox"/>		<b>OR</b>		<b>OTHER THAN SMALL ENTITY</b>	
FOR	NUMBER FILED	NUMBER EXTRA			RATE	FEE		RATE	FEE	
BASIC FEE					395.00			790.00		
TOTAL CLAIMS	8	minus 20 =	*		x\$11=			x\$22=		
INDEPENDENT CLAIMS	2	minus 3 =	*		x41=			x82=		
MULTIPLE DEPENDENT CLAIM PRESENT					+135=			+270=		
* If the difference in column 1 is less than zero, enter "0" in column 2					TOTAL			TOTAL	790	
<b>CLAIMS AS AMENDED - PART II</b> (Column 1) (Column 2) (Column 3)					<b>SMALL ENTITY</b> <input type="checkbox"/>		<b>OR</b>		<b>OTHER THAN SMALL ENTITY</b>	
<b>AMENDMENT A</b>		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE	ADDITIONAL FEE	RATE	ADDITIONAL FEE	
	Total	8	Minus	20	=	x\$11=		x\$22=		
	Independent	2	Minus	3	=	x41=		x82=		
	FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM					+135=			+270=	
					TOTAL ADDIT. FEE			TOTAL ADDIT. FEE		
<b>AMENDMENT B</b>		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE	ADDITIONAL FEE	RATE	ADDITIONAL FEE	
	Total	*	Minus	**	=	x\$11=		x\$22=		
	Independent	*	Minus	***	=	x41=		x82=		
	FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM					+135=			+270=	
					TOTAL ADDIT. FEE			TOTAL ADDIT. FEE		
<b>AMENDMENT C</b>		CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE	ADDITIONAL FEE	RATE	ADDITIONAL FEE	
	Total	*	Minus	**	=	x\$11=		x\$22=		
	Independent	*	Minus	***	=	x41=		x82=		
	FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM					+135=			+270=	
					TOTAL ADDIT. FEE			TOTAL ADDIT. FEE		
* If the entry in column 1 is less than the entry in column 2, write "0" in column 3. ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20." *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3." The "Highest Number Previously Paid For" (Total or independent) is the highest number found in the appropriate box in column 1.										

**PATENT APPLICATION FEE DETERMINATION RECORD**  
Effective November 10, 1998

Application or Docket Number

*CPA*  
09/035739

**CLAIMS AS FILED - PART I**

FOR	(Column 1) NUMBER FILED	(Column 2) NUMBER EXTRA
BASIC FEE		
TOTAL CLAIMS	128 minus 20 = *	
INDEPENDENT CLAIMS	2 minus 3 = *	
MULTIPLE DEPENDENT CLAIM PRESENT		

SMALL ENTITY TYPE  OR

OTHER THAN SMALL ENTITY

RATE	FEE
	380.00
X\$ 9=	
X39=	
+130=	
TOTAL	

RATE	FEE
	760.00
X\$18=	
X78=	
+260=	
TOTAL	

\* If the difference in column 1 is less than zero, enter "0" in column 2

**CLAIMS AS AMENDED - PART II**

AMENDMENT A	(Column 1)	(Column 2)	(Column 3)
	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	*	Minus **	=
Independent	*	Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM			

SMALL ENTITY OR

OTHER THAN SMALL ENTITY

RATE	ADDITIONAL FEE
X\$ 9=	
X39=	
+130=	
TOTAL ADDIT. FEE	

RATE	ADDITIONAL FEE
X\$18=	
X78=	
+260=	
TOTAL ADDIT. FEE	

AMENDMENT B	(Column 1)	(Column 2)	(Column 3)
	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	*	Minus **	=
Independent	*	Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM			

RATE	ADDITIONAL FEE
X\$ 9=	
X39=	
+130=	
TOTAL ADDIT. FEE	

RATE	ADDITIONAL FEE
X\$18=	
X78=	
+260=	
TOTAL ADDIT. FEE	

AMENDMENT C	(Column 1)	(Column 2)	(Column 3)
	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
Total	*	Minus **	=
Independent	*	Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM			

RATE	ADDITIONAL FEE
X\$ 9=	
X39=	
+130=	
TOTAL ADDIT. FEE	

RATE	ADDITIONAL FEE
X\$18=	
X78=	
+260=	
TOTAL ADDIT. FEE	

\* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.  
 \*\* If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20."  
 \*\*\* If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3."  
 The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.

06485

M.P.

Form PTO 1150 (REV 9/94)

U.S. DEPARTMENT OF COMMERCE  
Patent and Trademark Office

FACE DATA ENTRY CODING SHEET

1ST EXAMINER D. JONES DATE 5-18

2ND EXAMINER \_\_\_\_\_ DATE \_\_\_\_\_

APPLICATION NUMBER 09035739

TOTAL CLAIMS 18

INDEPENDENT CLAIMS 2

TYPE APPL  1  2

SMALL ENTITY?  0  1

FILING DATE MONTH 03 DAY 05 YEAR 98

SPECIAL HANDLING  0  1  2

GROUP ART UNIT 2312

CLASS 711

SHEETS OF DRAWING 6

FILING FEE 790

FOREIGN LICENSE

ATTORNEY DOCKET NUMBER 6325

CONTINUITY DATA

CONT STATUS CODE	PARENT APPLICATION SERIAL NUMBER	PCT APPLICATION SERIAL NUMBER	PARENT PATENT NUMBER	PARENT FILING DATE
CODE	NUMBER	SERIAL NUMBER	NUMBER	MONTH DAY YEAR
P	C	T	/	/
P	C	T	/	/
P	C	T	/	/
P	C	T	/	/
P	C	T	/	/

PCT/FOREIGN APPLICATION DATA

FOREIGN PRIORITY CLAIMED	COUNTRY CODE	PCT/FOREIGN APPLICATION SERIAL NUMBER	FOREIGN FILING DATE
MONTH DAY YEAR	MONTH DAY YEAR	SERIAL NUMBER	MONTH DAY YEAR
<u>7</u>			



TITLE OF INVENTION

M	E	T	H	O	D	F	O	R	R	E	C	O	V	E	R	Y	O	F	U	S	E	F	U	L	A	R	G	A	S
O	F	P	A	R	T	L	A	L	C	O	M	P	O	N	E	N	T	S	S	Y	N	C	H	R	O	N	O	U	S
M	E	M	O	R	Y																								

ATTORNEY REGISTRATION NUMBERS

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

CORRESPONDENCE NAME AND ADDRESS

M	O	R	S	E	Y																							
1	L	S	B	U	R																							
2	O	S	O	U	T																							
1	A	N	G	A	P	O																						
1	A	S	S	Y	P	O																						

APPLICANT/INVENTOR DATA

A	T	H	O	R	I	T	Y	C	O	D	E																	
F	A	M	I	L	Y	N	A	M	E																			
G	I	V	E	N	N	A	M	E																				

N	A	M	E	S	U	F	F	I	X
S	T	A	T	E	C	O	D	E	

N	A	M	E	S	U	F	F	I	X
S	T	A	T	E	C	O	D	E	

MORE

BEST COPY

MULTIPLE DEPENDENT CLAIM FEE CALCULATION SHEET (FOR USE WITH FORM PTO-413)							SERIAL NO.	FILING DATE
							APPLICANT(S)	
CLAIMS								
	AS FILED		AFTER 1 <sup>st</sup> AMENDMENT		AFTER 2 <sup>nd</sup> AMENDMENT			
	IND.	DEF.	IND.	DEF.	IND.	DEF.	IND.	DEF.
1								
2								
3								
4								
5								
6								
7								
8								
9								
10								
11								
12								
13								
14								
15								
16								
17								
18								
19								
20								
21								
22								
23								
24								
25								
26								
27								
28								
29								
30								
31								
32								
33								
34								
35								
36								
37								
38								
39								
40								
41								
42								
43								
44								
45								
46								
47								
48								
49								
50								
51								
52								
53								
54								
55								
56								
57								
58								
59								
60								
61								
62								
63								
64								
65								
66								
67								
68								
69								
70								
71								
72								
73								
74								
75								
76								
77								
78								
79								
80								
81								
82								
83								
84								
85								
86								
87								
88								
89								
90								
91								
92								
93								
94								
95								
96								
97								
98								
99								
100								
TOTAL IND.								
TOTAL DEF.								

**Table of Contents**

---

1. US6332183B1 Method for recovery of useful areas of partially defective synchronous memory components
-

**Family 1/1**

**1 record(s) per family**

**Record 1/1** US6332183B1 Method for recovery of useful areas of partially defective synchronous memory components

**Publication Number:** US6332183B1 20011218

**Title:** Method for recovery of useful areas of partially defective synchronous memory components

**Title - DWPI:** Memory module accessing method in computer system, involves aggregating valid data outputs of partially defective SDRAM components to provide data path

**Priority Number:** US199835739A

**Priority Date:** 1998-03-05

**Application Number:** US199835739A

**Application Date:** 1998-03-05

**Publication Date:** 2001-12-18

**IPC Class Table:**

IPC	Section	Class	Subclass	Class Group	Subgroup
G06F001100	G	G06	G06F	G06F0011	G06F001100
G06F001202	G	G06	G06F	G06F0012	G06F001202
G11C002900	G	G11	G11C	G11C0029	G11C002900

**IPC Class Table - DWPI:**

IPC - DWPI	Section - DWPI	Class - DWPI	Subclass - DWPI	Class Group - DWPI	Subgroup - DWPI
G06F001202	G	G06	G06F	G06F0012	G06F001202
G06F001100	G	G06	G06F	G06F0011	G06F001100

**Assignee/Applicant:** Micron Technology Inc.,Boise,ID

**JP F Terms:**

**JP FI Codes:**

**Assignee - Original:** Micron Technology Inc.

**Any CPC Table:**

Type	Invention	Additional	Version	Office
Current	<b>G11C 29/88</b>	-	20130101	EP
Current	G11C 29/886		20130101	EP

**ECLA:** G11C002988 | G11C0029886

**Abstract:**

Memory module using partially defective synchronous memory devices, such as SDRAM components. Multiple partially defective SDRAM components are configured to provide a reliable and nondefective memory module that takes advantage of the manner in which defective cells are localized on each SDRAM component.

**Language of Publication:** EN

**INPADOC Legal Status Table:**

Gazette Date	Code	INPADOC Legal Status Impact
2013-05-22	FPAY	+
<b>Description:</b> FEE PAYMENT		
2010-01-04	AS	-
<b>Description:</b> ASSIGNMENT ROUND ROCK RESEARCH, LLC, NEW YORK ASSIGNMENT OF ASSIGNORS INTEREST; ASSIGNOR:MICRON TECHNOLOGY, INC.; REEL/FRAME:023786/0416 2009-12-23		
2009-05-20	FPAY	+
<b>Description:</b> FEE PAYMENT		
2005-05-26	FPAY	+
<b>Description:</b> FEE PAYMENT		
2001-10-22	AS	-
<b>Description:</b> ASSIGNMENT MICRON TECHNOLOGY, INC., IDAHO ASSIGNMENT OF ASSIGNORS INTEREST; ASSIGNOR:MEI CALIFORNIA INC; REEL/FRAME:012232/0436 2001-03-22		
2001-03-30	AS	-
<b>Description:</b> ASSIGNMENT MEI CALIFORNIA, INC., CALIFORNIA ASSIGNMENT OF ASSIGNORS INTEREST; ASSIGNOR:MICRON ELECTRONICS, INC.; REEL/FRAME:011658/0956 2001-03-22		

1998-08-10	AS	-
<b>Description:</b> ASSIGNMENT MICRON ELECTRONICS, INC., IDAHO ASSIGNMENT OF ASSIGNORS INTEREST; ASSIGNORS:WEBER, RICHARD; LARSEN, COREY; REEL/FRAME:009378/0800 1998-05-21		

**Post-Issuance (US):**

**Reassignment (US) Table:**

Assignee	Assignor	Date Signed	Reel/Frame	Date
ROUND ROCK RESEARCH LLC,MT. KISCO,NY,US	MICRON TECHNOLOGY, INC.	2009-12-23	023786/0416	2010-01-04
<b>Conveyance:</b> ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).				
<b>Corresponent:</b> CHRISTOPHER C. HENRY ROPES & GRAY LLP 1211 AVENUE OF THE AMERICAS NEW YORK, NEW YORK 10036				
MICRON TECHNOLOGY INC.,BOISE,ID,US	MEI CALIFORNIA INC	2001-03-22	012232/0436	2001-10-22
<b>Conveyance:</b> ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).				
<b>Corresponent:</b> KNOBBE, MARTENS, OLSON & BEAR LLP DREW S. HAMILTON SIXTEENTH FLOOR 620 NEWPORT CENTER DRIVE NEWPORT BEACH, CA 92660				
MEI CALIFORNIA INC.,MILPITAS,CA,US	MICRON ELECTRONICS, INC.	2001-03-22	011658/0956	2001-03-30
<b>Conveyance:</b> ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).				
<b>Corresponent:</b> MICRON ELECTRONICS, INC. STEVEN P. ARNOLD 900 EAST KARCHER ROAD NAMPA, ID 83687				
MICRON ELECTRONICS INC.,NAMPA,ID,US	WEBER, RICHARD	1998-05-21	009378/0800	1998-08-10
	LARSEN, COREY	1998-05-21	-	-
<b>Conveyance:</b> ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).				
<b>Corresponent:</b> DORSEY & WHITNEY LLP STUART R. HEMPHILL 220 SOUTH SIXTH STREET MINNEAPOLIS, MN 55402				

**Maintenance Status (US):**


**Litigation (US):**

**Opposition (EP):**

**License (EP):**

**EPO Procedural Status:**

**Front Page Drawing:**



**Assignee - Current US:** ROUND ROCK RESEARCH LLC



Copyright 2007-2016 THOMSON REUTERS



# United States Patent and Trademark Office

Office of the Commissioner for Patents

## METHOD FOR RECOVERY OF USEFUL AREAS OF PARTIALLY DEFECTIVE SYNCHRONOUS MEMORY COMPONENTS

<b>PATENT #</b> 6332183	<b>APPLICATION #</b> 09035739	<b>FILING DATE</b> 03/05/1998	<b>ISSUE DATE</b> 12/18/2001
----------------------------	----------------------------------	----------------------------------	---------------------------------

### Payment Window Status

WINDOW	STATUS			FEES	
11.5 Year	Closed			Paid	
Window	First Day to Pay	Surcharge Starts	Last Day to Pay	Status	Fees
3.5 Year	12/18/2004	06/21/2005	12/19/2005	Closed	Paid
7.5 Year	12/18/2008	06/19/2009	12/18/2009	Closed	Paid
11.5 Year	12/18/2012	06/19/2013	12/18/2013	Closed	Paid

No maintenance fees are due.

### Patent Holder Information

**Customer #** 26809

**Entity Status** UNDISCOUNTED

**Phone Number** 2083684502

**Address** MICRON TECHNOLOGY, INC.  
8000 FEDERAL WAY  
MAIL STOP 525  
BOISE, ID 83707-0006  
UNITED STATES