UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE PATENT TRIAL AND APPEAL BOARD

MICRON TECHNOLOGY, INC. Petitioner

v.

LIMESTONE MEMORY SYSTEMS LLC Patent Owner

Case IPR. No. **Unassigned**U.S. Patent No. 5,894,441
Title: SEMICONDUCTOR MEMORY DEVICE
WITH REDUNDANCY CIRCUIT

Petition For *Inter Partes* Review of U.S. Patent No. 5,894,441 Under 35 U.S.C §§ 311-319 and 37 C.F.R. §§ 42.1-.80, 42.100-.123

Mail Stop "PATENT BOARD" Patent Trial and Appeal Board U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450



Table of Contents

1.	INTI	RODUCTION	1		
2.	REQ	UIREMENTS FOR PETITION FOR INTER PARTES REVIEW	<i>'</i> 1		
	2.1.	Grounds for Standing (37 C.F.R. § 42.104(a))	1		
	2.2.	Notice of Lead and Backup Counsel and Service Information	1		
	2.3.	Notice of Real-Parties-in-Interest (37 C.F.R. § 42.8(b)(1))	2		
	2.4.	Notice of Related Matters (37 C.F.R. § 42.8(b)(2))	2		
	2.5.	Fee for Inter Partes Review	3		
	2.6.	Proof of Service	4		
3.		NTIFICATION OF CLAIMS BEING CHALLENGED 2.104(B))	4		
4.	OVE	ERVIEW OF THE 441 PATENT	4		
5.	PRO	SECUTION HISTORY	9		
6.	CLA	CLAIM CONSTRUCTION9			
	6.1.	Applicable Law	9		
	6.2.	Construction of Claim Terms	10		
		6.2.1. "transfer gate" (claims 3 and 13)	10		
7.	PER	SON HAVING ORDINARY SKILL IN THE ART	11		
8.	DES	CRIPTION OF THE PRIOR ART	11		
	8.1.	U.S. PATENT NO. 5,270,975 ("MCADAMS")	11		
	8.2.	JAPANESE PATENT APPLICATION NO. H06-052696 ("MINAMI")	14		
9.		OUND #1: CLAIMS 1-3 AND 5 OF THE 441 PATENT ARE PATENTABLE AS ANTICIPATED BY MCADAMS	16		



9.1.	Claim 1 is anticipated by McAdams	16
	9.1.1. [1.P] "A semiconductor memory device comprising,"	16
	9.1.2. [1.1] "a plurality of column selection lines, at least one redundant column selection line,"	16
	9.1.3. [1.2] "a column decoder for activating one of said plurality of column selection lines in response to a column address,"	18
	9.1.4. [1.3] "a first circuit generating a detection signal when the column address of a defective column selection line is supplied,"	18
	9.1.5. [1.4] "and a second circuit activating said redundant column selection line in response to said detection signal and at least a part of said row address."	19
9.2.	Claim 2 is anticipated by McAdams	22
	9.2.1. [2.0] "The semiconductor memory device as claimed in claim 1, wherein said first circuit includes a fuse block storing said column address of said defective column selection line to generate said detection signal."	22
9.3.	Claim 3 is anticipated by McAdams	23
	9.3.1. [3.0] "The semiconductor memory device as claimed in claim 2, wherein said second circuit including a transfer gate controlled by said part of said row address to transfer said detection signal to activate said redundant column selection line."	23
9.4.	Claim 5 is anticipated by McAdams	24
	9.4.1. [5.0] "The semiconductor memory device as claimed in claim 1, wherein said part of said row address includes a most significant bit of said row address."	24
UNPA	UND #2: CLAIMS 3 AND 6-15 OF THE 441 PATENT ARE ATENTABLE AS OBVIOUS OVER MCADAMS IN VIEW OF AMI	26
	Claim 3 is obvious over McAdams in view of Minami	20 30
1111	I ISIM A IC ONVIOUS OVER MICAGAMS IN VIEW OF MINAMI	411



10.

	10.1.1. [3.0] "The semiconductor memory device as claimed in claim 2, wherein said second circuit including a transfer gate controlled by said part of said row address to transfer said detection signal to activate said redundant column selection line."	30
10.2.	Claim 6 is obvious over McAdams in view of Minami	32
	10.2.1. [6.0] "A semiconductor memory device comprising:"	32
	10.2.2. [6.1] "a plurality of word lines including at least first and second word lines; a plurality of bit lines including at least first and second bit lines;"	32
	10.2.3. [6.2] "a plurality of redundant bit lines including at least first and second redundant bit lines;"	35
	10.2.4. [6.3] "a plurality of memory cells each of which is disposed on intersections of said word lines and bit lines; a plurality of redundant memory cells each of which is disposed on intersections of said word lines and redundant bit lines;"	36
	10.2.5. [6.4] "a plurality of column selection lines including at least a first column selection line; said first and second bit lines being selected when said first column selection line is activated, a redundant column selection line; said first and second redundant bit lines being selected when said redundant column selection line is activated,"	37
	10.2.6. [6.5] "a column decoder activating said first column selection line in response to a first column address when said first word line is activated; and"	39
	10.2.7. [6.6] "a column redundancy decoder activating said redundant column selection line in response to said first column address when said second word line is activated."	42
10.3.	Claim 7 is obvious over McAdams in view of Minami	44
	10.3.1. [7.0] "The semiconductor memory device as claimed in claim 6, wherein said first word line intersects	



	intersecting said second bit line and said second redundant bit line, said second word line intersecting said second bit line and said second redundant bit line without intersecting said first bit line and said first redundant bit line" 44
10.4.	Claim 8 is obvious over McAdams in view of Minami45
	10.4.1. [8.0] "The semiconductor memory device as claimed in claim 7, wherein said column decoder is inhibited to activate said first column selection line in response to said first column address when said second word line is activated
10.5.	Claim 9 is obvious over McAdams in view of Minami47
	10.5.1. [9.0] "The semiconductor memory device as claimed in claim 7, wherein said plurality of bit lines further includes third and fourth bit lines, said plurality of column selection lines further including a second column selection line, said third and fourth bit lines being selected when said second column selection line is activated, said column decoder activating said second column selection line in response to a second column address when said second word line is activated, said column redundancy decoder activating said redundant column selection line in response to said second column address when said first word line is activated."
10.6.	Claim 10 is obvious over McAdams in view of Minami50
10.5	10.6.1. [10.0] "The semiconductor memory device as claimed in claim 9, wherein said column decoder is inhibited to activate said first column selection line in response to said first column address when said second word line is activated and inhibited to activate said second column selection line in response to said second column address when said first word line is activated
10.7.	Claim 11 is obvious over McAdams in view of Minami51

said first bit line and said first redundant bit line without



DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

