

(12) United States Patent Hidaka

(10) Patent No.: US 6,233,181 B1

(45) **Date of Patent:** May 15, 2001

(54) SEMICONDUCTOR MEMORY DEVICE WITH IMPROVED FLEXIBLE REDUNDANCY SCHEME

(75) Inventor: Hideto Hidaka, Hyogo (JP)

(73) Assignee: Mitsubishi Denki Kabushiki Kaisha,

Tokyo (JP)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/251,352

(22) Filed: Feb. 17, 1999

(30) Foreign Application Priority Data

(51) Int. Cl. ⁷		G11C 7/00
Oct. 15, 1998	(JP)	10-293421
Jun. 9, 1998	(JP)	10-160466

365/255.7

(56) References Cited

U.S. PATENT DOCUMENTS

5,892,718 * 4/19	99 Yamada		366/200
------------------	-----------	--	---------

FOREIGN PATENT DOCUMENTS

6-232348	8/1994	(JP)	H01L/27/04
6-237164	8/1994	(JP)	H03K/19/0948

OTHER PUBLICATIONS

"A Flexible Redundancy Technique for High-Density DRAM's", by Horiguchi, et al., IEEE Journal of Solid State Circuits, vol. 26, No. 1, Jan. 1991, pp. 12–17.

"Ultra LSI Memory", Kiyoo ITO, Advanced Electronics Series I-9, published by Baifukan, pp. 350-371, Nov. 5, 1994.

Primary Examiner—Andrew Q. Tran (74) Attorney, Agent, or Firm—McDermott, Will & Emery

(57) ABSTRACT

A spare memory array having spare memory cells common to a plurality of normal sub-arrays having a plurality of normal memory cells is provided. A spare line in the spare array can replace a defective line in the plurality of normal sub-array. The defective line is efficiently repaired by replacement in an array divided into blocks or sub-arrays.

7 Claims, 31 Drawing Sheets

XO SPDX X1 X2	NORMAL MEMORY SUB-ARRAY SPARE ARRAY NORMAL MEMORY SUB-ARRAY NORMAL MEMORY SUB-ARRAY •	MA#0 RBX#0 SDX0 SDX1 SDX2 SDX2 SDX2 SDX2 SDX3	SWL1 SWL0 SWL2 SWL3	MA#0 RB; RB; #0
	•			
Xm	NORMAL MEMORY SUB-ARRAY	MA#m;RBX#m	WL3\	— MA#m



^{*} cited by examiner

May 15, 2001




FIG. 2A




FIG. 2B




FIG. 3A





FIG. 3B



F I G. 4





FIG. 24





DOCKET A L A R M

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

