Sub-quarter Micron Copper Interconnects through Dry Etching Process and its Reliability

Yasushi Igarashi, Tomomi Yamanobe, Hideyuki Jinbo* and Toshio Ito

Semiconductor Technology Laboratory, OKI Electric Industry Co., Ltd. VLSI Circuits Center, OKI Electric Industry Co., Ltd. 550-5 Higashiasakawa-cho, Hachioji-shi, Tokyo 193, Japan

Introduction

Copper is the major candidate material of post-Al alloys in deep sub-micron region, because of low resistivity and long electromigration lifetime (1). Recently, ion milling (1) and chemical mechanical polishing (CMP) (2,3) have been applied to fine Cu interconnects, and these techniques can avoid the difficulty of etching Cu caused by hardly subliming etchingproducts. However, these are not necessarily the well-established technique for ULSI process.

Our approach is modification of the high temperature dry etching, which includes the self-aligned passivation technique (4). In this work, we have formed TiN/Cu/TiN multilayered interconnects of sub-quarter micron wide using the modified dry etching technique, and evaluated the resistance to electromigration damage (EMD).

 $Cu(0.4\mu m)$ / $TiN(0.1\mu m)$ was prepared on a thermally oxidized Si wafer by dc magnetron sputtering. A SiO2 mask for etching Cu layer was prepared by etching through a resist mask obtained by i-line phase-shifting lithography.

Etching was performed on a magnetron reactive ion etching (RIE) system operating at a gas pressure of 30mTorr and a rf power of 500W, and a etching gas of a SiCl4/Cl2/N2/NH3 mixture was used to form a passivation film on a sidewall of interconnect simultaneously. The temperature of a wafer during etching was controlled at 300°C.

After etching, a bilayer composed of SiO₂ (0.2µm) and SiN (0.8µm) was deposited as a passivation layer by plasma-enhanced CVD at 115°C and 350°C, respectively.

The resistance to EMD of the Cu interconnects was investigated using 22mm long and 0.2 - $1\mu m$ wide lines.

Results and Discussion

1. Fabrication of 0.2µm Cu interconnect with self-aligned passivation technique

In the ternary gas mixture of SiCl₄/Cl₂/N₂, a SiON passivation film is formed on the sidewall during etching (4). The sidewall passivation film acts as a barrier to prevent Cu from oxidation in the following SiO2 deposition process. The sideetching and the thickness of the sidewall passivation film are independently controlled by the [N]/[CI] ratio and the [Si]/[CI] ratio, respectively. Here, [N], [Si] and [CI] represent the amount of each constituent element in the introduced gas mixture. Patterning Cu line without side-etching is achieved when the [N]/[Cl] ratio is more than 2. As shown in Fig.1 (the case of NH₃:0%), thickness of the sidewall film is controlled by the [Si]/[Cl] ratio, and it is saturated when the [Si]/[Cl] ratio is over 0.16. The resulting sidewall film is composed of silicon oxynitride containing small amounts of impurities, such as chlorine of about 2 atomic% (Fig.3(a)). This amount of Cl did not cause corrosion of Cu in our fabrication process. However, the sidewall film without Cl is more suitable for the Cu interconnect which is easy to be corroded by Cl.

Hence, in expectancy of dissociating the Si-Cl bond, NH₃ is introduced to the ternary gas mixture of SiCl₄/Cl₂/N₂. NH₃ releases Cl atoms on SiCl₄ in consequence of stimulating its dissociation. Gas flow of NH₃ and N₂ was controlled so as to be the [N]/[C1] ratio of 2.4, and NH₃ was added up to 15% of [N] in the etching gas. As shown in Fig.1, thickness of the sidewall film increases with NH₃ flow, and is saturated when rates with the NH₃ flow ratio. Etching rate of SiO₂ decreases monotonously with increasing the NH3 flow ratio. On the other hand, that of Cu is almost constant in the low ratio region and it abruptly decreases when the flow ratio is over 10 %. The NH₃ flow ratio of 7% gives the highest etching selectivity of 7. The sidewall film of the above case is composed of SiON without detectable impurities such as Cl, as shown in Fig.3(b). These Auger analyses suggest that NH3 has Cl-releasing activity. The N content is almost equal to that of NH3 free etching. The resulting as-etched Cu interconnect did not corrode in atmosphere for 2 months. A cross-sectional view of the interconnect after etching is shown in Fig.4. This etching technique enables the micro-fabrication of 0.2 µm (Fig. 4(a)), and it can be applied to 0.3µm of dense patterns (Fig.4(b)).

2. Resistance to EMD of the TiN/Cu/TiN interconnect

After the etching process, the interconnect was covered with a SiN/SiO₂ bilayer as a passivation layer and sintered in H₂/N₂ ambient at 450°C for 2 hours. After sintering, the resistivity estimated from line resistance is about $2 \mu\Omega$ cm.

Electromigration test was carried out under the stress current density of 8x10⁶A/cm² in atmosphere. The temperature of the interconnects was controlled at 200°C taking account of Joule heating. Fig.5 shows the resistance change of the 0.6- μ m-wide line as typical characteristic of EMD. Slightly and monotonically increasing resistance before catastrophic failure is caused by void growth in Cu. Fig.6 shows the cumulative failure rate under 8x10⁶A/cm² at 200°C. The lifetimes of the dry etched Cu lines are equal to or longer than that of the Cu lines formed by other fabrication methods (1-3). The value of median time to failure (MTF) of the 0.2µm line, 110h, is about an order of magnitude longer than that of the 0.6µm line. This behavior is the same as the Al alloy case which is associated with a bamboo-type grain structure (5). MTF of the 0.2µm line is about three orders of magnitude longer than that of 1.5-µm-wide Al-1%Si/TiW line (3).

Conclusions

We have developed the modified high temperature dry etching technique, which enables anisotropic patterning with a high etching selectivity and self-aligned passivation of a sidewall of interconnect simultaneously. Sub-quarter micron Cu interconnects with long electromigration lifetimes have been prepared successfully using this technique. MTF of the 0.2µm line is 110h and it is equal to or longer than that of the






Cu lines formed by other fabrication methods.

References

(1) D.S.Gardner, J.Onuki, K. Kudo and Y.Misawa: Proc. VLSI Multilevel Interconnection Conf. (1991) p.99.



 $\label{eq:simple} [Si]/[CI]$ Fig.1. Thickness of the sidewall film as a function of the [Si]/[CI] ratio on the NH3 flow ratio of 0, 7, 10 and 15%.




Fig.2. Etching rate of Cu and SiO_2 as a function of the NH_3 flow ratio.




Fig.5. Resistance change of the 0.6µm interconnect under EM test condition.

- N.Misawa, S.Kishii, T. Ohba, Y. Arimoto, Y. Furumura and H. Tsutikawa:
 VLSI Multilevel Interconnection Conf. (1993) p.353
 H.-K. Kang, J. Asano, C. Ryu, S. S. Wong and J. A. T. Norman: Proc. VLSI Multilevel Interconnection Conf. (1993) p.223.
 Y. Igarashi, T. Yamanobe, T. Yamaji, S. Nishikawa and T. Ito: SSDM FXI Abst. (1993) p.549.
- (4) 1.1garasin; F. Landerson, F. Lett. Abst. (1993) p.549 (5) S.Vaidya, T.T. Sheng and A.K. Sinha: Appl. Phys. Lett. 36 (1980) p.464.




Fig.3. AES spectra of the sidewall films: (a) without and (b) with NH₃ flow.




Fig.4. Cross-sectional view of the interconnects after etching(NH $_3$ = 7%; [Si]/[CI] = 0.12): (a) 0.2 μ m wide line; (b) 0.3 μ m line and space.




Fig.6. Cumulative failure of interconnects.

58