FILE HISTORY US 6,197,696

PATENT: 6,197,696 INVENTORS: Aoi, Nobuo

TITLE: Method for forming interconnection

structure

NO:


APPLICATION US1999274114A

FILED: 23 MAR 1999 ISSUED: 06 MAR 2001

COMPILED: 12 MAY 2015

TSMC Exhibit 1012 Page 1 of 388

b114/2/60	03/23/99





U.S. UTILITY PATENT APPLICATION

PATENT DATE O.I.P.E. Diw MAR 0 6 2001 SCANNED

ART UNIT SECTOR CLASS SUBCLASS **EXAMINER** 1765 FILED WITH: DISK (CRF) FICHE

BEST COPY

PREPARED AND APPROVED FOR ISSUE

ISSUING CLASSIFICATION											
ORIGINA	L	CROSS REFERENCE(S)									
CLASS	SUBCLASS	CLASS SUBCLASS (ONE SUBCLASS PER BLOCK)									
438	700	706									
INTERNATIONAL	CLASSIFICATION	N , State of the s									
HO1L :	21/311						·				
	<u> </u>										
	1 / 1				Continued or	Issue Slip	Inside File J	acket			

with Drawings (37 ship) set / 3/23/99 1-31-0 **TERMINAL DRAWINGS CLAIMS ALLOWED DISCLAIMER** Figs. Drwg. Print Claim for O.G. Sheets Drwg. Print Fig. **Total Claims** 15 37 108 3 b NOTICE OF ALLOWANCE MAILED a) The term of this patent Lynette T. Umez-Eronini subsequent to (date) has been disclaimed. b) The term of this patent shall Blajamin 10-10-00 not extend beyond the expiration date BENJAMIN L. UTECH SUPERVISORY PATENT EXAMINER **ISSUE FEE** of U.S Patent. No. Amount Due TECHNOLOGY CENTER 1700 Date Paid 10/1/00 \$ 1740 (Primary Examiner) **ISSUE BATCH NUMBER** c) The terminal months of this patent have been disclaimed. (Date

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368 Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form **PTO-436A** (Rev. 6/98)

ISSUE FEE IN FILE

(LABEL AREA)

-ormal Drawings __shts)set

(FACE)

6,197,696

METHOD FOR FORMING INTERCONNECTION STRUCTURE

Transaction History

Date	Transaction Description
03-23-1999	Workflow - Drawings Finished
03-23-1999	Workflow - Drawings Matched with File at Contractor
03-23-1999	Workflow - Drawings Received at Contractor
03-29-1999	Initial Exam Team nn
04-09-1999	IFW Scan & PACR Auto Security Review
04-14-1999	Application Dispatched from OIPE
05-11-1999	Case Docketed to Examiner in GAU
06-25-1999	Request for Foreign Priority (Priority Papers May Be Included)
08-09-1999	Information Disclosure Statement (IDS) Filed
08-09-1999	Information Disclosure Statement (IDS) Filed
02-09-2000	Information Disclosure Statement (IDS) Filed
02-09-2000	Information Disclosure Statement (IDS) Filed
10-05-2000	Case Docketed to Examiner in GAU
10-10-2000	Mail Notice of Allowance
10-10-2000	Notice of Allowance Data Verification Completed
11-29-2000	Workflow - File Sent to Contractor
01-09-2001	Issue Fee Payment Verified
01-31-2001	Workflow - Complete WF Records for Drawings
02-04-2001	Application Is Considered Ready for Issue
02-15-2001	Issue Notification Mailed
03-06-2001	Recordation of Patent Grant Mailed

APRO 7 9 9 8 1

PATENT APPLICATION

09274114

CONTENTS

		te received (Incl. C. of M.) or Date Mailed		(Incl. C. of M.) or Date Mailed
			42.	
1,	Application papers.	1-25GG		
2.	TRIORITY Taper	1 2000	43	•
3.		1 8.9.99	44	
هر م	ISDS/VIION	pt 21-00	45	
5.	Allowance .	10-10-00	46	Ç.
6.	<u>//</u>		47.	· · · · · · · · · · · · · · · · · · ·
7.	•		48	
		•	49.	
_).		50.	
		•	51	
).		52	
			53	
12	2.			- ,
13	3		54	
14	4		55	
15	5		56	
10	6		57	
17	7		58	· · · · · · · · · · · · · · · · · · ·
.1 1			59	
	9		60.	
	0		61	
į	,		62.	
}	1		63:	
į				
ă	3		64	
2	4.		65	
2	5		66	
2	26.		67	
2	27		68	
2	28		69	
V.	29		70	
3	30.	·	71.	
3	31.		72	•,
F. 1	•	·	73	
Ti è	33.	_	74	•
	,			,
<u> </u>	34		75	
2		<u> </u>	76	
	36		77.	
	37		78	
	38	· ·	79	
類。	39		80	
	40.		81	
	41.		82	
7445				

, ISSUE SLIP STAPLE AREA (for additional cross references)

POSITION	INITIALS	ID NO.	DATE
FEE DETERMINATION	M	67814	4/1/69
O.I.P.E. CLASSIFIER		5	4-7-99
FORMALITY REVIEW	DB	70074	4/13/99

INDEX OF CLAIMS

V.	Rejected	. N	Non-elected
=	Allowed	- 1	Interference
	(Through numeral) Canceled	Α	Appeal
÷	Restricted	0	Objected


							÷	••••	••••	•••••	••••
	•	'n	, 								_
Cla	um	1				Dat	υ				`
_	riginal	1/2									
Final	Orig	1/6									
1	(<u>-</u>	1									
<u>ک</u>	3	7									_
3	4	11 11							<u> </u>		
4	5	-									
9	6	2									
η.	7	=							Ľ,		
9	(8	<u></u>	-					-		-	
10	9	=					-		-	-	
11	11	Ξ	-		_		-		-	-	
12	12	=									
13	(13										
14 15	14 15	=	_	ļ				_	<u> </u>	_	
12	16	=	<u> </u>		-		\vdash	-	-		
	17	-	 	_	\vdash	_	_		_	_	
	18										
L	19										
	20		_	_	Ŀ			_		_	
<u> </u>	21	-			-	<u> </u>		-	-	-	
	22 23	+	-	-	 	-			_	 	
	24			 	<u> </u>						
	25										
<u> </u>	26	_	<u> </u>	_	_	_			-	1	<u> </u>
<u> </u>	27 28	-		_	-	-	-	-	-		
	29	-	 						+	+	-
	30										
	31				ļ		_	ļ	L	_	
_	32 33			_	-	-	 	-	├-	-	-
-	34		-	 	-	├	\vdash	+	+	+	-
_	35		T		<u> </u>		Г		T		
	36				Ĺ						
_	37 38		↓_	<u> </u>	<u> </u>	-	-	-	-	-	ļ
-	38		-	┼	+	-	+	-	\vdash	\vdash	-
<u></u>	40	+	\vdash		 	+	\vdash	-	\vdash	+	\vdash
	41	 	<u> </u>	t^{-}	T	1	T	T	T	T	<u> </u>
	42					Ŀ					
	43	+	ļ	<u> </u>		<u> </u>	_		<u> </u>	<u> </u>	_
-	44		-	-	┼.	-	┼	-	+	+	-
-	45	+	+	-		\vdash	 	+	+	+	
-	47	+-	\dagger	T		T	†	T	1	T	T
	48										
	49	_	ļ_	<u> </u>	-	_	_	\vdash	-	+	ļ_
1	150	П	1	1	ŀ	ı	i i	1	1	1	l

Cla	Claim Date										
CIA	1111	. 1	1			ואט	-				_
_	nal										
Final	Original									-	
ш.	\vdash	_				-				-	
	51 52						-				_
	52 53					-			-	-	
						_	-				
	54 55					├	-				
	56							-	-		
	57				· ·			 			
	58		-				-		-		
	59				·		-				_
	60		-		-	<u> </u>		-	-	\dashv	-
	61										
	62				-						_
	63	-		ļ	<u> </u>		-	-		-	_
	64		-	-	-	-				\vdash	
	65	<u> </u>	 	-	_	-	 	 	-	\vdash	_
_	66	_	-	-	-	\vdash	-	-	 	\vdash	
	67		-			-	├	-	-	\vdash	
	68	-	├	┢	-	-	-	⊢	-	\vdash	-
	69	-	\vdash	 	┢	\vdash	├	-	<u> </u>	Н	-
	70		-		-	-	├-	├─	-	-	-
	ļ			-		├-	⊬	├	H	H	L
	71	-	-	-	-	-	┼	├	├		_
	72 73	_	├	<u> </u>		-	-	├	├	-	L
	74	-	-	┢	 	├	╁		├-	-	┝
	75	-	╁	├		╁╌	-	-	├-	-	H
	76	-	-	╁	╁	┝	┢┈	┼	╁╌	-	-
-	77	-	┢	╁─	\vdash	\vdash	+		\vdash		H
	78	-	╁╌	-	\vdash	\vdash	╁	 	 	-	-
_	79	-	-	 	┼	┼	╁	╁─	+-	-	-
┝┈	80	-		-	-	-	+-	╁	-	├∸	-
-	81	-	╁	<u> </u>	H	十	+-	十	1	-	┢
-	82	\vdash	+-	\dagger	 	\vdash	-	\vdash	╁	ļ.	H
_	83	T	1	 	†	╁	1	T	1	 	T
-	84	╁	+-	\vdash	1	 	+	†	\vdash	1	╁
-	85		+	+-	+	t^-	+	1	+	 	T
H	86			T		T	\top	1	1	1	T
	87		 	1	1	1	†	+	 		┢
	88	1	T		\top	T	\top	1	T	T	1
7	89		\top	1	1	T	T	1	1	1	T
	90	1				\top		\top			
	91	 	+-	†	+-	t	+	+	+	+	t
\vdash	92	\vdash	+	\dagger	†	+	+	+	+	 	\dagger
-	93		+	+	+	\dagger	\dagger	\dagger	T	+	+
-	94		+	+	+	+	+-	+	T	1	+
-	95		+	+		\dagger	+	+	+-	+	\dagger
-	96		+-	+-	+	+-	\dagger	\dagger	+	+	t
\vdash	97		T	\dagger	\dagger	+	+	+	+	†	+
-	98		\dagger	\dagger	+	+	+	\dagger	\dagger	†	+
\vdash	99		+	+-	+	+	+	+-	+-	+	+

Cla	im				'n	Da	e				
						·		Γ			
Final	Original										
4	_	L		<u> </u>	-	-		ļ	-		
	101		_		<u> </u>	-	_	 	-	-	\vdash
	102		_			_	<u> </u>				
	103	1		-	<u> </u>	_					
	104					<u> </u>	_	<u> </u>		<u> </u>	
_	105					<u> </u>		_			
	106				<u></u>	ļ					
_	107	_				ļ					
	108					ļ					
	109					ļ					_
	110							a.			
	111										
	112					<u></u>					
	113		_								
	114										
	115								<u>.</u>		
	116		L			_					
	117	1	<u> </u>								
	118		L								
	119										
	120										
	121										
	122								7		
	123										
	124					1	<u> </u>				
_	125					1		T			
	126	_				İ		T			
	127			_				T			
	128				-	†	\vdash				
	129		<u> </u>	Г							
	130		t	\vdash	\vdash	T	1	T	T		<u> </u>
	13					T		\dagger	╁┈	 	
	132				<u> </u>	1	1	1	<u> </u>	 	<u> </u>
	133		1	<u> </u>	 	1	T	 	1		Ė
	134	1	\vdash	\vdash		T	\vdash	\dagger	T	T	+
	13		1	-	-	+	+	+-	1	1	1
	130		+	+	+	+	+	T	+	\top	
	13		+-	†	T	\dagger	+	+	+	\top	T
	138		+	T	t	+	+	+	†	1	\top
	139		 	T	+	+-	+	+-	t	+	+-
	140		T	+-	†	+	+	+	+	 	1
	14		+-	\vdash	+	+	+	+	+	+	+
	14		-	╁	+-	+	+	+-	+	+-	+-
	14		+-	+	+	+	+	+-	+	+	+-
	14		+	+	+	+	+	+-	+	+	+
			+	+	+	+	+	+-	+	+-	+-
	14:		+-	+	+	+	+	- -	+	+	+
	14		+	+	+-	+	+	+	+	+	+-
	14		+	+	+	+	+	+	+	+	+
	14		+	+	+	+	+	+			+-
	14		+	+	+	+	+	+	+	+	+
_	15	<u>ų</u>									

If more than 150 claims or 10 actions staple additional sheet here

(LEFT INSIDE)



SEARCHED

Class	Sub.	Date	Exmr.
436	700	10/6/200	Lithe

			·						
INTERFERENCE SEARCHED									
Class	Sub.	Date	Exmr.						
	,								
I	'								
Þ.									
			1						
l .	1		1						

SEARCH NOTES (INCLUDING SEARCH STRATEGY)

/		
	Date	Exmr.
EAST	10/6/2005	L. T.N.E
	,	
		.c.
·		
	·	

(RIGHT OUTSIDE)



US006197696B1

(12) United States Patent

(10) Patent No.:

US 6,197,696 B1

(45) Date of Patent:

Mar. 6, 2001

(54) METHOD FOR FORMING INTERCONNECTION STRUCTURE

(75) Inventor: Nobuo Aoi, Hyogo (JP)

(73) Assignee: Matsushita Electric Industrial Co.,

Ltd., Osaka (JP)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/274,114

(22) Filed: Mar. 23, 1999

(30) Foreign Application Priority Data

Mar. 26, 1998		(JP)	10-079371
(51)	Int. Cl.7		H01L 21/311
All marketing	W. C. C. C. C.	200	Committee of the commit

(56) References Cited

U.S. PATENT DOCUMENTS

5,110,712		5/1992	Kessler et al	438/623
5,518,963	*	5/1996	Park	438/624
5,635,423	*	6/1997	Huang et al	438/638
5,651,855				438/628
5,702,982	*	12/1997	Lee et al	438/620

FOREIGN PATENT DOCUMENTS

0 425 787 A2	5/1991	(EP) H01L/21/90
0 680 085 A1	11/1995	(EP) H01L/21/768
6-291193	10/1994	(JP) H01L/21/90
7-153842	6/1995	(JP) H01L/21/768
9-64034	3/1997	(JP) H01L/21/3205
9-153545		(JP) H01L/21/768

OTHER PUBLICATIONS

European Search Report dated Jul. 1, 1999.

* cited by examiner


Primary Examiner—Benjamin L. Utech
Assistant Examiner—Lynette T. Umez-Eronini

(74) Attorney, Agent, or Firm—Eric J. Robinson; Nixon Peabody LLP

(57) ABSTRACT

In a method for forming an interconnection structure, first, second and third insulating films and a thin film are sequentially formed over lower-level metal interconnects. Then, the thin film is masked with a first resist pattern and etched to form a mask pattern with openings for interconnects. Next, the third insulating film is masked with a second resist pattern and dry-etched such that the third insulating film and the first and second resist patterns are etched at a high rate and that the second insulating film is etched at a low rate to form openings for contact holes in the third insulating film and remove the first and second resist patterns. Then, the second insulating film is masked with the third insulating film and dry-etched such that the second insulating film is etched at a high rate and that the first and third insulating films are etched at a low rate to form the openings for contact holes in the second insulating film. Then, the third and first insulating films are masked with the mask pattern and the second insulating film, respectively, and dry-etched such that the first and third insulating films are etched at a high rate and that the mask pattern and the second insulating film are etched at a low rate to form wiring grooves and contact holes in the third and first insulating films, respectively. Finally, upper-level metal interconnects and contacts are formed.

15 Claims, 37 Drawing Sheets






Fig. 2(a)




Fig. 2(b)









Fig. 2(c)

















Fig. 5(a)




Fig. 5(b)







Fig. 5(c)










Fig. 7(a)




Fig. 7(b)








Fig. 7(c)












Fig. 10(a)




Fig. 10(b)







Fig. 10(c)










Fig. 12(a)




Fig. 12(b)




Fig. 12(c)




Fig. 13(a)




Fig. 13(b)





Fig. 13(c)



-301

-300




Fig. 15(a)




Fig. 15(b)






Fig. 15(c)



350







Fig. 17(b)






Fig. 18(a)




Fig. 18(b)






Fig. 18(c)








Fig. 19(b)








Fig. 19(c)












Fig. 21(a)




Fig. 21(b)




Fig. 21(c)




Fig. 22(a)




Fig. 22(b)






Fig. 22(c)








Fig. 23(b)




Fig. 23(c)




Fig. 23(d)




Fig. 24(a)

-557 556 -555 -554 -553 -552 -551 -550

Fig. 24(b)




Fig. 24(c)




Fig. 25(a)




Fig. 25(b)







Fig. 25(c)












Fig. 28 (a) 559 556A 555A 553








Fig. 30(a)




Fig. 30(b)




Fig. 30(c)




Fig. 31(a)




Fig. 31(b)




Fig. 31(c)




Fig. 32(a)




Fig. 32(b)






Fig. 32(c)








Fig. 33(b)




Fig. 33(c)




Fig. 34(a)




Fig. 34(b)




Fig. 34(c)




Fig. 35(a)




Fig. 35(b)




Fig. 35(c)






Fig. 36



Mar. 6, 2001



METHOD FOR FORMING INTERCONNECTION STRUCTURE

BACKGROUND OF THE INVENTION

The present invention relates to a method for forming an interconnection structure in a semiconductor integrated circuit.

As the number of devices, integrated within a single semiconductor integrated circuit, has been tremendously increasing these days, wiring delay has also been increasing noticeably. This is because the larger the number of devices integrated, the larger line-to-line capacitance (i.e., parasitic capacitance between metal interconnects), thus interfering with the performance improvement of a semiconductor integrated circuit. The wiring delay is so-called "RC delay", which is proportional to the product of the resistance of metal interconnection and the line-to-line capacitance.

In other words, to reduce the wiring delay, either the resistance of metal interconnection or the line-to-line capaci- 20 tance should be reduced.

In order to reduce the interconnection resistance, IBM Corp., Motorola, Inc., etc. have reported semiconductor integrated circuits using copper, not aluminum alloy, as a material for metal interconnects. A copper material has a specific resistance about two-thirds as high as that of an aluminum alloy material. Accordingly, in accordance with simple calculation, the wiring delay involved with the use of a copper material for metal interconnects can be about two-thirds of that involved with the use of an aluminum alloy material therefor. That is to say, the operating speed can be increased by about 1.5 times.

However, the number of devices, integrated within a single semiconductor integrated circuit, is expected to further increase by leaps and bounds from now on, thus increasing the wiring delay considerably. Therefore, it is concerned that even the use of copper as an alternate metal interconnection material would not be able to catch up with such drastic increase. Also, the specific resistance of copper as a metal interconnection material is just a little bit higher than, but almost equal to, that of gold or silver. Accordingly, even if gold or silver is used instead of copper as a metal interconnection material, the wiring delay can be reduced only slightly.

Under these circumstances, not only reducing interconnection resistance but also suppressing line-to-line capacitance play a key role in further increasing the number of devices that can be integrated within a single semiconductor integrated circuit. And the relative dielectric constant of an interlevel insulating film should be reduced to suppress the line-to-line capacitance. A silicon dioxide film has hereto-fore been used as a typical material for an interlevel insulating film. The relative dielectric constant of a silicon dioxide film is, however, about 4 to about 4.5. Thus, it would be difficult to apply a silicon dioxide film to a semiconductor integrated circuit incorporating an even larger number of devices.

In order to solve such a problem, fluorine-doped silicon dioxide film, low-dielectric-constant spin-on-glass (SOG) film, organic polymer film and so on have been proposed as alternate interlevel insulating films with respective relative dielectric constants smaller than that of a silicon dioxide film.

The relative dielectric constant of a fluorine-doped silicon dioxide film is about 3.3 to about 3.7, which is about 20 percent lower than that of a conventional silicon dioxide

2

film. Nevertheless, a fluorine-doped silicon dioxide film is highly hygroscopic, and easily absorbs water in the air, resulting in various problems in practice. For example, when the fluorine-doped silicon dioxide film absorbs water, SiOH groups, having a high relative dielectric constant, are introduced into the film. As a result, the relative dielectric constant of the fluorine-doped silicon dioxide film adversely increases, or the SiOH groups react with the water during a heat treatment to release H₂O gas. In addition, fluorine free radicals, contained in the fluorine-doped silicon dioxide film, segregate near the surface thereof during a heat treatment and react with Ti, contained in a TiN layer formed thereon as an adhesion layer, to form a TiF film, which easily peels off.

An HSQ (hydrogen silsesquioxane) film, composed of Si, O and H atoms, is an exemplary low-dielectric-constant SOG film. In the HSQ film, the number of the H atoms is about two-thirds of that of the O atoms. However, the HSQ film releases a larger amount of water than a conventional silicon dioxide film. Accordingly, since it is difficult to form a buried interconnection line in the HSQ film, a patterned metal film should be formed as metal interconnects on the HSQ film.

Also, since the HSQ film cannot adhere so strongly to metal interconnects, a CVD oxide film should be formed between the metal interconnects and the HSQ film to improve the adhesion therebetween. However, in such a case, if the CVD oxide film is formed on the metal interconnects, then the substantial line-to-line capacitance is equal to the serial capacitance formed by the HSQ and CVD films. This is because the CVD oxide film with a high dielectric constant exists between the metal interconnects. Accordingly, the resulting line-to-line capacitance is larger as compared with using the HSQ film alone.

An organic polymer film, as well as the low-dielectricconstant SOG film, cannot adhere strongly to metal interconnects, either. Accordingly, a CVD oxide film should be formed as an adhesion layer between the metal interconnects and the organic polymer film, too.

Moreover, an etch rate, at which an organic polymer film is etched, is approximately equal to an ash rate, at which a resist pattern is ashed with oxygen plasma. Accordingly, a usual resist application process is not applicable in such a situation, because the organic polymer film is likely to be damaged during ashing and removing the resist pattern. Therefore, a proposed alternate process includes: forming a CVD oxide film on an organic polymer film; forming a resist film on the CVD oxide film; and then etching the resist film using the CVD oxide film as an etch stopper, or a protective film.

However, during the step of forming the CVD oxide film on the organic polymer film, the surface of the organic polymer film is exposed to a reactive gas containing oxygen.

55 Accordingly, the organic polymer film reacts with oxygen to take in polar groups such as carbonyl groups and ketone groups. As a result, the relative dielectric constant of the organic polymer film disadvantageously increases.

Also, in forming inlaid copper interconnects in the organic polymer film, a TiN adhesion layer, for example, should be formed around wiring grooves formed in the organic polymer film, because the organic polymer film cannot adhere strongly to the metal interconnects. However, since the TiN film has a high resistance, the effective cross-sectional area of the metal interconnects decreases. Consequently, the intended effect attainable by the use of the copper lines, i.e., reduction in resistance, would be lost.

SUMMARY OF THE INVENTION

An object of the present invention is providing a method for forming an interconnection structure in which an insulating film with a low dielectric constant can be formed by an ordinary resist application process.

A first method for forming an interconnection structure according to the present invention includes the steps of: a) forming a first insulating film over lower-level metal interconnects; b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film; c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film; d) forming a thin film over the third insulating film; e) forming a first resist pattern, having a plurality of openings for forming wiring grooves, on the thin film; f) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves; g) forming a second resist pattern, 20 having a plurality of openings for forming contact holes, on the third insulating film; h) dry-etching the third insulating film under such conditions that the third insulating film and the first and second resist patterns are etched at a relatively high rate and that the second insulating film is etched at a relatively low rate, thereby patterning the third insulating film to have the openings for forming contact holes and removing the first and second resist patterns either entirely or partially with respective lower parts thereof left; i) dry-etching the second insulating film using the patterned third insulating film as a mask under such conditions that the second insulating film is etched at a relatively high rate and that the first and third insulating films are etched at a relatively low rate, thereby patterning the second insulating film to have the openings for forming contact holes; j) dry-etching the third and first insulating films using the mask pattern and the patterned second insulating film as respective masks under such conditions that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, thereby forming wiring grooves and contact holes in the third and first insulating films, respectively; and k) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upperlevel metal interconnects together.

In the first method of the present invention, the third insulating film is dry-etched under such conditions that the third insulating film and the first and second resist patterns are etched at a relatively high rate and that the second 50 insulating film is etched at a relatively low rate, thereby patterning the third insulating film and removing the first and second resist patterns in the step h). Accordingly, it is not necessary to perform the step of ashing and removing the first and second resist patterns with oxygen plasma. In other 55 words, since it is possible to prevent the third insulating film from being damaged during ashing and removing a resist pattern, a low-dielectric-constant insulating film, which would otherwise be damaged easily by oxygen plasma, may be used as the third insulating film. As a result, an interlevel insulating film with a low dielectric constant can be formed by an ordinary resist application process.

In addition, the second insulating film can be used as an etch stopper while the wiring grooves are formed by dryetching the third insulating film using the mask pattern as a mask in the step j). Accordingly, the depth of each wiring groove can be equalized with the thickness of the third

4

insulating film. That is to say, the depth of the wiring grooves can be defined by self-alignment.

Moreover, the composition of the second insulating film is different from that of the third insulating film. Thus, the second insulating film can be used as an etch stopper while the wiring grooves are formed by dry-etching the third insulating film using the mask pattern as a mask in the step i).

In one embodiment of the present invention, the first method preferably further includes the step of forming a metal adhesion layer over part of the third insulating film exposed inside the wiring grooves and part of the first insulating film exposed inside the contact holes between the steps j) and k).

In such an embodiment, the adhesion between the upperlevel metal interconnects and the third insulating film and between the contacts and the first insulating film can be improved.

In another embodiment of the present invention, the third insulating film is preferably mainly composed of an organic component.

In such an embodiment, the conditions employed in the step h), i.e., that the third insulating film and the first and second resist patterns are etched at a relatively high rate and that the second insulating film is etched at a relatively low rate, are realized with much more certainty.

In this embodiment, the step c) preferably includes forming the third insulating film by a CVD process using a reactive gas containing perfluorodecalin.

Then, a film mainly composed of an organic component and having a low relative dielectric constant can be formed as the third insulating film with a lot more certainty.

In another embodiment, the first insulating film is also preferably mainly composed of an organic component.

Then, the conditions employed in the step i), i.e., that the second insulating film is etched at a relatively high rate and that the first and third insulating films are etched at a relatively low rate, are realized with much more certainty. At the same time, the conditions employed in the step j), i.e., that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, are also realized with much more certainty.

In an embodiment where the first and third insulating films are both mainly composed of organic components, the first method preferably further includes the step of forming an adhesion layer over part of the third insulating film exposed inside the wiring grooves and part of the first insulating film exposed inside the contact holes by a plasma process using a reactive gas containing nitrogen between the steps j) and k).

In such a case, the adhesion between the upper-level metal interconnects and the third insulating film mainly composed of an organic component, and between the contacts and the first insulating film mainly composed of an organic component can be improved substantially without fail.

In the embodiment where the first insulating film is 60 mainly composed of an organic component, the step a) preferably includes forming the first insulating film by a CVD process using a reactive gas containing perfluorodecalin.

In such a case, a film mainly composed of an organic component and having a low relative dielectric constant can be formed as the first insulating film with a lot more certainty.

A second method for forming an interconnection structure according to the present invention includes the steps of: a) forming a first insulating film over lower-level metal interconnects; b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film; c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film; d) forming a thin film over the third insulating film; e) forming a first resist pattern, having a plurality of openings for forming wiring grooves, on the thin film; f) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves; g) forming a second resist pattern, having a plurality of openings for forming contact holes, on the third insulating film; h) dry-etching the third insulating film using the first and second resist patterns as a mask under such conditions that the third insulating film is etched at a relatively high rate and that the second insulating film and the first and second resist patterns are etched at a relatively low rate, thereby patterning the third insulating film to have the openings for forming contact holes; i) dry-etching the second insulating film using the first and second resist patterns as a mask under such conditions that the second insulating film is etched at a relatively high rate and that the first and third insulating films and the first and second resist patterns are etched at a relatively low rate, thereby patterning the second insulating film to have the openings for forming contact holes; j) removing the first and second resist patterns; k) dry-etching the third and first insulating films using the mask pattern and the patterned second insulating film as respective masks under such conditions that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, thereby forming wiring grooves and contact holes in the third and first insulating films, respectively; and I) filling in the wiring grooves and the contact holes with a metal film, thereby forming upperlevel metal interconnects and contacts connecting the lowerand upper-level metal interconnects together.

In the second method of the present invention, even if a damaged layer is formed in respective parts of the first and third insulating films that are exposed inside the openings for forming contact holes in the second insulating film during the step j) of removing the first and second resist patterns, the damaged layer can be removed without fail in the next step k). In this step, the third and first insulating films are dry-etched using the mask pattern and the patterned second insulating film as respective masks under such conditions that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, thereby forming wiring grooves and contact holes in the third and first insulating films, respectively. Accordingly, low-dielectric-constant insulating films, which would otherwise be damaged easily by oxygen plasma, can be used as the first and third insulating films. As a result, an interlevel insulating film with a low dielectric constant can be formed by an ordinary resist application process.

In one embodiment of the present invention, the third insulating film is preferably a low-dielectric-constant SOG film with a siloxane skeleton.

In such an embodiment, an interlevel insulating film with a low dielectric constant can be formed by an ordinary resist application process.

A third method for forming an interconnection structure according to the present invention includes the steps of: a) 6

forming a first insulating film over lower-level metal interconnects; b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film; c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film; d) forming a fourth insulating film, having a different composition than that of the third insulating film, over the third insulating film; e) forming a thin film over the fourth insulating film; f) 10 forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves; g) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves; h) removing the first resist pattern and then forming a second resist pattern on the fourth insulating film and the mask pattern, the second resist pattern having openings for forming contact holes; i) dry-etching the fourth insulating film using the second resist pattern and the mask pattern as a mask, thereby patterning 20 the fourth insulating film to have the openings for forming contact holes; j) dry-etching the third insulating film using the patterned fourth insulating film as a mask, thereby patterning the third insulating film to have the openings for forming contact holes; k) dry-etching the patterned fourth 25 insulating film and the second insulating film using the mask pattern and the patterned third insulating film as respective masks, thereby forming wiring grooves in the patterned fourth insulating film and patterning the second insulating film to have the openings for forming contact holes; 1) dry-etching the patterned third insulating film and the first insulating film using the mask pattern and the patterned second insulating film as respective masks, thereby forming the wiring grooves and the contact holes in the patterned third insulating film and the first insulating film, respectively; and m) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upperlevel metal interconnects together.

In the third method of the present invention, the fourth insulating film exists on the third insulating film during the removal of the first resist pattern in the step h). Accordingly, even if the first resist pattern is removed by oxygen plasma, the third insulating film is not damaged. Also, the second insulating film exists on the first insulating film during dry-etching the third insulating film in the step j). Accordingly, the first insulating film is not damaged, either. Thus, low-dielectric-constant insulating films, which would otherwise be damaged easily by oxygen plasma or dry etching, can be used as the first and third insulating films. As a result, an interlevel insulating film with a low dielectric constant can be formed by an ordinary resist application process.

In one embodiment of the present invention, at least one of the first and third insulating films is preferably mainly composed of an organic component.

In such an embodiment, the relative dielectric constant of the interlevel insulating film can be reduced.

In another embodiment of the present invention, a size of the openings of the second resist pattern for forming contact holes is preferably larger than a designed size of the contact holes in a direction vertical to a direction in which the upper-level metal interconnects extend.

In such an embodiment, even if the openings of the second resist pattern for forming contact holes have misaligned with the openings of the mask pattern for forming wiring grooves, the openings of the patterned fourth insu-

lating film for forming contact holes can be formed to be self-aligned with the openings of the mask pattern for forming wiring grooves. This is because the openings of the patterned fourth insulating film for forming contact holes are formed in respective regions where the openings of the second resist pattern for forming contact holes overlap with corresponding openings of the mask pattern for forming wiring grooves. As a result, the connection between the contacts and the upper-level metal interconnects is ensured.

A fourth method for forming an interconnection structure 10 according to the present invention includes the steps of: a) forming a first insulating film over lower-level metal interconnects; b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film; c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film; d) forming a thin film over the third insulating film; e) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves; f) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves; g) removing the first resist pattern and then forming a second resist pattern on the third insulating film and the mask pattern, the second resist pattern 25 having openings for forming contact holes; h) dry-etching the third insulating film using the second resist pattern and the mask pattern as a mask, thereby patterning the third insulating film to have the openings for forming contact holes; i) dry-etching the second insulating film using the patterned third insulating film as a mask, thereby patterning the second insulating film to have the openings for forming contact holes; j) dry-etching the patterned third insulating film and the first insulating film using the mask pattern and the patterned second insulating film as respective masks, 35 thereby forming wiring grooves and contact holes in the patterned third insulating film and the first insulating film, respectively; and k) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and 40 upper-level metal interconnects together.

In the fourth method of the present invention, the second insulating film exists on the first insulating film during dry-etching the third insulating film in the step h). Accordingly, the first insulating film is not damaged. Thus, low-dielectric-constant insulating films, which would otherwise be damaged easily by oxygen plasma or dry etching, can be used as the first and third insulating films. As a result, an interlevel insulating film with a low dielectric constant can be formed by an ordinary resist application process.

In one embodiment of the present invention, at least one of the first and third insulating films is preferably mainly composed of an organic component.

In such an embodiment, the relative dielectric constant of 55 the interlevel insulating film can be reduced.

In another embodiment of the present invention, a size of the openings of the second resist pattern for forming contact holes is preferably larger than a designed size of the contact holes in a direction vertical to a direction in which the 60 tion structure of the third embodiment. upper-level metal interconnects extend.

In such an embodiment, even if the openings of the second resist pattern for forming contact holes have misaligned with the openings of the mask pattern for forming wiring grooves, the openings of the patterned third insulating film for forming contact holes can be formed to be self-aligned with the openings of the mask pattern for

forming wiring grooves. This is because the openings of the patterned third insulating film for forming contact holes are formed in respective regions where the openings of the second resist pattern for forming contact holes overlap with corresponding openings of the mask pattern for forming wiring grooves. As a result, the connection between the contacts and the upper-level metal interconnects is ensured.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1(a) through 1(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to the first embodiment of the present invention.

FIGS. 2(a) through 2(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the first embodiment.

FIGS. 3(a) through 3(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the first embodiment.

FIGS. 4(a) through 4(c) are cross-sectional views illustrating problems caused by the misalignment of the second resist pattern during the process of forming the interconnection structure of the first embodiment.

FIGS. 5(a) through 5(c) are cross-sectional views illustrating the problems caused by the misalignment of the second resist pattern during the process of forming the interconnection structure of the first embodiment.

FIGS. 6(a) through 6(c) are cross-sectional views illus-30 trating the problems caused by the misalignment of the second resist pattern during the process of forming the interconnection structure of the first embodiment.

FIGS. 7(a) through 7(c) are cross-sectional views illustrating measures to solve the problems caused by the misalignment of the second resist pattern during the process of forming the interconnection structure of the first embodiment.

FIGS. 8(a) through 8(c) are cross-sectional views illustrating the measures to solve the problems caused by the misalignment of the second resist pattern during the process of forming the interconnection structure of the first embodiment.

FIGS. 9(a) through 9(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to the second embodiment of the present invention.

FIGS. 10(a) through 10(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the second embodiment.

FIGS. 11(a) through 11(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the second embodiment.

FIGS. 12(a) through 12(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to the third embodiment of the present invention.

FIGS. 13(a) through 13(c) are cross-sectional views illustrating respective process steps for forming the interconnec-

FIGS. 14(a) through 14(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the third embodiment.

FIGS. 15(a) through 15(c) are cross-sectional views 25 illustrating respective process steps for forming an interconnection structure according to a modified example of the third embodiment.

FIGS. 16(a) through 16(d) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the modified example of the third embodi-

FIGS. 17(a) through 17(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the modified example of the third embodi-

FIGS. 18(a) through 18(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to the fourth embodiment of the present invention.

FIGS. 19(a) through 19(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the fourth embodiment.

FIGS. 20(a) through 20(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the fourth embodiment.

FIGS. 21(a) through 21(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to the fifth embodiment of the present invention.

FIGS. 22(a) through 22(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the fifth embodiment.

FIGS. 23(a) through 23(d) are cross-sectional views illus- 25 trating respective process steps for forming the interconnection structure of the fifth embodiment.

FIGS. 24(a) through 24(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to a modified example of the fifth 30 embodiment.

FIGS. 25(a) through 25(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure in the modified example of the fifth embodiment.

FIGS. 26(a) through 26(d) are cross-sectional views illustrating respective process steps for forming the interconnection structure in the modified example of the fifth embodi-

FIGS. 27(a) and 27(b) are perspective views illustrating respective process steps for forming the interconnection structure in the modified example of the fifth embodiment.

FIGS. 28(a) and 28(b) are perspective views illustrating respective process steps for forming the interconnection structure in the modified example of the fifth embodiment.

FIGS. 29(a) and 29(b) are perspective views illustrating respective process steps for forming the interconnection structure in the modified example of the fifth embodiment.

FIGS. 30(a) through 30(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to the sixth embodiment of the present invention.

FIGS. 31(a) through 31(c) are cross-sectional views illustion structure of the sixth embodiment.

FIGS. 32(a) through 32(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the sixth embodiment.

FIGS. 33(a) through 33(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to a modified example of the sixth embodiment.

FIGS. 34(a) through 34(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure in the modified example of the sixth embodi-

FIGS. 35(a) through 35(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure in the modified example of the sixth embodi-

10

FIG. 36 is a plan view illustrating a positional relationship between the openings of a mask pattern for forming wiring grooves and the openings of a second resist pattern for forming contact holes in the modified example of the fifth embodiment.

FIG. 37(a) illustrates respective positional relationships between the mask pattern and the second resist pattern and between a first metal interconnect and an associated contact in the modified example of the fifth embodiment; and

FIG. 37(b) illustrates respective positional relationships between the mask pattern and the second resist pattern and between a first metal interconnect and an associated contact in the fifth embodiment.

DESCRIPTION OF THE PREFERRED **EMBODIMENTS**

EMBODIMENT 1

Hereinafter, an exemplary method for forming an interconnection structure according to the first embodiment of the present invention will be described with reference to FIGS. 1(a) through 1(c), FIGS. 2(a) through 2(c) and FIGS. 3(a) through 3(c).

First, as shown in FIG. 1(a), a silicon nitride film 102 is formed over first metal interconnects 101 formed on a semiconductor substrate 100. The silicon nitride film 102 is formed to be 50 nm thick, for example, and used to protect the first metal interconnects 101 during a subsequent etching process step. Thereafter, a first organic film 103 (first in 25 sulating film), mainly composed of an organic component, is formed to be 1 μ m thick, for example, on the silicon nitride film 102. Next, an organic-containing silicon dioxide film 104 (second insulating film), containing an organic component in silicon dioxide, is formed to be 50 nm thick, for example, on the first organic film 103. Then, a second organic film 105 (third insulating film), mainly composed of an organic component, is formed to be 400 nm thick, for example, on the organic-containing silicon dioxide film 104. And a titanium nitride film 106 is formed to be 50 nm thick, for example, on the second organic film 105.

The first and second organic films 103 and 105 may be deposited by any arbitrary technique. For example, these films 103 and 105 may be deposited by a plasma CVD process using a reactive gas mainly composed of perfluorodecalin. Also, hydrocarbon films or fluorine-containing hydrocarbon films, formed by plasma CVD, coating or thermal CVD, may be used as the first and second organic films 103 and 105.

Moreover, the first organic film 103 may be deposited by trating respective process steps for forming the interconnec- 55 a plasma CVD process using a reactive gas mainly composed of perfluorodecalin and organic silane such as hexamethyl disiloxane, arylalkoxy silane or alkylalkoxy silane. In such a case, an organic/inorganic hybrid film can be

> Similarly, the organic-containing silicon dioxide film 104 may also be deposited by any arbitrary technique. For instance, the film 104 may be deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane. In such a case, an organic-containing silicon dioxide film 104, having a structure in which a phenyl group bonded to a silicon atom is introduced into silicon dioxide, can be obtained.

Page 49 of 388

It should be noted that a thin film showing high etch selectivity with respect to the first and second organic films 103 and 105 and the organic-containing silicon dioxide film 104, i.e., a film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 106

Next, as shown in FIG. 1(b), a first resist pattern 107, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 106. Thereafter, the titanium nitride film 106 is dry-etched using the first resist pattern 107 as a mask, thereby forming a mask pattern 108 out of the titanium nitride film 106 as shown in FIG. 1(c).

Subsequently, a second resist pattern 109, having openings for forming contact holes, is formed by lithography on the second organic film 105 without removing the first resist pattern 107. Then, the second organic film 105 is dry-etched, thereby forming a patterned second organic film 105A having the openings for forming contact holes as shown in FIG. 2(a). In this case, since the second organic film 105 and the first and second resist patterns 107 and 109 are all mainly composed of organic components, the second organic film 105 is etched at a substantially equal rate to that of the first and second resist patterns 107 and 109. Thus, when the second organic film 105 is dry-etched, the first and second resist patterns 107 and 109 are also removed simultaneously.

It should be noted that part of the second resist pattern 109 may be left in the process step of dry-etching the second organic film 105. This is because the residual second resist pattern 109 can be removed during a subsequent process step of forming wiring grooves 111 in the patterned second organic film 105A (see FIG. 2(c)).

Then, the organic-containing silicon dioxide film 104 is dry-etched using the patterned second organic film 105A as a mask, thereby forming a patterned organic-containing silicon dioxide film 104A having the openings for forming contact holes as shown in FIG. 2(b). In this process step, by selecting such etching conditions that the organic-containing silicon dioxide film 104 is etched at a rate higher than that of the patterned second organic film 105A, it is possible to prevent the patterned second organic film 105A from being erroneously etched.

Next, the patterned second organic film 105A is dryetched using the mask pattern 108 as a mask, thereby forming the wiring grooves 111 in the patterned second organic film 105A as shown in FIG. 2(c). At the same time, the first organic film 103 is also dry-etched using the patterned organic-containing silicon dioxide film 104A as a mask, thereby forming a patterned first organic film 103A having the contact holes as shown in FIG. 2(c).

Subsequently, the silicon nitride film 102 is dry-etched using the patterned organic-containing silicon dioxide film 104A as a mask, thereby forming a patterned silicon nitride film 102A and exposing the first metal interconnects 101 within the contact holes 110 as shown in FIG. 3(a).

Then, as shown in FIG. 3(b), an adhesion layer 112, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 110 and the wiring grooves 111. Thereafter, a metal film 113 is deposited over the entire surface of the substrate to completely fill in the contact holes 110 and the wiring grooves 111. In this embodiment, the metal film 113 may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film 113 may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed.

12

Finally, as shown in FIG. 3(c), respective portions of the adhesion layer 112, the metal film 113 and the mask pattern 108, which are deposited on the patterned second organic film 105A, are removed by a CMP technique, for example. As a result, second metal interconnects 114 and contacts 115, connecting the first and second metal interconnects 101 and 114, are formed out of the metal film 113.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 114 through the same process steps as those described above.

In the first embodiment, the organic-containing silicon dioxide film 104 is formed by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane. Accordingly, the film 104 has a structure in which a phenyl group (i.e., an exemplary organic group), bonded to a silicon atom, is introduced into silicon dioxide. Thus, the film 104 can be processed as well as a conventional CVD oxide film, and the relative dielectric constant of the film 104 is as low as that of the conventional CVD oxide film. In addition, the film 104 can adhere strongly to organic film, oxide film and metal film.

After the mask pattern 108 has been formed out of the titanium nitride film 106, the second resist pattern 109 is formed without removing the first resist pattern 107, and the first and second resist patterns 107 and 109 are removed while the second organic film 105 is dry-etched. Thus, it is no longer necessary to ash and remove the first and second resist patterns 107 and 109 with oxygen plasma. That is to say, it is possible to prevent the second organic film 105 from being damaged during the step of ashing and removing a resist pattern. Accordingly, although the second organic film 105 with a low relative dielectric constant is used as an interlevel insulating film, an ordinary resist application process is applicable to this embodiment.

Moreover, the wiring grooves 111 are formed by dryetching the patterned second organic film 105A using the mask pattern 108 as a mask and using the patterned organiccontaining silicon dioxide film 104A as an etch stopper. Accordingly, the depth of the wiring grooves 111 matches with the thickness of the second organic film 105. That is to say, the depth of the wiring grooves 111 can be defined by self-alignment.

Hereinafter, problems caused by the misalignment of the second resist pattern 109 with the first resist pattern 107 and the measured taken to solve the problems will be described.

First, it will be described with reference to FIGS. 4(a) through 4(c), FIGS. 5(a) through 5(c) and FIGS. 6(a) through 6(c) what problems are caused if the second resist pattern 109 has misaligned.

As in the first embodiment, a silicon nitride film 102 is first formed to be 50 nm thick, for example, over first metal interconnects 101 formed on a semiconductor substrate 100 as shown in FIG. 4(a). Thereafter, a first organic film 103, mainly composed of an organic component, is formed to be 1 µm thick, for example, on the silicon nitride film 102.

Next, an organic-containing silicon dioxide film 104, containing an organic component in silicon dioxide, is formed to be 50 nm thick, for example, on the first organic film 103. Then, a second organic film 105, mainly composed of an organic component, is formed to be 400 nm thick, for example, on the organic-containing silicon dioxide film 104. And a titanium nitride film 106 is formed to be 50 nm thick, for example, on the second organic film 105.

Next, as shown in FIG. 4(b), a first resist pattern 107, having openings for forming wiring grooves, is formed on

the titanium nitride film 106. Thereafter, the titanium nitride film 106 is dry-etched using the first resist pattern 107 as a mask, thereby forming a mask pattern 108 out of the titanium nitride film 106 as shown in FIG. 4(c).

Subsequently, a second resist pattern 109, having open- 5 ings for forming contact holes, is formed on the second organic film 105 without removing the first resist pattern 107. As can be seen if FIGS, 5(a) and 1(c) are compared with each other, the second resist pattern 109 has misaligned with the first resist pattern 107 in this case.

Then, the second organic film 105 is dry-etched, thereby forming a patterned second organic film 105A having the openings for forming contact holes as shown in FIG. 5(a). As in the first embodiment, since the second organic film 105 and the first and second resist patterns 107 and 109 are all mainly composed of organic components, the first and second resist patterns 107 and 109 are removed simultaneously with the dry-etching of the second organic film 105. In this case, since the second resist pattern 109 has misaligned with the first resist pattern 107, the diameter of the openings for forming contact holes, which are provided in the second organic film 105A, is smaller than desired.

Then, the organic-containing silicon dioxide film 104 is dry-etched using the patterned second organic film 105A as a mask, thereby forming a patterned organic-containing silicon dioxide film 104A having the openings for forming contact holes as shown in FIG. 5(c).

Next, the patterned second organic film 105A is dryetched using the mask pattern 108 as a mask, thereby forming the wiring grooves 111 in the patterned second organic film 105A as shown in FIG. 6(a). At the same time, the first organic film 103 is also dry-etched using the patterned organic-containing silicon dioxide film 104A as a mask, thereby forming a patterned first organic film 103A having the contact holes 110 as shown in FIG. 6(a). Subsequently, the silicon nitride film 102 is dry-etched using the patterned organic-containing silicon dioxide film 104A as a mask, thereby forming a patterned silicon nitride film 102A and exposing the first metal interconnects 101 within the contact holes 110 as shown in FIG. 6(b).

Then, an adhesion layer 112, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 110 and the wiring grooves 111. Thereafter, a metal film is deposited over the entire surface of the substrate and respective portions of the adhesion layer 112, the metal film and the mask pattern 108, which are deposited on the patterned second organic film 105A, are removed by a CMP technique, for example. As a result, second metal interconnects 114 are certainly formed. However, since the diameter of the contact holes 110 is smaller than desired, the contact holes 110 cannot be completely filled in with the metal film, and the first and second metal interconnects 101 and 112 cannot be connected to each other, resulting in a contact failure.

Next, it will be described with reference to FIGS. 7(a)through 7(c) and FIGS. 8(a) through 8(c) what measures should be taken to solve the problems caused by the misalignment of the second resist pattern 109.

forming contact holes, is formed through the same process steps as those described with reference to FIGS. 4(a) through 4(c) and FIG. 5(a). In this case, the second resist pattern 109 has also misaligned with the first resist pattern **107** (see FIG. **5**(*a*)).

Thus, as shown in FIG. 7(a), the first resist pattern 107 and the mask pattern 108 are dry-etched using the second 14

resist pattern 109 as a mask. In this manner, portions of the first resist pattern 107, not overlapping with the second resist pattern 109, are removed and each opening of the mask pattern 108 is expanded to be equal to or larger than each opening for forming wiring grooves or each opening for forming contact holes. As a result, the pattern for the openings of the second resist pattern for forming contact holes 109 can be transferred to the first resist pattern 107 and the mask pattern 108.

Then, the second organic film 105 is dry-etched, thereby forming a patterned second organic film 105A having the openings for forming contact holes as shown in FIG. 7(b). In this case, since the second organic film 105 and the first and second resist patterns 107 and 109 are all mainly composed of organic components, the first and second resist patterns 107 and 109 are removed simultaneously with the dryetching of the second organic film 105.

Then, the organic-containing silicon dioxide film 104 is dry-etched using the patterned second organic film 105A as a mask, thereby forming a patterned organic-containing silicon dioxide film 104A having the openings for forming contact holes as shown in FIG. 7(c).

As described above, the second resist pattern 109 has misaligned with the first resist pattern 107. However, in this case, the pattern for the openings of the second resist pattern for forming contact holes 109 has been successfully transferred to the first resist pattern 107 and the mask pattern 108. Thus, the diameter of the openings for forming contact holes, which have been formed in the patterned second organic film 105A and the patterned organic-containing silicon dioxide film 104A, is a predetermined size.

Next, the patterned second organic film 105A is dryetched using the mask pattern 108 as a mask, thereby forming the wiring grooves 111 in the patterned second organic film 105A as shown in FIG. 8(a). At the same time, the first organic film 103 is also dry-etched using the patterned organic-containing silicon dioxide film 104A as a mask, thereby forming a patterned first organic film 103A having the contact holes 110 as shown in FIG. 8(a). Subsequently, the silicon nitride film 102 is dry-etched using the patterned organic-containing silicon dioxide film 104A as a mask, thereby forming a patterned silicon nitride film 102A and exposing the first metal interconnects 101 within the contact holes 110 as shown in FIG. 8(b).

Then, an adhesion layer 112, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 110 and the wiring grooves 111. Thereafter, a metal film is deposited over the entire surface of the substrate and respective portions of the adhesion layer 112, the metal film and the mask pattern 108, which are deposited on the patterned second organic film 105A, are removed by a CMP technique, for example. As a result, second metal interconnects 114 and contacts 115 are formed out of the titanium nitride film 112 and the metal film as shown in FIG. 8(c).

EMBODIMENT 2

Next, an exemplary method for forming an interconnec-First, a second resist pattern 109, having openings for 60 tion structure according to the second embodiment of the present invention will be described with reference to FIGS. 9(a) through 9(c), FIGS. 10(a) through 10(c) and FIGS. 11(a) through 11(c).

> First, as shown in FIG. 9(a), a silicon nitride film 202 is formed to be 50 nm thick, for example, over first metal interconnects 201 formed on a semiconductor substrate 200. Thereafter, a first organic film 203 (first insulating film),

mainly composed of an organic component, is formed to be 1 µm thick, for example, on the silicon nitride film 202. Next, an organic-containing silicon dioxide film 204 (second insulating film), containing an organic component in silicon dioxide, is formed to be 50 nm thick, for example, on the first organic film 203. Then, a second organic film 205 (third insulating film), mainly composed of an organic component, is formed to be 400 nm thick, for example, on the organiccontaining silicon dioxide film 204. And a titanium nitride film 206 is formed to be 50 nm thick, for example, on the 10 second organic film 205.

The first and second organic films 203 and 205 may be deposited by any arbitrary technique. For example, these films 203 and 205 may be deposited by a plasma CVD process using a reactive gas mainly composed of perfluorodecalin. Also, hydrocarbon films or fluorine-containing hydrocarbon films, formed by plasma CVD, coating or thermal CVD, may be used as the first and second organic films 203 and 205.

Similarly, the organic-containing silicon dioxide film 204may also be deposited by any arbitrary technique. For instance, the film 204 may be deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane.

It should be noted that a thin film showing high etch 25 selectivity with respect to the first and second organic films 203 and 205 and the organic-containing silicon dioxide film 204, i.e., a film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film

Next, as shown in FIG. 9(b), a first resist pattern 207, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 206. Thereafter, the titanium nitride film 206 is dry-etched using the first resist pattern 207 as a mask, thereby forming a mask pattern 208 out of the titanium nitride film 206 as shown in FIG. 9(c).

Subsequently, a second resist pattern 209, having openings for forming contact holes, is formed by lithography on the second organic film 205 without removing the first resist pattern 207. Then, the second organic film 205 is dry-etched, thereby forming a patterned second organic film 205A having the openings for forming contact holes as shown in FIG. 10(a). In this case, since the second organic film 205and the first and second resist patterns 207 and 209 are all mainly composed of organic components, the second organic film 205 is etched at a rate substantially equal to that of the first and second resist patterns 207 and 209. Accordingly, when the second organic film 205 is dryetched, the first and second resist patterns 207 and 209 are 50 also removed simultaneously.

If the second resist pattern 209 may have been misaligned with the first resist pattern 207, then the first resist pattern 207 and the mask pattern 208 should be dry-etched using the the first resist pattern 207, not overlapping with the second resist pattern 209, are removed and the openings of the mask pattern 208 are expanded to be equal to or larger than the openings for forming wiring grooves and contact holes as described in the first embodiment.

Then, the organic-containing silicon dioxide film 204 is dry-etched using the patterned second organic film 205A as a mask, thereby forming a patterned organic-containing silicon dioxide film 204A having the openings for forming contact holes as shown in FIG. 10(b). Next, the patterned second organic film 205A is dry-etched using the mask pattern 208 as a mask, thereby forming the wiring grooves

16

211 in the patterned second organic film 205A as shown in FIG. 10(c). At the same time, the first organic film 203 is also dry-etched using the patterned organic-containing silicon dioxide film 204A as a mask, thereby forming a patterned first organic film 203A having the contact holes 210 as also shown in FIG. 10(c).

Subsequently, the silicon nitride film 202 is dry-etched using the patterned organic-containing silicon dioxide film 204A as a mask, thereby forming a patterned silicon nitride film 202A and exposing the first metal interconnects 201 within the contact holes 210 as shown in FIG. 11(a).

Then, the patterned first and second organic films 203A and 205A are subjected to plasma processing using ammonium gas. As a result, as shown in FIG. 11(b), an adhesion layer 212, including amino and amide groups, is deposited on the wall faces of the patterned first organic film 203A exposed inside the contact holes 210 and on the wall faces of the patterned second organic film 205A exposed inside the wiring grooves 211. Thereafter, a metal film 213 is deposited over the entire surface of the substrate to completely fill in the contact holes 210 and the wiring grooves 211. In this embodiment, the metal film 213 may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film 213 may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed.

Finally, as shown in FIG. 11(c), respective portions of the metal film 213 and the mask pattern 208, which are deposited on the patterned second organic film 205A, are removed by a CMP technique, for example. As a result, second metal interconnects 214 and contacts 215 are formed out of the metal film 213.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 214 through the same process steps as those described above.

EMBODIMENT 3

Next, an exemplary method for forming an interconnection structure according to the third embodiment of the present invention will be described with reference to FIGS. **12**(*a*) through **12**(*c*), FIGS. **13**(*a*) through **13**(*c*) and FIGS. 14(a) through 14(c).

First, as shown in FIG. 12(a), a silicon nitride film 302 is formed over first metal interconnects 301 formed on a semiconductor substrate 300. The silicon nitride film 302 is formed to be 50 nm thick, for example, and to protect the first metal interconnects 301 during a subsequent etching process step. Thereafter, a first organic-containing silicon dioxide film 303 (first insulating film), containing an organic component in silicon dioxide, is formed to be $1 \mu m$ thick, for example, on the silicon nitride film 302. Next, a lowsecond resist pattern 209 as a mask. In this manner, parts of 55 dielectric-constant SOG film 304 (second insulating film), having a siloxane skeleton, is deposited to be 400 nm thick, for example, on the first organic-containing silicon dioxide film 303. Then, a second organic-containing silicon dioxide film 305 (third insulating film), containing an organic com-60 ponent in silicon dioxide, is formed to be 50 nm thick, for example, on the low-dielectric-constant SOG film 304. And a titanium nitride film 306 is formed to be 50 nm thick, for example, on the second organic-containing silicon dioxide film 305.

> The first and second organic-containing silicon dioxide films 303 and 305 may be deposited by any arbitrary technique. For example, these films 303 and 305 may be

deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane. Also, an HSQ film may be used as the low-dielectric-constant SOG film 304 with a siloxane skeleton.

It should be noted that a thin film showing high etch selectivity with respect to the first and second organic-containing silicon dioxide films 303 and 305 and the low-dielectric-constant SOG film 304, i.e., a film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 306.

Next, as shown in FIG. 12(b), a first resist pattern 307, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 306. Thereafter, the titanium nitride film 306 is dry-etched using the first resist pattern 307 as a mask, thereby forming a mask pattern 308 out of the titanium nitride film 306 as shown in FIG. 12(c).

Subsequently, as shown in FIG. 13(a), the first resist pattern 307 is removed and then a second resist pattern 309, having openings for forming contact holes, is formed on the second organic-containing silicon dioxide film 305. Then, the second organic-containing silicon dioxide film 305, the low-dielectric-constant SOG film 304 and the first organic-containing silicon dioxide film 303 are sequentially dryetched using the second resist pattern 309 as a mask. As a result, a patterned second organic-containing silicon dioxide film 305A, a patterned low-dielectric-constant SOG film 304A and a patterned first organic-containing silicon dioxide film 303A having contact holes 310 are formed as shown in FIG. 13(b).

Next, as shown in FIG. 13(c), the second resist pattern $_{30}$ 309 is removed and the patterned second organic-containing silicon dioxide film 305A is dry-etched using the mask pattern 308 as a mask, thereby forming openings for forming wiring grooves in the patterned second organic-containing silicon dioxide film 305A. Thereafter, the patterned lowdielectric-constant SOG film 304A is dry-etched using the mask pattern 308 and the patterned second organiccontaining silicon dioxide film 305A having the openings for wiring grooves as a mask, thereby forming the wiring grooves 311. In forming the wiring grooves 311, by selecting such etching conditions that the first organic-containing silicon dioxide film 303A is etched at a rate sufficiently lower than that of the low-dielectric-constant SOG film 304A, sufficient selectivity can be secured for the patterned first organic-containing silicon dioxide film 303A. Accordingly, the depth of the wiring grooves 311 can be determined univalently at the sum of the thicknesses of the second organic-containing silicon dioxide film 305 and the low-dielectric-constant SOG film 304.

If the second resist pattern 309 may have been misaligned with the first resist pattern 307, the mask pattern 308 should be dry-etched using the second resist pattern 309 as a mask before the second organic-containing silicon dioxide film 305 is dry-etched using the second resist pattern 309 as a mask. That is to say, if the mask pattern 308 is partially exposed inside the openings of the second resist pattern 309 for forming contact holes because of the misalignment of the second resist pattern 309 with the first resist pattern 307, then the mask pattern 308 is dry-etched using the second resist pattern 309 as a mask. In this manner, the openings of the mask pattern 308 are expanded to include the openings for forming wiring grooves and contact holes.

Subsequently, the silicon nitride film 302 is dry-etched using the patterned first organic-containing silicon dioxide film 303A as a mask, thereby forming a patterned silicon 65 nitride film 302A and exposing the first metal interconnects 301 within the contact holes 310 as shown in FIG. 14(a).

18

Then, as shown in FIG. 14(b), an adhesion layer 312, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 310 and the wiring grooves 311. Thereafter, a metal film 313 is deposited over the entire surface of the substrate to completely fill in the contact holes 310 and the wiring grooves 311. In this embodiment, the metal film 313 may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film 313 may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed.

Finally, as shown in FIG. 14(c), respective portions of the adhesion layer 312, the metal film 313 and the mask pattern 308, which are deposited on the patterned second organic-containing silicon dioxide film 305A, are removed by a CMP technique, for example. As a result, second metal interconnects 314 and contacts 315, connecting the first and second metal interconnects 301 and 314, are formed out of the metal film 313.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 314 through the same process steps as those described above.

In the third embodiment, while the first resist pattern 307 is ashed and removed with oxygen plasma, the low-dielectric-constant SOG film 304 is not exposed to the oxygen plasma, because the second organic-containing silicon dioxide film 305 exists on the low-dielectric-constant SOG film 304.

Also, in this embodiment, after the second organic-containing silicon dioxide film 305, the low-dielectric-constant SOG film 304 and the first organic-containing silicon dioxide film 303 have been sequentially dry-etched using the second resist pattern 309 as a mask, the second resist pattern 309 is ashed and removed with oxygen plasma. Accordingly, the regions of the patterned low-dielectric-constant SOG film 304A, which are exposed inside the openings for forming contact holes, are exposed to oxygen plasma and damaged. However, the damaged layer, formed in the patterned low-dielectric-constant SOG film 304A, can be removed when the wiring grooves 311 are formed in the patterned low-dielectric-constant SOG film 304A, and does not have harmful effects on subsequent process steps.

Accordingly, the low-dielectric-constant SOG film 304 may be made of a material degradable with oxygen plasma. For example, in general, if an HSQ film is exposed to oxygen plasma, the Si—H bonds thereof are oxidized and the content of water and the relative dielectric constant thereof both increase to deteriorate the reliability and performance of the device. However, according to the third embodiment, the patterned low-dielectric-constant SOG film 304A, in which the wiring grooves 311 have already been formed, is not affected by oxygen plasma. Thus, even if an HSQ film is used as an interlevel insulating film, the deterioration in reliability and performance of the device can be avoided.

MODIFIED EXAMPLE OF EMBODIMENT 3

Next, an exemplary method for forming an interconnection structure according to a modified example of the third embodiment of the present invention will be described with reference to FIGS. 15(a) through 15(c), FIGS. 16(a) through 16(c) and FIGS. 17(a) through 17(c).

First, as shown in FIG. 15(a), a silicon nitride film 352 is formed over first metal interconnects 351 formed on a

semiconductor substrate 350. The silicon nitride film 352 is formed to be 50 nm thick, for example, and to protect the first metal interconnects 351 during a subsequent etching process step. Thereafter, a first silicon dioxide film 353 (first insulating film) is formed to be 1 μ m thick, for example, on 5 the silicon nitride film 352. Next, an organic film 354 (second insulating film) is deposited to be 400 nm thick, for example, on the first silicon dioxide film 353. Then, a second silicon dioxide film 355 (third insulating film) is formed to be 50 nm thick, for example, on the organic film 354. And 10 a titanium nitride film 356 is formed to be 50 nm thick, for example, on the second silicon dioxide film 355.

The first and second silicon dioxide films 353 and 355 may be deposited by any arbitrary technique. For example, these films 353 and 355 may be deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane.

It should be noted that a thin film showing high etch selectivity with respect to the first and second silicon dioxide films 353 and 355 and the organic film 354, i.e., a film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 356.

Next, as shown in FIG. 15(b), a first resist pattern 357, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 356. Thereafter, the titanium nitride film 356 is dry-etched using the first resist pattern 357 as a mask, thereby forming a mask pattern 358 out of the titanium nitride film 356 as shown in FIG. 15(c).

Subsequently, as shown in FIG. 16(a), the first resist pattern 357 is removed and then a second resist pattern 359, having openings for forming contact holes, is formed on the second silicon dioxide film 355. Then, the second silicon dioxide film 355 and the organic film 354 are sequentially dry-etched using the second resist pattern 359 as a mask, thereby forming a patterned second silicon dioxide film 355A and a patterned organic film 354A having openings 360 for forming contact holes as shown in FIG. 16(b). In this case, the second resist pattern 359 is removed during the step of etching the organic film 354.

Next, as shown in FIG. 16(c), the first silicon dioxide film 353 is dry-etched using the patterned second silicon dioxide film 355A and the patterned organic film 354A as a mask, thereby forming a patterned first silicon dioxide film 353A having contact holes 361. In this etching process step, the mask pattern 358 is transferred to the patterned second silicon dioxide film 355A. Accordingly, openings for forming wiring grooves are formed in the patterned second silicon dioxide film 355A.

Thereafter, as shown in FIG. 16(d), the patterned organic film 354A is dry-etched using the mask pattern 358 and the patterned second silicon dioxide film 355A having the openings for forming wiring grooves as a mask, thereby forming the wiring grooves 362. In forming the wiring grooves 362, by selecting such etching conditions that the first silicon dioxide film 353A is etched at a rate sufficiently lower than that of the organic film 354A, sufficient selectivity can be secured for the patterned first silicon dioxide film 353A. Accordingly, the depth of the wiring grooves 362 can be determined univalently at the sum of the thicknesses of the second silicon dioxide film 355 and the organic film 354.

If the second resist pattern 359 may have been misaligned with the first resist pattern 357, then the mask pattern 358 should be dry-etched using the second resist pattern 359 as a mask before the second silicon dioxide film 355 is dry-etched using the second resist pattern 359 as a mask. That is

20

to say, if the mask pattern 358 is partially exposed inside the openings of the second resist pattern 359 for forming contact holes because of the misalignment of the second resist pattern 359 with the first resist pattern 357, then the mask pattern 358 is dry-etched using the second resist pattern 359 as a mask. In this manner, the openings of the mask pattern 358 are expanded to include the openings for forming wiring grooves and contact holes.

Subsequently, the silicon nitride film 352 is dry-etched using the patterned first silicon dioxide film 353A as a mask, thereby forming a patterned silicon nitride film 352A and exposing the first metal interconnects 351 within the contact holes 361 as shown in FIG. 17(a).

Then, as shown in FIG. 17(b), an adhesion layer 363, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 361 and the wiring grooves 362. Thereafter, a metal film 364 is deposited over the entire surface of the substrate to completely fill in the contact holes 361 and the wiring grooves 362. In this embodiment, the metal film 364 may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film 364 may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed.

Finally, as shown in FIG. 17(c), respective portions of the adhesion layer 363, the metal film 364 and the mask pattern 358, which are deposited on the patterned second silicon dioxide film 355A, are removed by a CMP technique, for example. As a result, second metal interconnects 365 and contacts 366, connecting the first and second metal interconnects 351 and 365, are formed out of the metal film 364.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 365 through the same process steps as those described above.

In this modified example of the third embodiment, while the first resist pattern 357 is ashed and removed by oxygen plasma, the organic film 354 is not exposed to the oxygen plasma, because the second silicon dioxide film 355 exists on the organic film 354.

Also, in this example, the second resist pattern 359 is removed while the second silicon dioxide film 355 and the organic film 354 are dry-etched using the second resist pattern 359 as a mask. Accordingly, since there is no need to ash and remove the second resist pattern 359 with oxygen plasma, the organic film 354 is not exposed to oxygen plasma.

EMBODIMENT 4

Next, an exemplary method for forming an interconnection structure according to the fourth embodiment of the present invention will be described with reference to FIGS. 18(a) through 18(c), FIGS. 19(a) through 19(c) and FIGS. 20(a) through 20(c).

First, as shown in FIG. 18(a), a silicon nitride film 402 is formed over first metal interconnects 401 formed on a semiconductor substrate 400. The silicon nitride film 402 is formed to be 50 nm thick, for example, and to protect the first metal interconnects 401 during a subsequent etching process step. Thereafter, a first low-dielectric-constant SOG film 403 (first insulating film), having a siloxane skeleton, is formed to be $1 \mu m$ thick, for example, on the silicon nitride film 402. Next, an organic-containing silicon dioxide film 404 (second insulating film), containing an organic component in silicon dioxide, is deposited to be 50 nm thick, for

example, on the first low-dielectric-constant SOG film 403. Then, a second low-dielectric-constant SOG film 405 (third insulating film), having a siloxane skeleton, is formed to be 400 nm thick, for example, on the organic-containing silicon dioxide film 404. And a titanium nitride film 406 is formed to be 50 nm thick, for example, on the second low-dielectricconstant SOG film 405.

21

The first and second low-dielectric-constant SOG films 403 and 405 may be HSQ films, for example. The organiccontaining silicon dioxide film 404 may be deposited by any arbitrary technique. For example, the film 404 may be deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane. Then, an organiccontaining silicon dioxide film 404, having a structure in which a phenyl group bonded to a silicon atom is introduced into silicon dioxide, can be obtained.

It should be noted that a thin film showing high etch selectivity with respect to the first and second low-dielectricconstant SOG films 403 and 405 and the organic-containing silicon dioxide film 404, i.e., a film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 406.

Next, as shown in FIG. 18(b), a first resist pattern 407, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 406. Thereafter, the titanium nitride film 406 is dry-etched using the first resist pattern 407 as a mask, thereby forming a mask pattern 408 out of the titanium nitride film 406 as shown in FIG. 18(c).

Subsequently, a second resist pattern 409, having openings for forming contact holes, is formed by lithography on the second low-dielectric-constant SOG film 405 without removing the first resist pattern 407. Then, the second low-dielectric-constant SOG film 405 and the organiccontaining silicon dioxide film 404 are sequentially dryetched using the second resist pattern 409 as a mask, thereby forming a patterned second low-dielectric-constant SOG film 405A and a patterned organic-containing silicon dioxide film 404A as shown in FIG. 19(a).

Next, the first and second resist patterns 407 and 409 are $_{40}$ ashed and removed with oxygen plasma. As a result, a damaged layer 410 is unintentionally formed in respective portions of the patterned second low-dielectric-constant SOG film 405A and the first low-dielectric-constant SOG film 403, which are exposed inside the openings for forming 45 contact holes, as shown in FIG. 19(b).

Then, the patterned second low-dielectric-constant SOG film 405A is dry-etched using the mask pattern 408 as a mask, thereby forming wiring grooves 412 in the patterned second low-dielectric-constant SOG film 405A as shown in 50 FIG. 19(c). At the same time, the first low-dielectricconstant SOG film 403 is dry-etched using the patterned organic-containing silicon dioxide film 404A as a mask, thereby forming a patterned first low-dielectric-constant SOG film 403A having contact holes 411 as shown in FIG. 19(c). By performing this dry-etching process step, the damaged layer 410 can be removed from the patterned second low-dielectric-constant SOG films 405A and the first low-dielectric-constant SOG film 403.

using the patterned organic-containing silicon dioxide film 404A as a mask, thereby forming a patterned silicon nitride film 402A and exposing the first metal interconnects 401 within the contact holes 411 as shown in FIG. 20(a).

Then, as shown in FIG. 20(b), an adhesion layer 413, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 411 and the

wiring grooves 412. Thereafter, a metal film 414 is deposited over the entire surface of the substrate to completely fill in the contact holes 411 and the wiring grooves 412. In this embodiment, the metal film 414 may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film 414 may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed.

22

Finally, as shown in FIG. 20(c), respective portions of the adhesion layer 413, the metal film 414 and the mask pattern 408, which are deposited on the patterned second lowdielectric-constant SOG film 405A, are removed by a CMP technique, for example. As a result, second metal interconnects 415 and contacts 416, connecting the first and second metal interconnects 401 and 415, are formed out of the metal film 414.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 415 through the same process steps as those described above.

In the fourth embodiment, while the first and second resist patterns 407 and 409 are ashed and removed with oxygen plasma, a damaged layer 410 is formed in the first lowdielectric-constant SOG film 403 and the patterned second low-dielectric-constant SOG film 405A. But the damaged layer 410 can be removed while the contact holes 411 and the wiring grooves 412 are formed.

Accordingly, the first and second low-dielectric-constant SOG films 403 and 405 may be made of a material degradable with oxygen plasma. For example, in general, if an HSQ film is exposed to oxygen plasma, Si-H bonds thereof are oxidized and the content of water and the relative dielectric constant thereof both increase to deteriorate the reliability and performance of the device. However, according to the fourth embodiment, the patterned first lowdielectric-constant SOG film 403A, in which the contact holes 411 have already been formed, and the patterned second low-dielectric-constant SOG film 405A, in which the wiring grooves 412 have already been formed, are not affected by oxygen plasma any more. Thus, even if an HSQ film is used as an interlevel insulating film, the deterioration in reliability and performance of the device can be avoided.

EMBODIMENT 5

Next, an exemplary method for forming an interconnection structure according to the fifth embodiment of the present invention will be described with reference to FIGS. 21(a) through 21(c), FIGS. 22(a) through 22(c) and FIGS. 23(a) through 23(d).

First, as shown in FIG. 21(a), a silicon nitride film 502 is formed over first metal interconnects 501 formed on a semiconductor substrate 500. The silicon nitride film 502 is 55 formed to be 50 nm thick, for example, and to protect the first metal interconnects 501 during a subsequent etching process step. Thereafter, a first organic film 503 (first insulating film), mainly composed of an organic component, is deposited to be 400 nm thick, for example, on the silicon Subsequently, the silicon nitride film 402 is dry-etched 60 nitride film 502. Then, a first silicon dioxide film 504 (second insulating film) is deposited to be 100 nm thick, for example, on the first organic film 503. Subsequently, a second organic film 505 (third insulating film), mainly composed of an organic component, is deposited to be 300 nm thick, for example, on the first silicon dioxide film 504. Next, a second silicon dioxide film 506 (fourth insulating film) is deposited to be 200 nm thick, for example, on the

second organic film 505. And a titanium nitride film 507 (thin film) is deposited to be 50 nm thick, for example, on the second silicon dioxide film 506.

The first and second organic films 503 and 505 may be deposited by any arbitrary technique. For example, these films 503 and 505 may be deposited by a plasma CVD process using a reactive gas mainly composed of perfluorodecalin. Also, hydrocarbon films or fluorine-containing hydrocarbon films, formed by plasma CVD, coating or thermal CVD, may be used as the first and second organic films 503 and 505. More specifically, the organic films 503 and 505 may be made of polytetrafluoroethylene, oxygencontaining polytetrafluoroethylene, polyimide fluoride or polyaryl ether.

The first and second silicon dioxide films **504** and **506** ¹⁵ may also be deposited by any arbitrary technique. For example, these films **504** and **506** may be deposited by a plasma CVD process.

It should be noted that a thin film showing high etch selectivity with respect to the first and second organic films 503 and 505 and the first and second silicon dioxide films 504 and 506, i.e., a thin film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 507.

Next, as shown in FIG. 21(b), a first resist pattern 508, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 507. Thereafter, the titanium nitride film 507 is dry-etched using the first resist pattern 508 as a mask, thereby forming a mask pattern 509, having openings for forming wiring grooves, out of the titanium nitride film 507 as shown in FIG. 21(c).

Subsequently, as shown in FIG. 22(a), the first resist pattern 508 is removed by oxygen plasma, for example. In this case, even if the first resist pattern 508 is ashed and removed using oxygen plasma, the quality of the second organic film 505 does not degrade, because the second silicon dioxide film 506 exists on the second organic film 505 mainly composed of an organic component.

Then, as shown in FIG. 22(b), a second resist pattern 510, having openings for forming contact holes, is formed by lithography on the mask pattern 509. Thereafter, the second silicon dioxide film 506 is dry-etched using the second resist pattern 510 and the mask pattern 509 as a mask, thereby forming a patterned second silicon dioxide film 506A having openings for forming contact holes as shown in FIG. 22(c).

Next, the second organic film 505 is dry-etched using the patterned second silicon dioxide film 506A as a mask, thereby forming a patterned second organic film 505A having openings for forming contact holes as shown in FIG. 23(a). In this case, the second organic film 505 and the second resist pattern 510 are both mainly composed of organic components, the second organic film 505 is etched at a substantially equal rate to that of the second resist pattern 510. Thus, when the second organic film 505 is dry-etched, the second resist pattern 510 is also removed simultaneously. The patterned second silicon dioxide film 506A functions as an etch stopper during dry-etching the second resist pattern 510.

It should be noted that part of the second resist pattern 510 may be left in the process step of dry-etching the second organic film 505. This is because the residual second resist pattern 510 can be removed during a subsequent process step of dry-etching the first organic film 503 (see FIG. 23(c)).

Thereafter, the patterned second silicon dioxide film 506A and the first silicon dioxide film 504 are dry-etched using the

mask pattern 509 and the patterned second organic film 505A as respective masks, thereby forming a patterned second silicon dioxide film 506B having openings for forming wiring grooves and a patterned first silicon dioxide film 504A having openings for forming contact holes as shown in FIG. 23(b).

Then, the patterned second organic film 505A and the first organic film 503 are dry-etched using the mask pattern 509 and the patterned first silicon dioxide film 504A as respective masks, thereby forming a patterned second organic film 505B having wiring grooves 511 and a patterned first organic film 503A having contact holes 512 as shown in FIG. 23(c).

Subsequently, the silicon nitride film 502 is dry-etched using the patterned first silicon dioxide film 504A as a mask, thereby forming a patterned silicon nitride film 502A (see FIG. 23(d)) and exposing the first metal interconnects 501 within the contact holes 512. Then, although not shown, an adhesion layer, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 512 and the wiring grooves 511 as in the first embodiment. Thereafter, a metal film is deposited over the entire surface of the substrate to completely fill in the contact holes 512 and the wiring grooves 511. In this embodiment, the metal film may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed. Finally, respective portions of the adhesion layer, the metal film and the mask pattern 509, which are deposited on the patterned second silicon dioxide film 506B, are removed by a CMP technique, for example. As a result, second metal interconnects 513 and contacts 514, connecting the first and second metal interconnects 501 and 513 together, are formed as shown in FIG. 23(d).

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 513 through the same process steps as those described above.

In the fifth embodiment, while the first resist pattern 508 is being removed by oxygen plasma, for example, the quality of the second organic film 505 does not degrade. This is because the second silicon dioxide film 506 exists on the second organic film 505, which is likely to be damaged by oxygen plasma.

Also, in this embodiment, the first silicon dioxide film 504 functions as an etch stopper during dry-etching the second organic film 505. Accordingly, it is possible to prevent the quality of the first organic film 503 from being degraded.

MODIFIED EXAMPLE OF EMBODIMENT 5

Next, a method for forming an interconnection structure according to a modified example of the fifth embodiment will be described with reference to FIGS. 24(a) through 24(c), FIGS. 25(a) through 25(c), FIGS. 26(a) through 26(d), FIGS. 27(a) and 27(b), FIGS. 28(a) and 28(b) and FIGS. 29(a) and 29(b).

First, as shown in FIG. 24(a), a silicon nitride film 552 is formed over first metal interconnects 551 formed on a semiconductor substrate 550. The silicon nitride film 552 is formed to be 50 nm thick, for example, and to protect the first metal interconnects 551 during a subsequent etching process step. Thereafter, a first organic film 553 (first insulating film), mainly composed of an organic component, is deposited to be 400 nm thick, for example, on the silicon

nitride film 552. Then, a first silicon dioxide film 554 (second insulating film) is formed to be 100 nm thick, for example, on the first organic film 553. Subsequently, a second organic film 555 (third insulating film), mainly composed of an organic component, is deposited to be 300 5 nm thick, for example, on the first silicon dioxide film 554. Next, a second silicon dioxide film 556 (fourth insulating film) is deposited to be 200 nm thick, for example, on the second organic film 555. And a titanium nitride film 557 is deposited to be 50 nm thick, for example, on the second 10 silicon dioxide film 556.

The first and second organic films 553 and 555 and the first and second silicon dioxide films 554 and 566 may be deposited by any arbitrary technique as in the fifth embodiment. Also, a thin film showing high etch selectivity with respect to the first and second organic films 553 and 555 and the first and second silicon dioxide films 554 and 556 may be used instead of the titanium nitride film 557.

Next, as shown in FIG. 24(b), a first resist pattern 558, having openings for forming wiring grooves, is formed on the titanium nitride film 557. Thereafter, the titanium nitride film 557 is dry-etched using the first resist pattern 558 as a mask, thereby forming a mask pattern 559, having openings for forming wiring grooves, out of the titanium nitride film 557 as shown in FIG. 24(c).

Subsequently, as shown in FIGS. 25(a) and 27(a), the first resist pattern 558 is removed. Then, a second resist pattern 560, having openings for forming contact holes, is formed on the mask pattern 559 as shown in FIG. 25(b). in this modified example of the fifth embodiment, the sizes of the openings of the second resist pattern 560 for forming contact holes are set larger than designed sizes of the contact holes in respective directions vertical and parallel to wiring grooves for forming second metal interconnects. The reason thereof will be described later.

Then, the second silicon dioxide film 556 is dry-etched using the second resist pattern 560 and the mask pattern 559 as a mask, thereby forming a patterned second silicon dioxide film 556A having openings for forming contact holes as shown in FIGS. 25(c) and 27(b).

As described above, the sizes of the openings of the second resist pattern 560 for forming contact holes are set larger than designed sizes of the contact holes in respective directions vertical and parallel to wiring grooves for forming second metal interconnects. Accordingly, even if the openings of the second resist pattern 560 for forming contact holes have misaligned with the openings of the mask pattern 559 for forming wiring grooves, the openings of the patterned second silicon dioxide film 556A for forming contact holes can be formed to be self-aligned with the openings of the mask pattern 559 for forming wiring grooves. This is because the openings of the patterned second silicon dioxide film 556A for forming contact holes are formed in respective regions where the openings of the second resist pattern 560 for forming contact holes overlap with corresponding openings of the mask pattern 559 for forming wiring grooves.

In addition, the size of the openings of the second resist pattern 560 for forming contact holes is also extended in the direction parallel to the wiring grooves for forming second metal interconnects. Thus, the contact area between contacts 564 to be formed later and second metal interconnects 563 (see FIG. 26(d)) expands. As a result, the contacts 564 can connect the first and second metal interconnects 551 and 563 together with a lot more certainty.

Next, the second organic film 555 is dry-etched using the patterned second silicon dioxide film 556A as a mask,

thereby forming a patterned second organic film 555A having openings for forming contact holes as shown in FIGS. 26(a) and 28(a). In this case, the second organic film 555 and the second resist pattern 560 are both mainly composed of organic components, the second organic film 555 is etched at a substantially equal rate to that of the second resist pattern 560. Thus, when the second organic film 555 is dry-etched, the second resist pattern 560 is also removed simultaneously. It should be noted that part of the second resist pattern 560 may be left in the process step of dry-etching the second organic film 555. This is because the residual second resist pattern 560 can be removed during a subsequent process step of dry-etching the first organic film 553 (see FIG. 26(c)).

Thereafter, the patterned second silicon dioxide film 556A and the first silicon dioxide film 554 are dry-etched using the mask pattern 559 and the patterned second organic film 555A as respective masks, thereby forming a patterned second silicon dioxide film 556B having wiring grooves and a patterned first silicon dioxide film 554A having openings for forming contact holes as shown in FIGS. 26(b) and 28(b). Then, the patterned second organic film 555A is dry-etched using the mask pattern 559 and the patterned second silicon dioxide film 556B as a mask, and the first organic film 553 is dry-etched using the patterned first silicon dioxide film 554A as a mask, thereby forming a patterned second organic film 555B having wiring grooves 561 and a patterned first organic film 553A having contact holes 562 as shown in FIGS. 26(c) and 29(a).

Subsequently, the silicon nitride film 552 is dry-etched using the patterned first silicon dioxide film 554A as a mask, thereby forming a patterned silicon nitride film 552A (see FIG. 26(d)) having contact holes, and exposing the first metal interconnects 551 within the contact holes 562. Then, although not shown, an adhesion layer, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 562 and the wiring grooves 561 as in the first embodiment. Thereafter, a metal film is deposited over the entire surface of the substrate to completely fill in the contact holes 562 and the wiring grooves 561. Finally, respective portions of the adhesion layer, the metal film and the mask pattern 559, which are deposited on the patterned second silicon dioxide film 556B, are removed by a CMP technique, for example. As a result, second metal interconnects 563 and contacts 564, connecting the first and second metal interconnects 551 and 563 together, are formed as shown in FIGS. 26(d) and 29(b).

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 563 through the same process steps as those described above.

According to this modified example of the fifth embodiment, the sizes of the openings of the second resist pattern 560 for forming contact holes are set larger than 55 designed sizes of the contact holes in respective directions vertical and parallel to the wiring grooves for forming the second metal interconnects. Thus, even if the openings of the second resist pattern 560 for forming contact holes have misaligned with the openings of the mask pattern 559 for forming wiring grooves, the openings of the patterned second silicon dioxide film 556A for forming contact holes can be formed to be self-aligned with the openings of the mask pattern 559 for forming wiring grooves. This is because the openings of the patterned second silicon dioxide film 556A for forming contact holes are formed in respective regions where the openings of the second resist pattern 560 for forming contact holes overlap with corresponding open-

ings of the mask pattern 559 for forming wiring grooves. Accordingly, the connection between the contacts 564 and the second metal interconnects 563 is ensured.

In addition, the size of the openings of the second resist pattern 560 for forming contact holes is also extended in the direction parallel to the wiring grooves for forming the second metal interconnects. Thus, the contact area between contacts 564 and the second metal interconnects 563 expands. As a result, the contacts 564 can connect the first and second metal interconnects 551 and 563 together with a lot more certainty.

FIG. 36 illustrates a positional relationship between the openings of the mask pattern 559 for forming wiring grooves and those of the second resist pattern 560 for forming contact holes in this modified example of the fifth 15 embodiment. As shown in FIG. 36, the size of the openings of the second resist pattern 560 for forming contact holes are larger than the designed size.

FIG. 37(a) illustrates respective positional relationships between the mask pattern 559 and the second resist pattern 20 560 and between a first metal interconnect 551 and a contact 564 in this modified example of the fifth embodiment. Specifically, the upper part of FIG. 37(a) illustrates a positional relationship between an opening of the mask pattern 559 for forming a wiring groove and an associated opening of the second resist pattern 560 for forming a contact hole. The middle part of FIG. 37(a) illustrates the cross section of the upper part taken along the line A-A. And the lower part of FIG. 37(a) illustrates a positional relationship between a first metal interconnect 551 and an associated contact 564. FIG. 37(b) illustrates respective positional relationships between the mask pattern 509 and the second resist pattern 510 and between a first metal interconnect 501 and a contact 514 in the fifth embodiment. Specifically, the upper part of FIG. 37(b) illustrates a positional relationship between an 35 opening of the mask pattern 509 for forming a wiring groove and an associated opening of the second resist pattern 510 for forming a contact hole. The middle part of FIG. 37(b) illustrates the cross section of the upper part taken along the line B—B. And the lower part of FIG. 37(b) illustrates a positional relationship between a first metal interconnect 501 and an associated contact 514.

Setting the size of an opening of the second resist pattern 510 for forming a contact hole at the designed size thereof as in the fifth embodiment, if the opening of the second resist pattern 510 for forming a contact hole has misaligned with an associated opening of the mask pattern 509 for forming a wiring groove, then the contact area (indicated by hatching) between the contact 514 and the first metal interconnect 501 greatly decreases as can be seen from FIG. 37(b). In contrast, setting the size of an opening of the second resist pattern 560 for forming a contact hole larger than the designed size thereof as in this modified example of the fifth embodiment, even if the opening of the second with an associated opening of the mask pattern 559 for forming a wiring groove, the contact area (indicated by hatching) between the contact 564 and the first metal interconnect 551 does not decrease so much as can be seen from FIG. 37(a).

EMBODIMENT 6

Next, an exemplary method for forming an interconnection structure according to the sixth embodiment of the present invention will be described with reference to FIGS. 30(a) through 30(c), FIGS. 31(a) through 31(c) and FIGS. 32(a) through 32(c).

28

First, as shown in FIG. 30(a), a silicon nitride film 602 is formed over first metal interconnects 601 formed on a semiconductor substrate 600. The silicon nitride film 602 is formed to be 50 nm thick, for example, and to protect the first metal interconnects 601 during a subsequent etching process step. Thereafter, a first organic film 603 (first insulating film), mainly composed of an organic component, is deposited to be 400 nm thick, for example, on the silicon nitride film 602. Then, a silicon dioxide film 604 (second insulating film) is deposited to be 100 nm thick, for example, on the first organic film 603. Subsequently, a second organic film 605 (third insulating film), mainly composed of an organic component, is deposited to be 300 nm thick, for example, on the silicon dioxide film 604. And a titanium nitride film 606 (thin film) is deposited to be 50 nm thick, for example, on the second organic film 605.

The first and second organic films 603 and 605 may be deposited by any arbitrary technique. For example, these films 603 and 605 may be deposited by a plasma CVD process using a reactive gas mainly composed of perfluorodecalin. Also, hydrocarbon films or fluorine-containing hydrocarbon films, formed by plasma CVD, coating or thermal CVD, may be used as the first and second organic films 603 and 605. More specifically, the organic films 603 and 605 may be made of polytetrafluoroethylene, oxygencontaining polytetrafluoroethylene, polyimide fluoride or polyaryl ether.

The silicon dioxide film 604 may also be deposited by any arbitrary technique. For example, the film 604 may be deposited by a plasma CVD process.

It should be noted that a thin film showing high etch selectivity with respect to the first and second organic films 603 and 605 and the silicon dioxide film 604, i.e., a thin film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 606.

Next, as shown in FIG. 30(b), a first resist pattern 607, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 606. Thereafter, the titanium nitride film 606 is dry-etched using the first resist pattern 607 as a mask, thereby forming a mask pattern 608, having openings for forming wiring grooves, out of the titanium nitride film 606 as shown in FIG. 30(c).

Subsequently, as shown in FIG. 31(a), the first resist pattern 607 is removed using an organic parting agent, for example. In such a case, since the second organic film 605 is not exposed to oxygen plasma, the quality of the second organic film 605 does not degrade.

Then, as shown in FIG. 31(b), a second resist pattern 609, having openings for forming contact holes, is formed by lithography on the mask pattern 608. Then, the second organic film 605 is dry-etched using the second resist pattern 609 and the mask pattern 608 as a mask, thereby forming a patterned second organic film 605A having openings for resist pattern 560 for forming a contact hole has misaligned 55 forming contact holes as shown in FIG. 31(c). In this case, the second organic film 605 and the second resist pattern 609 are both mainly composed of organic components, the second organic film 605 is etched at a substantially equal rate to that of the second resist pattern 609. Thus, when the 60 second organic film 605 is dry-etched, the second resist pattern 609 is also removed simultaneously.

It should be noted that part of the second resist pattern 609 may be left in the process step of dry-etching the second organic film 605. This is because the residual second resist pattern 609 can be removed during a subsequent process step of dry-etching the first organic film 603 (see FIG. 32(b)).

Thereafter, the silicon dioxide film 604 is dry-etched using the patterned second organic film 605A as a mask, thereby forming a patterned silicon dioxide film 604A having openings for forming contact holes as shown in FIG. 32(a).

Then, the patterned second organic film 605A and the first organic film 603 are dry-etched using the mask pattern 608 and the patterned silicon dioxide film 604A as respective masks, thereby forming a patterned second organic film 605B having wiring grooves 610 and a patterned first organic film 603A having contact holes 611 as shown in FIG. 32(b).

Subsequently, the patterned silicon dioxide film 604A and the silicon nitride film 602 are dry-etched using the mask pattern 608 and the patterned first organic film 603A as respective masks, thereby forming a patterned silicon dioxide film 604B having wiring grooves (see FIG. 32(c)) and a patterned silicon nitride film 602A having the contact holes (see FIG. 32(c)), and exposing the first metal interconnects 601 within the contact holes 611. Then, although not shown, 20 an adhesion layer, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 611 and the wiring grooves 610 as in the first embodiment. Thereafter, a metal film is deposited over the entire surface of the substrate to completely fill in the contact holes 25 611 and the wiring grooves 610. In this embodiment, the metal film may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film may be deposited by any arbitrary technique. For instance, plating, 30 CVD or sputtering may be employed. Finally, respective portions of the adhesion layer, the metal film and the mask pattern 608, which are deposited on the patterned second organic film 605B, are removed by a CMP technique, for example. As a result, second metal interconnects 612 and 35 contacts 613, connecting the first and second metal interconnects 601 and 612 together, are formed as shown in FIG.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 612 through the same process steps as those described above.

In the sixth embodiment, a patterned second organic film 605B, having wiring grooves 610, and a patterned first organic film 603A, having contact holes 611, are formed by a single dry-etching process using the mask pattern 608, having the openings for forming wiring grooves, and the patterned silicon dioxide film 604A as respective masks. That is to say, the wiring grooves 610 and the contact holes Accordingly, a dual damascene structure can be formed with the increase in number of process steps suppressed.

Also, in the sixth embodiment, since the first resist pattern 607 is removed by an organic parting agent, for example, the quality of the second organic film 605 does not degrade.

Furthermore, in this embodiment, the silicon dioxide film 604 functions as an etch stopper during dry-etching the second organic film 605. Accordingly, it is possible to prevent the quality of the first organic film 603 from being degraded.

MODIFIED EXAMPLE OF EMBODIMENT 6

Next, a method for forming an interconnection structure according to a modified example of the sixth embodiment will be described with reference to FIGS. 33(a) through 33(c), FIGS. 34(a) through 34(c) and FIGS. 35(a) through 35(c).

First, as shown in FIG. 33(a), a silicon nitride film 652 is formed over first metal interconnects 651 formed on a semiconductor substrate 650. The silicon nitride film 652 is formed to be 50 nm thick, for example, and to protect the first metal interconnects 651 during a subsequent etching process step. Thereafter, a first organic film 653 (first insulating film), mainly composed of an organic component, is deposited to be 400 nm thick, for example, on the silicon nitride film 652. Then, a silicon dioxide film 654 (second insulating film) is deposited to be 100 nm thick, for example, on the first organic film 653. Subsequently, a second organic film 655 (third insulating film), mainly composed of an organic component, is deposited to be 300 nm thick, for example, on the silicon dioxide film 654. And a titanium nitride film 656 (thin film) is deposited to be 50 nm thick, for example, on the second organic film 655.

The first and second organic films 653 and 655 may be deposited by any arbitrary technique. For example, these films 653 and 655 may be deposited by a plasma CVD process using a reactive gas mainly composed of perfluorodecalin. Also, hydrocarbon films or fluorine-containing hydrocarbon films, formed by plasma CVD, coating or thermal CVD, may be used as the first and second organic films 653 and 655. More specifically, the organic films 653 and 655 may be made of polytetrafluoroethylene, oxygencontaining polytetrafluoroethylene, polyimide fluoride or polyaryl ether.

The silicon dioxide film 654 may also be deposited by any arbitrary technique. For example, the film 654 may be deposited by a plasma CVD process.

It should be noted that a thin film showing high etch selectivity with respect to the first and second organic films 653 and 655 and the silicon dioxide film 654, i.e., a thin film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 656.

Next, as shown in FIG. 33(b), a first resist pattern 657, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 656. Thereafter, the titanium nitride film 656 is dry-etched using the first resist pattern 657 as a mask, thereby forming a mask pattern 658, having openings for forming wiring grooves, out of the titanium nitride film 656 as shown in FIG. 33(c).

Subsequently, as shown in FIG. 34(a), the first resist pattern 657 is removed by an organic parting agent, for example. In such a case, since the second organic film 655 is not exposed to oxygen plasma, the quality of the second organic film 655 does not degrade.

Then, as shown in FIG. 34(b), a second resist pattern 659, 611 can be formed during the same etching process step. 50 having openings for forming contact holes, is formed by lithography on the mask pattern 658. In this modified example of the sixth embodiment, the sizes of the openings of the second resist pattern 659 for forming contact holes are set larger than designed sizes of the contact holes in respec-55 tive directions vertical and parallel to the wiring grooves for forming second metal interconnects. The reason thereof will be described later.

Next, the second organic film 655 is dry-etched using the second resist pattern 659 and the mask pattern 658 as a 60 mask, thereby forming a patterned second organic film 655A having openings for forming contact holes as shown in FIG. 34(c). In this case, the second organic film 655 and the second resist pattern 659 are both mainly composed of organic components, the second organic film 655 is etched 65 at a substantially equal rate to that of the second resist pattern 659. Thus, when the second organic film 655 is dry-etched, the second resist pattern 659 is also removed simultaneously. It should be noted that part of the second resist pattern 659 may be left in the process step of dryetching the second organic film 655. This is because the residual second resist pattern 659 can be removed during a subsequent process step of dryetching the first organic film 653 (see FIG. 35(b)).

Thereafter, the silicon dioxide film 654 is dry-etched using the patterned second organic film 655A as a mask, thereby forming a patterned second silicon dioxide film 654A having openings for forming contact holes as shown in FIG. 35(a).

Then, the patterned second organic film 655A and the first organic film 653 are dry-etched using the mask pattern 658 and the patterned silicon dioxide film 654A as respective masks, thereby forming a patterned second organic film 655B having wiring grooves 660 and a patterned first organic film 653A having contact holes 661 as shown in FIG. 35(b).

Subsequently, the patterned silicon dioxide film 654A and the silicon nitride film 652 are dry-etched using the mask 20 pattern 658 and the patterned first organic film 653A as respective masks, thereby forming a patterned silicon dioxide film 654B having wiring grooves (see FIG. 35(c)) and a patterned silicon nitride film 652A having the contact holes (see FIG. 35(c)), and exposing the first metal interconnects 25651 within the contact holes 661. Then, although not shown, an adhesion layer, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 661 and the wiring grooves 660 as in the first embodiment. Thereafter, a metal film is deposited over the entire 30 surface of the substrate to completely fill in the contact holes 661 and the wiring grooves 660. In this embodiment, the metal film may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film may be 35 deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed. Finally, respective portions of the adhesion layer, the metal film and the mask pattern 658, which are deposited on the patterned second organic film 655B, are removed by a CMP technique, for 40 example. As a result, second metal interconnects 662 and contacts 663, connecting the first and second metal interconnects 651 and 662 together, are formed as shown in FIG. 35(c).

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 662 through the same process steps as those described above.

In this modified example of the sixth embodiment, the sizes of the openings of the second resist pattern 659 for 50 forming contact holes are set larger than designed sizes of the contact holes in respective directions vertical and parallel to the wiring grooves for forming the second metal interconnects. Accordingly, even if the openings of the second resist pattern 659 for forming contact holes have 55 misaligned with the openings of the mask pattern 658 for forming wiring grooves, the openings of the patterned second organic film 655A for forming contact holes can be formed to be self-aligned with the openings of the mask pattern 658 for forming wiring grooves. This is because the 60 openings of the patterned second organic film 655A for forming contact holes are formed in respective regions where the openings of the second resist pattern 659 for forming contact holes overlap with corresponding openings of the mask pattern 658 for forming wiring grooves. Accordingly, the connection between the contacts 663 and the second metal interconnects 662 is ensured.

In addition, the size of the openings of the second resist pattern 659 for forming contact holes is also extended in the direction parallel to the wiring grooves for forming second metal interconnects. Thus, the contact area between the contacts 663 and the second metal interconnects 662 expands.

As a result, the contacts 663 can connect the first and second metal interconnects 651 and 662 together with a lot more certainty.

What is claimed is:

- 1. A method for forming an interconnection structure, comprising the steps of:
 - a) forming a first insulating film over lower-level metal interconnects;
 - b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film;
 - c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film;
 - d) forming a thin film over the third insulating film;
 - e) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves;
 - f) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves;
 - g) forming a second resist pattern on the third insulating film, the second resist pattern having openings for forming contact holes;
 - h) dry-etching the third insulating film under such conditions that the third insulating film and the first and second resist patterns are etched at a relatively high rate and that the second insulating film is etched at a relatively low rate, thereby patterning the third insulating film to have the openings for forming contact holes and removing the first and second resist patterns either entirely or partially with respective lower parts thereof left;
 - dry-etching the second insulating film using the patterned third insulating film as a mask under such conditions that the second insulating film is etched at a relatively high rate and that the first and third insulating films are etched at a relatively low rate, thereby patterning the second insulating film to have the openings for forming contact holes;
 - j) dry-etching the third and first insulating films using the mask pattern and the patterned second insulating film as respective masks under such conditions that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, thereby forming wiring grooves and contact holes in the third and first insulating films, respectively; and
 - k) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upperlevel metal interconnects together.
- 2. The method of claim 1, further comprising the step of forming a metal adhesion layer over part of the third insulating film exposed inside the wiring grooves and part of the first insulating film exposed inside the contact holes between the steps j) and k).
- 3. The method of claim 1, wherein the third insulating film is mainly composed of an organic component.

- 4. The method of claim 3, wherein the step c) includes forming the third insulating film by a CVD process using a reactive gas containing perfluorodecalin.
- 5. The method of claim 3, wherein the first insulating film is mainly composed of an organic component.
- 6. The method of claim 5, further comprising the step of forming an adhesion layer over part of the third insulating film exposed inside the wiring grooves and part of the first insulating film exposed inside the contact holes by a plasma process using a reactive gas containing nitrogen between the 10 steps j) and k).
- 7. The method of claim 3, wherein the step a) includes forming the first insulating film by a CVD process using a reactive gas containing perfluorodecalin.
- 8. A method for forming an interconnection structure, 15 comprising the steps of:
 - a) forming a first insulating film over lower-level metal interconnects;
 - b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film;
 - c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film;
 - d) forming a thin film over the third insulating film;
 - e) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves;
 - f) etching the thin film using the first resist pattern as a 30 mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves;
 - g) forming a second resist pattern on the third insulating film, the second resist pattern having openings for forming contact holes;
 - h) dry-etching the third insulating film using the first and second resist patterns as a mask under such conditions that the third insulating film is etched at a relatively high rate and that the second insulating film and the first and second resist patterns are etched at a relatively low rate, thereby patterning the third insulating film to have the openings for forming contact holes;
 - dry-etching the second insulating film using the first and second resist patterns as a mask under such conditions that the second insulating film is etched at a relatively high rate and that the first and third insulating films and the first and second resist patterns are etched at a relatively low rate, thereby patterning the second insulating film to have the openings for forming contact holes;
 - j) removing the first and second resist patterns;
 - k) dry-etching the third and first insulating films using the mask pattern and the patterned second insulating film as respective masks under such conditions that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, thereby forming wiring grooves and contact holes in the third and first insulating films, respectively; and
 - filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upperlevel metal interconnects together.
- 9. The method of claim 8, wherein the third insulating film 65 is a low-dielectric-constant SOG film with a siloxane skeleton.

- 10. A method for forming an interconnection structure, comprising the steps of:
 - a) forming a first insulating film over lower-level metal interconnects;
- b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film;
- c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film;
- d) forming a fourth insulating film, having a different composition than that of the third insulating film, over the third insulating film;
- e) forming a thin film over the fourth insulating film;
- f) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves;
- g) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves;
- h) removing the first resist pattern and then forming a second resist pattern on the fourth insulating film and the mask pattern, the second resist pattern having openings for forming contact holes;
- i) dry-etching the fourth insulating film using the second resist pattern and the mask pattern as a mask, thereby patterning the fourth insulating film to have the openings for forming contact holes;
- j) dry-etching the third insulating film using the patterned fourth insulating film as a mask, thereby patterning the third insulating film to have the openings for forming contact holes;
- k) dry-etching the patterned fourth insulating film and the second insulating film using the mask pattern and the patterned third insulating film as respective masks, thereby forming wiring grooves in the patterned fourth insulating film and patterning the second insulating film to have the openings for forming contact holes;
- dry-etching the patterned third insulating film and the first insulating film using the mask pattern and the patterned second insulating film as respective masks, thereby forming the wiring grooves and the contact holes in the patterned third insulating film and the first insulating film, respectively; and
- m) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upperlevel metal interconnects together.
- 11. The method of claim 10, wherein at least one of the first and third insulating films is mainly composed of an organic component.
- 12. The method of claim 10, wherein a size of the openings of the second resist pattern for forming contact holes is larger than a designed size of the contact holes in a direction vertical to a direction in which the upper-level metal interconnects extend.
- 13. A method for forming an interconnection structure, comprising the steps of:
- a) forming a first insulating film over lower-level metal interconnects;
- b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film;
- c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film;

34

- d) forming a thin film over the third insulating film;
- e) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves;
- f) etching the thin film using the first resist pattern as a 5 mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves;
- g) removing the first resist pattern and then forming a second resist pattern on the third insulating film and the 10 mask pattern, the second resist pattern having openings for forming contact holes;
- h) dry-etching the third insulating film using the second resist pattern and the mask pattern as a mask, thereby patterning the third insulating film to have the openings 15 for forming contact holes;
- i) dry-etching the second insulating film using the patterned third insulating film as a mask, thereby patterning the second insulating film to have the openings for forming contact holes;

- j) dry-etching the patterned third insulating film and the first insulating film using the mask pattern and the patterned second insulating film as respective masks, thereby forming wiring grooves and contact holes in the patterned third insulating film and the first insulating film, respectively; and
- k) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upperlevel metal interconnects together.

14. The method of claim 13, wherein at least one of the first and third insulating films is mainly composed of an organic component.

15. The method of claim 13, wherein a size of the openings of the second resist pattern for forming contact

holes is larger than a designed size of the contact holes in a direction vertical to a direction in which the upper-level

metal interconnects extend.

OFD. 41 48 45 55			<u> </u>		.,	
SERIAL NUMBER		FILING DATE	CLASS	GROUP ART UNIT	ATTORNEY DOCKE	T NO.
09/274,11	14	03/23/99	216	1763	0819-226	
NOBUO AOI,	HYOGO, JAPA	N.				
APPI			•			
*************	NG DOMESTIC	ሽልጥአቴቴቴቴቴ	***	none		
VERIFIED		<u> </u>				
L.J.N-8						
371 (NAT' VERIFIED	L STAGE) DA	TA*****	/**********/	one		
L. J. W. E	÷					
· · ·	•					· .
VERIFIED	APPLICATIONS JAPAN	*****	10-079371	03/26/98		. •
LIN	E,					
		·		•	.	
. •						
			SE GRANTED 04/	<u> </u>	TOTAL	INDERENDE
Foreign Priority claims 35 USC 119 (a-d) con Verified and Acknowl	edged Examiner = 1	N-E	er Allowance COUN	1	TOTAL CLAIMS 15	INDEPENDENT CLAIMS 4
SIXBEY FRI	TERGUSON JR EDMAN LEEDOI ISBORO DRIVE					
METHOD FOR	FORMING IN	TERCONNECTIO	ON STRUCTURE			
	· · · · · ·					
FILING FEE RECEIVED			ven in Paner	☐ All Fee		
\$838	FEES: Author No NO	to charge/cred	it DEPOSIT ACC	JUNI 1.17 Fe	ees (Filing) ees (Processing E ees (Issue)	xt. of time)

PATENT APPLICATION SERIAL NO.

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

04/01/1999 PALLEN 00000052 09274114

01 FC:101

760.00 OP

78.00 0

PTO-1556 (5/87)

*U.S. GPO: 1998-433-214/80404

Please type a plus sign (+) inside this box +		Approved for use through 09/30/2000 OMB 0651-0932				
Under the Paperwork Reduction Act of 1995, no persons are rec	quired to respo	Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE and to a collection of information unless it displays a valid OMB control number.				
UTILITY	Attorney	Docket No. 0819-226				
PATENT APPLICATION	First Inve	ntor or Application Identifier: Nobuo AOI				
TRANSMITTAL	Title: ME	THOD FOR FORMING INTERCONNECTION STRUCTURE				
(Only for new nonprovisional applications under 37 CFR 1.53(b))	Express	Mail Label No.				
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application	n contents.	ASSISTANT Commissioner for Patents Box Patent Application Washington, DC 20231				
1. [X] Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original, and a duplicate for fee process 2. [X] Specification Total P (preferred arrangement set forth below) - Descriptive title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure 3. [X] Drawing(s) (35 USC 113) Total S 4. [X] Oath or Declaration Total a. [X] Newly executed (original or copy) b. [] Copy from a prior application (37 CFR 1.63((for continuation/divisional with Box 17 com [Note Box 5 below] i. [] DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application see 37 CFR 1.63(d)(2) and 1.33(b). 5. [] Incorporation By Reference (useable if Box 4b is cf.) The entire disclosure of the prior application, from we copy of the oath or declaration is supplied under Bo is considered to be part of the disclosure of the accompanying application and is hereby incorporate reference therein.	6. [] Microfiche Computer Program (Appendix) 7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. [] Computer Readable Copy b. [] Paper Copy (identical to computer copy) c. [] Statement verifying identity of above copies ACCOMPANYING APPLICATION PARTS 8. [X] Assignment Papers (cover sheet & document(s)) 9. [] 37 CFR 3.73(b) Statemant [] Power of Attorney (when there is an assignee) 10. [] English Translation Document (if applicable) 11. [] Information Disclosure Statement [] Copies of IDS (IDS)/PTO-1449 Citations 12. [] Preliminary Amendment 13. [X] Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 14. [] *Small Entity [] Statement filed in prior application, Statement(s) Status still proper and desired (PTO/SB/09-12) 15. [] Certified Copy of Priority Document (if foreign priority is claimed) 16. [] Other: *A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being					
17. If a CONTINUING APPLICATION, check appropria [] Continuation [] Divisional [] Continu Prior application information: Examiner:	de box, and su ation-in-par	pply the requisite information below and in a preliminary amendment: t (CIP) of prior application No Group/Art Unit:				
18. CO	RRESPON	DENCE ADDRESS				
[] Customer Number or Ber Code Label (Insert Cus	lomer No. or A	or { X } Correspondence address below				
Name: Eric J. Robinson Firm: SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, P.C. Address: 8180 Greensboro Drive, Suite 800 City: McLean State: VA Country: U.S.A. Telephone (703) 790-9110		Zip Code: 22102 FAX (703) 883-0370				
Name: Eric J. Robinson		Registration No. 38,285				
Signature 3		Date: March 23, 1999				
		ill vary depending upon the needs of the individual case. Any comments on the amoun Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES				

	==
H	
4	6 6
_	==-
_	
J	3 =
_	=:
2	
*	

Please type a plus sign (+) inside this box → + Under the Paperwork Reduction Act of 1995, no persons are re-	quired to reser	PTO/SB/05 (1/98) Approved for use through 09/30/2000, OMB 0651-0032 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE and to a collection of information unless it displays a valid OMB control number.					
	T	Docket No. 0819-226					
UTILITY PATENT APPLICATION	Significant of Application Identifican Molecular ACI						
TRANSMITTAL		First Inventor or Application Identifier: Nobuo AOI					
	Title: ME	THOD FOR FORMING INTERCONNECTION STRUCTURE OF					
(Only for new nonprovisional applications under 37 CFR 1.53(b))	Express	Mail Label No.					
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application	n contents.	ADDRESS TO: Assistant Commissioner for Patents O D D D D D D D D D D D D D D D D D D					
(preferred arrangement set forth below) - Descriptive title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure 3. [X] Drawing(s) (35 USC 113) - Total S	Sheets [37] I Pages [2] (d)) Inhecked) which a	6. [] Microfiche Computer Program (Appendix) 7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. [] Computer Readable Copy b. [] Paper Copy (identical to computer copy) c. [] Statement verifying identity of above copies ACCOMPANYING APPLICATION PARTS 8. [X] Assignment Papers (cover sheet & document(s)) 9. [] 37 CFR 3.73(b) Statement [] Power of Attorney (when there is an assignee) 10. [] English Translation Document (if applicable) 11. [] Information Disclosure Statement [] Copies of IDS (IDS)/PTO-1449 Citations 12. [] Preliminary Amendment 13. [X] Return Receipt Postcard (MPEP 503) (Should be specifically itemized) 14. [] *Small Entity [] Statement filed in prior application, Statement(s) Status still proper and desired (PTO/SB/09-12) 15. [] Certified Copy of Priority Document (if foreign priority is claimed) 16. [] Other: *A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.					
17. If a CONTINUING APPLICATION, check appropria [] Continuation [] Divisional [] Continu Prior application information: Examiner:		rpply the requisite information below and in a preliminary amendment: t (CIP) of prior application No Group/Art Unit:					
18. CO	RRESPON	DENCE ADDRESS					
[] Customer Number or Bar Code Label	stomer No. or A	or [X] Correspondence address below					
Name: Eric J. Robinson							
Firm: SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, P.C. Address: 8180 Greensboro Drive, Suite 800 City: McLean State: VA Country: U.S.A. Telephone (703) 790-9110	•	Zip Code: 22102 FAX (703) 883-0370					
		· _					

will vary depending upon the needs of the individual case. Any comments on the amount in Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES ar for Patents, Box Patent Application, Washington, DC 20231.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time of time you are required to complete this form should be sent to the Chief Informatic OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commission

ander the Description Parkinstee Ant of 4005 are recovery		-nd to a -a	allocations of		nt and Trade	proved for use through 09/3 mark Office; U.S. DEPART	0/2000. ON MENT OF	COMMERC	
nder the Paperwork Reduction Act of 1995, no persons are	required to resp	ond to a c			ete If K		ontrol num	iber.	
FEE TRANSMITTAL	Application Number								
	Filing Date		March 23, 1999						
Patent fees are subject to annual revision on October 1. These are the fees effective October 1, 1997. Small Entity	First Named I	nventor	Nobuo AOI						
payments <u>must</u> be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.	Examiner Nar	ne							
	Group Art Unit								
TOTAL AMOUNT OF PAYMENT \$878.00	Allomey Docket	Number	0819-228						
METHOD OF PAYMENT (check one)		3. ADD Large E	ITIONAL F	EES	CALCUL/ Entity	ATION (continued)			
[X] The Commissioner is hereby authorized to charge indicates	ted fees and	Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description		Fee Paid	
credit any over payments to: Deposit Account No. 19-2380 Deposit Account Name: SIXBEY, FRIEDMAN, LEEDOM & I	FERGUSON, PC	105 127	130 50	205 227	65 25	Surcharge-late filing fee Surcharge-late provisions			
[X] Charge Any Additional Fee Required Under 37 CFR 1.16	and 1,17	139 147	130 2,520	139 147	130 2,520	fee or cover sheet Non-English specification For filing a request	1		
[] Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance			920*	112	920°	for reexamination Requesting publication of prior to Examiner action	SIR		
[X] Payment Enclosed: [X] Check [] Money Order [] Other		113	1,840*	113	1,840*	Requesting publication of after Examiner action	SIR		
		115 116	110 380	215 216	55 190	Ext for reply within first me Ext for reply within secon			
		117	870	217	435 680	Ext for reply within third r			
FEE CALCULATION		118 128	1,360 1,850	218 228	925	Ext for reply within fourth Ext for reply within fifth m			
I. BASIC FILING FEE Large Entity Small Entity		119	300	219	150	Notice of Appeal	j		
Fee Fee Fee Fee Description	Fee Pald	120	300	220	150	Filing brief in support of			
Code (\$) Code (\$)		121	260 1,510	221 138	130 1,510	Request for Oral Hearing Petition to institute public			
101 760 201 380 Utility filling fee	[760]	130	1,310	130	1,310	proceeding	. 430		
106 310 206 155 Design filing fee 107 480 207 240 Plant filing fee	[]	140	110	240	55	Petition to revive-unavoid	iable		
108 760 208 380 Reissue filing fee	[]	141	1,210	241	605	Petition to revive-uninten			
114 150 214 75 Provisional filing fee	ii	142	1,210 430	242 243	605 215	Utility issue fee (or reissu Design issue fee	ue)		
		144	580	244	290	Plant issue fee			
SUBTOTAL (1)	\$760.00	122	130	122	130	Petitions to the Commiss			
		123	50	123	50	Petitions related to provis	sional		
CYTOA CLAIM ESES Sum Claims Eas from Ba	law San Sald	126	240	126	240	applications Submission of IDS			
2. EXTRA CLAIM FEES			40	561	40	Recording each petent assignment per property	(times	\$40.00	
			760	246	380	number of properties) Filing a submission after rejection (37 CFR 1.129)			
			760	249	380	For each additional invertible exemined (37 CFR 1.	ntion to		
102 78 202 39 Independent claims in excess of 3 104 260 204 130 Multiple dependent claim 109 78 209 39 "Reissue independent claims over or	folgal nataci					Other			
110 18 210 9 "Reissue claims in excess of 20 and i						*Reduced by Basic Filing Fe	e Peid		
SUBTOTAL (2)	\$78.00		<u> </u>			SUBTOTAL (3)		\$40.00	
SUBMITTED BY			4	·		Complete (if	applical	ble)	
Typed or Printed Eric J. Robinson Name					Reg. Number	5			
Signature 5			Date	March 1999	23,	Deposit Account 19-2380		80	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Page 67 of 388

PTO/SB/17 (1/98)
Approved for use through 09/30/2000, OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Index the repelwork reduction Act of 1995, its parents a	a radamed to resp	Complete If Known								
FEE TRANSMITTAL	Application Number			,						
	Filing Date		March 23, 1999							
Patent fees are subject to annual revision on October 1. These are the fees effective October 1, 1997. Small Entity	First Named Inventor		Nobuo AOI							
psyments <u>must</u> be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.	Examiner Nar	ne								
71000003-12.	Group Art Uni	t								
TOTAL AMOUNT OF PAYMENT \$878.00	Attorney Docket	0819-226								
METHOD OF PAYMENT (check one)	FEE CALCULATION (continued) 3. ADDITIONAL FEES Large Entity Small Entity									
[X] The Commissioner is hereby authorized to charge indic	ated fees and	Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description		Fee Paid		
credit any over payments to: Deposit Account No. 19-2380 Deposit Account Name: SIXBEY, FRIEDMAN, LEEDOM &	FERGUSON, PC	105 127	130 50	205 227	65 25	Surcharge-late filing fee of Surcharge-late provisions fee or cover sheet				
[X] Charge Any Additional Fee Required Under 37 CFR 1.1	•	139 147	130 2,520	139 147	130 2,520	Non-English specification For filing a request for reexamination	'			
[] Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing Allowance	of the Notice of	112	920*	112	920*	Requesting publication of prior to Examiner action]			
[X] Payment Enclosed: [X] Check [] Money Order [] Other		113	1,840*	113 215	1,840* 55	Requesting publication of after Examiner ection Ext for reply within first n				
<u></u>		116 117	380 870	216 217	190 435	Ext for reply within secon Ext for reply within third i				
FEE CALCULATION		118 128	1,360 1,850	218 226	580 925	Ext for reply within fourth Ext for reply within fifth m		·		
BASIC FILING FEE Large Entity Small Entity		119	300	. 219	150	Notice of Appeal	. 1			
Fee Fee Fee Fee Description	Fee Paid	120	300 260	220 221	150 130	Filing brief in support of a Request for Oral Hearing				
Code (\$) Code (\$)	[760]	138	1,510	138	1,510	Petition to institute public				
101 750 201 380 Utility filing fee 106 310 206 155 Design filing fee	[]	140	110	240	55	proceeding	rabia			
107 480 207 240 Plant filing fee				240	605	Petition to revive-unavoid Petition to revive-uninten	ı	•		
108 760 208 380 Reissue filing fee 114 150 214 75 Provisional filing fee	[]	141	1,210 1,210	242	605	Utility issue fee (or reiss				
	[]	143	430	243 244	215 290	Design issue fee	ł			
SUBTOTÁL (1) \$760.00			580 130	122	130	Plant issue fee Petitions to the Commiss	ioner .			
<u> </u>			50	123	50	Petitions related to provi		·		
2 SYTDA CLARA SEES Sate Claim See ton 5	stew Con Gold	126	240	126	240	applications Submission of IDS				
2. EXTRA CLAIM FEES			40	581	40	Recording each patent assignment per property number of properties)	(times	\$40.00		
or number previously paid, if greater, For Reissues, see below Large Entity Small Entity		146	760	246	380	Filing a submission after rejection (37 CFR 1.129				
Fee Fee Fee Fee Oescription Code (\$) Code (\$) 103 18 203 9 Claims in excess of 20		149	760	249	380					
102 78 202 39 Independent claims in excess of 3 104 260 204 130 Multiple dependent claim					·	Other				
109 78 209 39 "Reissue Independent claims over 110 18 210 9 "Reissue claims in excess of 20 and						*Reduced by Sasic Filing Fe	e Paid			
SUBTOTAL (2)	<u>.</u>]]		SUBTOTAL (3)		\$40.00			
SUBMITTED BY						Complete (if	applical	ole)		
Typed or Printed Eric J. Robinson Name					Reg. Number	38,28	5			
Signature 5			Date	March 1999	23,	Deposit Account 19-2380 User ID				

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

METHOD FOR FORMING INTERCONNECTION STRUCTURE

BACKGROUND OF THE INVENTION

The present invention relates to a method for forming an interconnection structure in a semiconductor integrated circuit.

As the number of devices, integrated within a single semiconductor integrated circuit, has been tremendously increasing these days, wiring delay has also been increasing noticeably. This is because the larger the number of devices integrated, the larger line-to-line capacitance (i.e., parasitic capacitance between metal interconnects), thus interfering with the performance improvement of a semiconductor integrated circuit. The wiring delay is so-called "RC delay", which is proportional to the product of the resistance of metal interconnection and the line-to-line capacitance.

In other words, to reduce the wiring delay, either the resistance of metal interconnection or the line-to-line capacitance should be reduced.

In order to reduce the interconnection resistance, IBM Corp., Motorola, Inc., etc. have reported semiconductor integrated circuits using copper, not aluminum alloy, as a material for metal interconnects. A copper material has a specific resistance about two-thirds as high as that of an aluminum alloy material. Accordingly, in accordance with

simple calculation, the wiring delay involved with the use of a copper material for metal interconnects can be about two-thirds of that involved with the use of an aluminum alloy material therefor. That is to say, the operating speed can be increased by about 1.5 times.

However, the number of devices, integrated within a single semiconductor integrated circuit, is expected to further increase by leaps and bounds from now on, thus increasing the wiring delay considerably. Therefore, it is concerned that even the use of copper as an alternate metal interconnection material would not be able to catch up with such drastic increase. Also, the specific resistance of copper as a metal interconnection material is just a little bit higher than, but almost equal to, that of gold or silver. Accordingly, even if gold or silver is used instead of copper as a metal interconnection material, the wiring delay can be reduced only slightly.

Under these circumstances, not only reducing interconnection resistance but also suppressing line-to-line capacitance play a key role in further increasing the number of devices that can be integrated within a single semiconductor integrated circuit. And the relative dielectric constant of an interlevel insulating film should be reduced to suppress the line-to-line capacitance. A silicon dioxide film has heretofore been used as a typical material for an interlevel

insulating film. The relative dielectric constant of a silicon dioxide film is, however, about 4 to about 4.5. Thus, it would be difficult to apply a silicon dioxide film to a semiconductor integrated circuit incorporating an even larger number of devices.

In order to solve such a problem, fluorine-doped silicon dioxide film, low-dielectric-constant spin-on-glass (SOG) film, organic polymer film and so on have been proposed as alternate interlevel insulating films with respective relative dielectric constants smaller than that of a silicon dioxide film.

The relative dielectric constant of a fluorine-doped silicon dioxide film is about 3.3 to about 3.7, which is about 20 percent lower than that of a conventional silicon dioxide film. Nevertheless, a fluorine-doped silicon dioxide film is highly hygroscopic, and easily absorbs water in the air, resulting in various problems in practice. For example, when the fluorine-doped silicon dioxide film absorbs water, SiOH groups, having a high relative dielectric constant, are introduced into the film. As a result, the relative dielectric constant of the fluorine-doped silicon dioxide film adversely increases, or the SiOH groups react with the water during a heat treatment to release H₂O gas. In addition, fluorine free radicals, contained in the fluorine-doped silicon dioxide film, segregate near the surface thereof during a

heat treatment and react with Ti, contained in a TiN layer formed thereon as an adhesion layer, to form a TiF film, which easily peels off.

An HSQ (hydrogen silsesquioxane) film, composed of Si, O and H atoms, is an exemplary low-dielectric-constant SOG film. In the HSQ film, the number of the H atoms is about two-thirds of that of the O atoms. However, the HSQ film releases a larger amount of water than a conventional silicon dioxide film. Accordingly, since it is difficult to form a buried interconnection line in the HSQ film, a patterned metal film should be formed as metal interconnects on the HSQ film.

Also, since the HSQ film cannot adhere so strongly to metal interconnects, a CVD oxide film should be formed between the metal interconnects and the HSQ film to improve the adhesion therebetween. However, in such a case, if the CVD oxide film is formed on the metal interconnects, then the substantial line-to-line capacitance is equal to the serial capacitance formed by the HSQ and CVD films. This is because the CVD oxide film with a high dielectric constant exists between the metal interconnects. Accordingly, the resulting line-to-line capacitance is larger as compared with using the HSQ film alone.

An organic polymer film, as well as the low-dielectricconstant SOG film, cannot adhere strongly to metal intercon-

nects, either. Accordingly, a CVD oxide film should be formed as an adhesion layer between the metal interconnects and the organic polymer film, too.

Moreover, an etch rate, at which an organic polymer film is etched, is approximately equal to an ash rate, at which a resist pattern is ashed with oxygen plasma. Accordingly, a usual resist application process is not applicable in such a situation, because the organic polymer film is likely to be damaged during ashing and removing the resist pattern. 10 Therefore, a proposed alternate process includes: forming a CVD oxide film on an organic polymer film; forming a resist film on the CVD oxide film; and then etching the resist film using the CVD oxide film as an etch stopper, or a protective film.

However, during the step of forming the CVD oxide film on the organic polymer film, the surface of the organic polymer film is exposed to a reactive gas containing oxygen. Accordingly, the organic polymer film reacts with oxygen to take in polar groups such as carbonyl groups and ketone 20 groups. As a result, the relative dielectric constant of the organic polymer film disadvantageously increases.

Also, in forming inlaid copper interconnects in the organic polymer film, a TiN adhesion layer, for example, should be formed around wiring grooves formed in the organic polymer 25 film, because the organic polymer film cannot adhere strongly

20

25

to the metal interconnects. However, since the TiN film has a high resistance, the effective cross-sectional area of the metal interconnects decreases. Consequently, the intended effect attainable by the use of the copper lines, i.e., reduction in resistance, would be lost.

SUMMARY OF THE INVENTION

An object of the present invention is providing a method for forming an interconnection structure in which an insulating film with a low dielectric constant can be formed by an ordinary resist application process.

A first method for forming an interconnection structure according to the present invention includes the steps of: a) forming a first insulating film over lower-level metal interconnects; b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film; c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film; d) forming a thin film over the third insulating film; e) forming a first resist pattern, having a plurality of openings for forming wiring grooves, on the thin film; f) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves; g) forming a second resist pattern,

having a plurality of openings for forming contact holes, on the third insulating film; h) dry-etching the third insulating film under such conditions that the third insulating film and the first and second resist patterns are etched at a relatively high rate and that the second insulating film is etched at a relatively low rate, thereby patterning the third insulating film to have the openings for forming contact holes and removing the first and second resist patterns either entirely or partially with respective lower parts 10 thereof left; i) dry-etching the second insulating film using the patterned third insulating film as a mask under such conditions that the second insulating film is etched at a relatively high rate and that the first and third insulating films are etched at a relatively low rate, thereby patterning 15 the second insulating film to have the openings for forming contact holes; j) dry-etching the third and first insulating films using the mask pattern and the patterned second insulating film as respective masks under such conditions that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, thereby forming wiring grooves and contact holes in the third and first insulating films, respectively; and k) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts con-

necting the lower- and upper-level metal interconnects together.

In the first method of the present invention, the third insulating film is dry-etched under such conditions that the third insulating film and the first and second resist patterns are etched at a relatively high rate and that the second insulating film is etched at a relatively low rate, thereby patterning the third insulating film and removing the first and second resist patterns in the step h). ingly, it is not necessary to perform the step of ashing and removing the first and second resist patterns with oxygen In other words, since it is possible to prevent the third insulating film from being damaged during ashing and removing a resist pattern, a low-dielectric-constant insulating film, which would otherwise be damaged easily by oxygen plasma, may be used as the third insulating film. As a result, an interlevel insulating film with a low dielectric constant can be formed by an ordinary resist application process.

In addition, the second insulating film can be used as an etch stopper while the wiring grooves are formed by dryetching the third insulating film using the mask pattern as a mask in the step j). Accordingly, the depth of each wiring groove can be equalized with the thickness of the third insulating film. That is to say, the depth of the wiring grooves

20

can be defined by self-alignment.

Moreover, the composition of the second insulating film is different from that of the third insulating film. Thus, the second insulating film can be used as an etch stopper while the wiring grooves are formed by dry-etching the third insulating film using the mask pattern as a mask in the step j).

In one embodiment of the present invention, the first method preferably further includes the step of forming a metal adhesion layer over part of the third insulating film exposed inside the wiring grooves and part of the first insulating film exposed inside the contact holes between the steps j) and k).

In such an embodiment, the adhesion between the upperlevel metal interconnects and the third insulating film and between the contacts and the first insulating film can be improved.

In another embodiment of the present invention, the third insulating film is preferably mainly composed of an organic component.

In such an embodiment, the conditions employed in the step h), i.e., that the third insulating film and the first and second resist patterns are etched at a relatively high rate and that the second insulating film is etched at a relatively low rate, are realized with much more certainty.



In this embodiment, the step c) preferably includes forming the third insulating film by a CVD process using a reactive gas containing perfluorodecalin.

Then, a film mainly composed of an organic component and having a low relative dielectric constant can be formed as the third insulating film with a lot more certainty.

In another embodiment, the first insulating film is also preferably mainly composed of an organic component.

Then, the conditions employed in the step i), i.e., that the second insulating film is etched at a relatively high rate and that the first and third insulating films are etched at a relatively low rate, are realized with much more certainty. At the same time, the conditions employed in the step j), i.e., that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, are also realized with much more certainty.

In an embodiment where the first and third insulating films are both mainly composed of organic components, the first method preferably further includes the step of forming an adhesion layer over part of the third insulating film exposed inside the wiring grooves and part of the first insulating film exposed inside the contact holes by a plasma process using a reactive gas containing nitrogen between the steps j) and k).

20

In such a case, the adhesion between the upper-level metal interconnects and the third insulating film mainly composed of an organic component, and between the contacts and the first insulating film mainly composed of an organic component can be improved substantially without fail.

In the embodiment where the first insulating film is mainly composed of an organic component, the step a) preferably includes forming the first insulating film by a CVD process using a reactive gas containing perfluorodecalin.

In such a case, a film mainly composed of an organic component and having a low relative dielectric constant can be formed as the first insulating film with a lot more certainty.

A second method for forming an interconnection structure according to the present invention includes the steps of: a) forming a first insulating film over lower-level metal interconnects; b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film; c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film; d) forming a thin film over the third insulating film; e) forming a first resist pattern, having a plurality of openings for forming wiring grooves, on the thin film; f) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for

forming wiring grooves; g) forming a second resist pattern, having a plurality of openings for forming contact holes, on the third insulating film; h) dry-etching the third insulating film using the first and second resist patterns as a mask under such conditions that the third insulating film is etched at a relatively high rate and that the second insulating film and the first and second resist patterns are etched at a relatively low rate, thereby patterning the third insulating film to have the openings for forming contact holes; 10 i) dry-etching the second insulating film using the first and second resist patterns as a mask under such conditions that the second insulating film is etched at a relatively high rate and that the first and third insulating films and the first and second resist patterns are etched at a relatively low rate, thereby patterning the second insulating film to have the openings for forming contact holes; j) removing the first and second resist patterns; k) dry-etching the third and first insulating films using the mask pattern and the patterned second insulating film as respective masks under such conditions that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, thereby forming wiring grooves and contact holes in the third and first insulating films, respectively; and 1) filling in the wiring grooves and the contact holes with a metal film,

thereby forming upper-level metal interconnects and contacts connecting the lower- and upper-level metal interconnects together.

In the second method of the present invention, even if a damaged layer is formed in respective parts of the first and third insulating films that are exposed inside the openings for forming contact holes in the second insulating film during the step j) of removing the first and second resist patterns, the damaged layer can be removed without fail in the next step In this step, the third and first insulating films are dry-etched using the mask pattern and the patterned second insulating film as respective masks under such conditions that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, thereby forming wiring grooves and contact holes in the third and first insulating films, respectively. Accordingly, lowdielectric-constant insulating films, which would otherwise be damaged easily by oxygen plasma, can be used as the first and third insulating films. As a result, an interlevel insulating film with a low dielectric constant can be formed by an ordinary resist application process.

In one embodiment of the present invention, the third insulating film is preferably a low-dielectric-constant SOG film with a siloxane skeleton.

In such an embodiment, an interlevel insulating film with a low dielectric constant can be formed by an ordinary resist application process.

A third method for forming an interconnection structure according to the present invention includes the steps of: a) forming a first insulating film over lower-level metal interconnects; b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film; c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film; d) forming a fourth insulating film, having a different composition than that of the third insulating film, over the third insulating film; e) forming a thin film over the fourth insulating film; f) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves; g) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves; h) removing the first resist pattern and then forming a second resist pattern on the fourth insulating film and the mask pattern, the second resist pattern having openings for forming contact holes; i) dry-etching the fourth insulating film using the second resist pattern and the mask pattern as a mask, thereby patterning the fourth insulating film to have the openings for

forming contact holes; j) dry-etching the third insulating film using the patterned fourth insulating film as a mask, thereby patterning the third insulating film to have the openings for forming contact holes; k) dry-etching the patterned fourth insulating film and the second insulating film using the mask pattern and the patterned third insulating film as respective masks, thereby forming wiring grooves in the patterned fourth insulating film and patterning the second insulating film to have the openings for forming contact 10 holes; 1) dry-etching the patterned third insulating film and the first insulating film using the mask pattern and the patterned second insulating film as respective masks, thereby forming the wiring grooves and the contact holes in the patterned third insulating film and the first insulating film, 15 respectively; and m) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upper-level metal interconnects together.

In the third method of the present invention, the fourth insulating film exists on the third insulating film during the removal of the first resist pattern in the step h). Accordingly, even if the first resist pattern is removed by oxygen plasma, the third insulating film is not damaged. Also, the second insulating film exists on the first insulating film during dry-etching the third insulating film in the step j).

Accordingly, the first insulating film is not damaged, either. Thus, low-dielectric-constant insulating films, which would otherwise be damaged easily by oxygen plasma or dry etching, can be used as the first and third insulating films. As a result, an interlevel insulating film with a low dielectric constant can be formed by an ordinary resist application process.

In one embodiment of the present invention, at least one of the first and third insulating films is preferably mainly composed of an organic component.

In such an embodiment, the relative dielectric constant of the interlevel insulating film can be reduced.

In another embodiment of the present invention, a size of the openings of the second resist pattern for forming contact holes is preferably larger than a designed size of the contact holes in a direction vertical to a direction in which the upper-level metal interconnects extend.

In such an embodiment, even if the openings of the second resist pattern for forming contact holes have misaligned with the openings of the mask pattern for forming wiring grooves, the openings of the patterned fourth insulating film for forming contact holes can be formed to be self-aligned with the openings of the mask pattern for forming wiring grooves. This is because the openings of the patterned fourth insulating film for forming contact holes are formed in respective re-

25

gions where the openings of the second resist pattern for forming contact holes overlap with corresponding openings of the mask pattern for forming wiring grooves. As a result, the connection between the contacts and the upper-level metal interconnects is ensured.

A fourth method for forming an interconnection structure according to the present invention includes the steps of: a) forming a first insulating film over lower-level metal interconnects; b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film; c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film; d) forming a thin film over the third insulating film; e) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves; f) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves; g) removing the first resist pattern and then forming a second resist pattern on the third insulating film and the mask pattern, the second resist pattern having openings for forming contact holes; h) dryetching the third insulating film using the second resist pattern and the mask pattern as a mask, thereby patterning the third insulating film to have the openings for forming contact holes; i) dry-etching the second insulating film using the patterned third insulating film as a mask, thereby patterning the second insulating film to have the openings for forming contact holes; j) dry-etching the patterned third insulating film and the first insulating film using the mask pattern and the patterned second insulating film as respective masks, thereby forming wiring grooves and contact holes in the patterned third insulating film and the first insulating film, respectively; and k) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upper-level metal interconnects together.

In the fourth method of the present invention, the second insulating film exists on the first insulating film during dry-etching the third insulating film in the step h). Accordingly, the first insulating film is not damaged. Thus, low-dielectric-constant insulating films, which would otherwise be damaged easily by oxygen plasma or dry etching, can be used as the first and third insulating films. As a result, an interlevel insulating film with a low dielectric constant can be formed by an ordinary resist application process.

In one embodiment of the present invention, at least one of the first and third insulating films is preferably mainly composed of an organic component.

In such an embodiment, the relative dielectric constant

of the interlevel insulating film can be reduced.

In another embodiment of the present invention, a size of the openings of the second resist pattern for forming contact holes is preferably larger than a designed size of the contact holes in a direction vertical to a direction in which the upper-level metal interconnects extend.

In such an embodiment, even if the openings of the second resist pattern for forming contact holes have misaligned with the openings of the mask pattern for forming wiring grooves, the openings of the patterned third insulating film for forming contact holes can be formed to be self-aligned with the openings of the mask pattern for forming wiring grooves. This is because the openings of the patterned third insulating film for forming contact holes are formed in respective regions where the openings of the second resist pattern for forming contact holes overlap with corresponding openings of the mask pattern for forming wiring grooves. As a result, the connection between the contacts and the upper-level metal interconnects is ensured.

20

BRIEF DESCRIPTION OF THE DRAWINGS

Figures 1(a) through 1(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to the first embodiment of the present invention.

Figures 2(a) through 2(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the first embodiment.

Figures 3(a) through 3(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the first embodiment.

Figures 4(a) through 4(c) are cross-sectional views illustrating problems caused by the misalignment of the second resist pattern during the process of forming the interconnection structure of the first embodiment.

Figures 5(a) through 5(c) are cross-sectional views illustrating the problems caused by the misalignment of the second resist pattern during the process of forming the interconnection structure of the first embodiment.

15 Figures 6(a) through 6(c) are cross-sectional views illustrating the problems caused by the misalignment of the second resist pattern during the process of forming the interconnection structure of the first embodiment.

Figures 7(a) through 7(c) are cross-sectional views illustrating measures to solve the problems caused by the misalignment of the second resist pattern during the process of forming the interconnection structure of the first embodiment.

Figures 8(a) through 8(c) are cross-sectional views il25 lustrating the measures to solve the problems caused by the

misalignment of the second resist pattern during the process of forming the interconnection structure of the first embodiment.

Figures 9(a) through 9(c) are cross-sectional views il
lustrating respective process steps for forming an interconnection structure according to the second embodiment of the
present invention.

Figures 10(a) through 10(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the second embodiment.

Figures 11(a) through 11(c) are cross-sectional views illustrating respective process steps for forming the inter-connection structure of the second embodiment.

Figures 12(a) through 12(c) are cross-sectional views

15 illustrating respective process steps for forming an interconnection structure according to the third embodiment of the
present invention.

Figures 13(a) through 13(c) are cross-sectional views illustrating respective process steps for forming the inter20 connection structure of the third embodiment.

Figures 14(a) through 14(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the third embodiment.

Figures 15(a) through 15(c) are cross-sectional views illustrating respective process steps for forming an inter-

connection structure according to a modified example of the third embodiment.

Figures 16(a) through 16(d) are cross-sectional views illustrating respective process steps for forming the inter5 connection structure of the modified example of the third embodiment.

Figures 17(a) through 17(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the modified example of the third embodiment.

Figures 18(a) through 18(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to the fourth embodiment of the present invention.

Figures 19(a) through 19(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the fourth embodiment.

Figures 20(a) through 20(c) are cross-sectional views illustrating respective process steps for forming the inter20 connection structure of the fourth embodiment.

Figures 21(a) through 21(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to the fifth embodiment of the present invention.

Figures 22(a) through 22(c) are cross-sectional views

illustrating respective process steps for forming the interconnection structure of the fifth embodiment.

Figures 23(a) through 23(d) are cross-sectional views illustrating respective process steps for forming the inter5 connection structure of the fifth embodiment.

Figures 24(a) through 24(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to a modified example of the fifth embodiment.

Figures 25(a) through 25(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure in the modified example of the fifth embodiment.

Figures 26(a) through 26(d) are cross-sectional views illustrating respective process steps for forming the interconnection structure in the modified example of the fifth embodiment.

Figures 27(a) and 27(b) are perspective views illustrating respective process steps for forming the interconnection structure in the modified example of the fifth embodiment.

Figures 28(a) and 28(b) are perspective views illustrating respective process steps for forming the interconnection structure in the modified example of the fifth embodiment.

Figures 29(a) and 29(b) are perspective views illustrating respective process steps for forming the interconnection

structure in the modified example of the fifth embodiment.

Figures 30(a) through 30(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to the sixth embodiment of the present invention.

Figures 31(a) through 31(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure of the sixth embodiment.

Figures 32(a) through 32(c) are cross-sectional views

10 illustrating respective process steps for forming the interconnection structure of the sixth embodiment.

Figures 33(a) through 33(c) are cross-sectional views illustrating respective process steps for forming an interconnection structure according to a modified example of the sixth embodiment.

Figures 34(a) through 34(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure in the modified example of the sixth embodiment.

20 Figures 35(a) through 35(c) are cross-sectional views illustrating respective process steps for forming the interconnection structure in the modified example of the sixth embodiment.

Figure 36 is a plan view illustrating a positional rela-25 tionship between the openings of a mask pattern for forming

20

wiring grooves and the openings of a second resist pattern for forming contact holes in the modified example of the fifth embodiment.

Figure 37(a) illustrates respective positional relationships between the mask pattern and the second resist pattern and between a first metal interconnect and an associated contact in the modified example of the fifth embodiment; and

Figure 37(b) illustrates respective positional relationships between the mask pattern and the second resist pattern 10 and between a first metal interconnect and an associated contact in the fifth embodiment.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

EMBODIMENT 1

Hereinafter, an exemplary method for forming an interconnection structure according to the first embodiment of the present invention will be described with reference to Figures 1(a) through 1(c), Figures 2(a) through 2(c) and Figures 3(a) through 3(c).

First, as shown in Figure 1(a), a silicon nitride film 102 is formed over first metal interconnects 101 formed on a semiconductor substrate 100. The silicon nitride film 102 is formed to be 50 nm thick, for example, and used to protect the first metal interconnects 101 during a subsequent etching process step. Thereafter, a first organic film 103 (first in-

sulating film), mainly composed of an organic component, is formed to be 1 μ m thick, for example, on the silicon nitride film 102. Next, an organic-containing silicon dioxide film 104 (second insulating film), containing an organic component in silicon dioxide, is formed to be 50 nm thick, for example, on the first organic film 103. Then, a second organic film 105 (third insulating film), mainly composed of an organic component, is formed to be 400 nm thick, for example, on the organic-containing silicon dioxide film 104. And a titanium nitride film 106 is formed to be 50 nm thick, for example, on the second organic film 105.

The first and second organic films 103 and 105 may be deposited by any arbitrary technique. For example, these films 103 and 105 may be deposited by a plasma CVD process using a reactive gas mainly composed of perfluorodecalin. Also, hydrocarbon films or fluorine-containing hydrocarbon films, formed by plasma CVD, coating or thermal CVD, may be used as the first and second organic films 103 and 105.

Moreover, the first organic film 103 may be deposited by
20 a plasma CVD process using a reactive gas mainly composed of
perfluorodecalin and organic silane such as hexamethyl disiloxane, arylalkoxy silane or alkylalkoxy silane. In such a
case, an organic/inorganic hybrid film can be obtained.

Similarly, the organic-containing silicon dioxide film

15 104 may also be deposited by any arbitrary technique. For

instance, the film 104 may be deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane. In such a case, an organic-containing silicon dioxide film 104, having a structure in which a phenyl group bonded to a silicon atom is introduced into silicon dioxide, can be obtained.

It should be noted that a thin film showing high etch selectivity with respect to the first and second organic films 103 and 105 and the organic-containing silicon dioxide 10 film 104, i.e., a film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 106.

Next, as shown in Figure 1(b), a first resist pattern 107, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 106. Thereafter, the titanium nitride film 106 is dry-etched using the first resist pattern 107 as a mask, thereby forming a mask pattern 108 out of the titanium nitride film 106 as shown in Figure 1(c).

Subsequently, a second resist pattern 109, having openings for forming contact holes, is formed by lithography on the second organic film 105 without removing the first resist pattern 107. Then, the second organic film 105 is dry-etched, thereby forming a patterned second organic film 105A having the openings for forming contact holes as shown in Figure 2(a). In this case, since the second organic film 105 and the first

and second resist patterns 107 and 109 are all mainly composed of organic components, the second organic film 105 is etched at a substantially equal rate to that of the first and second resist patterns 107 and 109. Thus, when the second organic film 105 is dry-etched, the first and second resist patterns 107 and 109 are also removed simultaneously.

It should be noted that part of the second resist pattern 109 may be left in the process step of dry-etching the second organic film 105. This is because the residual second resist pattern 109 can be removed during a subsequent process step of forming wiring grooves 111 in the patterned second organic film 105A (see Figure 2(c)).

Then, the organic-containing silicon dioxide film 104 is dry-etched using the patterned second organic film 105A as a mask, thereby forming a patterned organic-containing silicon dioxide film 104A having the openings for forming contact holes as shown in Figure 2(b). In this process step, by selecting such etching conditions that the organic-containing silicon dioxide film 104 is etched at a rate higher than that of the patterned second organic film 105A, it is possible to prevent the patterned second organic film 105A from being erroneously etched.

Next, the patterned second organic film 105A is dryetched using the mask pattern 108 as a mask, thereby forming 25 the wiring grooves 111 in the patterned second organic film 105A as shown in Figure 2(c). At the same time, the first organic film 103 is also dry-etched using the patterned organic-containing silicon dioxide film 104A as a mask, thereby forming a patterned first organic film 103A having the contact holes as shown in Figure 2(c).

Subsequently, the silicon nitride film 102 is dry-etched using the patterned organic-containing silicon dioxide film 104A as a mask, thereby forming a patterned silicon nitride film 102A and exposing the first metal interconnects 101 within the contact holes 110 as shown in Figure 3(a).

Then, as shown in Figure 3(b), an adhesion layer 112, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 110 and the wiring grooves 111. Thereafter, a metal film 113 is deposited over the entire surface of the substrate to completely fill in the contact holes 110 and the wiring grooves 111. In this embodiment, the metal film 113 may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film 113 may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed.

Finally, as shown in Figure 3(c), respective portions of the adhesion layer 112, the metal film 113 and the mask pattern 108, which are deposited on the patterned second organic film 105A, are removed by a CMP technique, for example. As a

result, second metal interconnects 114 and contacts 115, connecting the first and second metal interconnects 101 and 114, are formed out of the metal film 113.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 114 through the same process steps as those described above.

In the first embodiment, the organic-containing silicon dioxide film 104 is formed by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane. Accordingly, the film 104 has a structure in which a phenyl group (i.e., an exemplary organic group), bonded to a silicon atom, is introduced into silicon dioxide. Thus, the film 104 can be processed as well as a conventional CVD oxide film, and the relative dielectric constant of the film 104 is as low as that of the conventional CVD oxide film. In addition, the film 104 can adhere strongly to organic film, oxide film and metal film.

After the mask pattern 108 has been formed out of the titanium nitride film 106, the second resist pattern 109 is formed without removing the first resist pattern 107, and the first and second resist patterns 107 and 109 are removed while the second organic film 105 is dry-etched. Thus, it is no longer necessary to ash and remove the first and second resist patterns 107 and 109 with oxygen plasma. That is to

say, it is possible to prevent the second organic film 105 from being damaged during the step of ashing and removing a resist pattern. Accordingly, although the second organic film 105 with a low relative dielectric constant is used as an interlevel insulating film, an ordinary resist application process is applicable to this embodiment.

Moreover, the wiring grooves 111 are formed by dryetching the patterned second organic film 105A using the mask pattern 108 as a mask and using the patterned organic-containing silicon dioxide film 104A as an etch stopper. Accordingly, the depth of the wiring grooves 111 matches with the thickness of the second organic film 105. That is to say, the depth of the wiring grooves 111 can be defined by self-alignment.

Hereinafter, problems caused by the misalignment of the second resist pattern 109 with the first resist pattern 107 and the measured taken to solve the problems will be described.

First, it will be described with reference to Figures 20 4(a) through 4(c), Figures 5(a) through 5(c) and Figures 6(a) through 6(c) what problems are caused if the second resist pattern 109 has misaligned.

As in the first embodiment, a silicon nitride film 102 is first formed to be 50 nm thick, for example, over first metal interconnects 101 formed on a semiconductor substrate

100 as shown in Figure 4(a). Thereafter, a first organic film 103, mainly composed of an organic component, is formed to be 1μ m thick, for example, on the silicon nitride film 102.

Next, an organic-containing silicon dioxide film 104, containing an organic component in silicon dioxide, is formed to be 50 nm thick, for example, on the first organic film 103. Then, a second organic film 105, mainly composed of an organic component, is formed to be 400 nm thick, for example, on the organic-containing silicon dioxide film 104. And a titanium nitride film 106 is formed to be 50 nm thick, for example, on the second organic film 105.

Next, as shown in Figure 4(b), a first resist pattern 107, having openings for forming wiring grooves, is formed on the titanium nitride film 106. Thereafter, the titanium nitride film 106 is dry-etched using the first resist pattern 107 as a mask, thereby forming a mask pattern 108 out of the titanium nitride film 106 as shown in Figure 4(c).

Subsequently, a second resist pattern 109, having openings for forming contact holes, is formed on the second organic film 105 without removing the first resist pattern 107.

As can be seen if Figures 5(a) and 1(c) are compared with each other, the second resist pattern 109 has misaligned with the first resist pattern 107 in this case.

Then, the second organic film 105 is dry-etched, thereby forming a patterned second organic film 105A having the open-

ings for forming contact holes as shown in Figure 5(a). As in the first embodiment, since the second organic film 105 and the first and second resist patterns 107 and 109 are all mainly composed of organic components, the first and second resist patterns 107 and 109 are removed simultaneously with the dryetching of the second organic film 105. In this case, since the second resist pattern 109 has misaligned with the first resist pattern 107, the diameter of the openings for forming contact holes, which are provided in the second organic film 105A, is smaller than desired.

Then, the organic-containing silicon dioxide film 104 is dry-etched using the patterned second organic film 105A as a mask, thereby forming a patterned organic-containing silicon dioxide film 104A having the openings for forming contact holes as shown in Figure 5(c).

Next, the patterned second organic film 105A is dry-etched using the mask pattern 108 as a mask, thereby forming the wiring grooves 111 in the patterned second organic film 105A as shown in Figure 6(a). At the same time, the first organic film 103 is also dry-etched using the patterned organic-containing silicon dioxide film 104A as a mask, thereby forming a patterned first organic film 103A having the contact holes 110 as shown in Figure 6(a). Subsequently, the silicon nitride film 102 is dry-etched using the patterned organic-containing silicon dioxide film 104A as a mask, thereby form-

ing a patterned silicon nitride film 102A and exposing the first metal interconnects 101 within the contact holes 110 as shown in Figure 6(b).

Then, an adhesion layer 112, made of titanium nitride,

is deposited to be 50 nm thick, for example, on the wall
faces of the contact holes 110 and the wiring grooves 111.

Thereafter, a metal film is deposited over the entire surface
of the substrate and respective portions of the adhesion
layer 112, the metal film and the mask pattern 108, which are
deposited on the patterned second organic film 105A, are removed by a CMP technique, for example. As a result, second
metal interconnects 114 are certainly formed. However, since
the diameter of the contact holes 110 is smaller than desired,
the contact holes 110 cannot be completely filled in with the
metal film, and the first and second metal interconnects 101
and 112 cannot be connected to each other, resulting in a
contact failure.

Next, it will be described with reference to Figures 7(a) through 7(c) and Figures 8(a) through 8(c) what measures should be taken to solve the problems caused by the misalignment of the second resist pattern 109.

First, a second resist pattern 109, having openings for forming contact holes, is formed through the same process steps as those described with reference to Figures 4(a) through 4(c) and Figure 5(a). In this case, the second re-

sist pattern 109 has also misaligned with the first resist pattern 107 (see Figure 5(a)).

Thus, as shown in Figure 7(a), the first resist pattern 107 and the mask pattern 108 are dry-etched using the second resist pattern 109 as a mask. In this manner, portions of the first resist pattern 107, not overlapping with the second resist pattern 109, are removed and each opening of the mask pattern 108 is expanded to be equal to or larger than each opening for forming wiring grooves or each opening for forming contact holes. As a result, the pattern for the openings of the second resist pattern for forming contact holes 109 can be transferred to the first resist pattern 107 and the mask pattern 108.

Then, the second organic film 105 is dry-etched, thereby

forming a patterned second organic film 105A having the openings for forming contact holes as shown in Figure 7(b). In
this case, since the second organic film 105 and the first and
second resist patterns 107 and 109 are all mainly composed of
organic components, the first and second resist patterns 107

and 109 are removed simultaneously with the dry-etching of the
second organic film 105.

Then, the organic-containing silicon dioxide film 104 is dry-etched using the patterned second organic film 105A as a mask, thereby forming a patterned organic-containing silicon dioxide film 104A having the openings for forming contact

holes as shown in Figure 7(c).

As described above, the second resist pattern 109 has misaligned with the first resist pattern 107. However, in this case, the pattern for the openings of the second resist pattern for forming contact holes 109 has been successfully transferred to the first resist pattern 107 and the mask pattern 108. Thus, the diameter of the openings for forming contact holes, which have been formed in the patterned second organic film 105A and the patterned organic-containing silicon dioxide film 104A, is a predetermined size.

Next, the patterned second organic film 105A is dryetched using the mask pattern 108 as a mask, thereby forming
the wiring grooves 111 in the patterned second organic film
105A as shown in Figure 8(a). At the same time, the first organic film 103 is also dry-etched using the patterned organiccontaining silicon dioxide film 104A as a mask, thereby forming a patterned first organic film 103A having the contact
holes 110 as shown in Figure 8(a). Subsequently, the silicon
nitride film 102 is dry-etched using the patterned organiccontaining silicon dioxide film 104A as a mask, thereby forming a patterned silicon nitride film 102A and exposing the
first metal interconnects 101 within the contact holes 110 as
shown in Figure 8(b).

Then, an adhesion layer 112, made of titanium nitride, 25 is deposited to be 50 nm thick, for example, on the wall

faces of the contact holes 110 and the wiring grooves 111.

Thereafter, a metal film is deposited over the entire surface of the substrate and respective portions of the adhesion layer 112, the metal film and the mask pattern 108, which are deposited on the patterned second organic film 105A, are removed by a CMP technique, for example. As a result, second metal interconnects 114 and contacts 115 are formed out of the titanium nitride film 112 and the metal film as shown in Figure 8(c).

10

EMBODIMENT 2

Next, an exemplary method for forming an interconnection structure according to the second embodiment of the present invention will be described with reference to Figures 9(a) through 9(c), Figures 10(a) through 10(c) and Figures 11(a) through 11(c).

First, as shown in Figure 9(a), a silicon nitride film 202 is formed to be 50 nm thick, for example, over first metal interconnects 201 formed on a semiconductor substrate 20 200. Thereafter, a first organic film 203 (first insulating film), mainly composed of an organic component, is formed to be 1 \mu m thick, for example, on the silicon nitride film 202. Next, an organic-containing silicon dioxide film 204 (second insulating film), containing an organic component in silicon 25 dioxide, is formed to be 50 nm thick, for example, on the fir-

st organic film 203. Then, a second organic film 205 (third insulating film), mainly composed of an organic component, is formed to be 400 nm thick, for example, on the organic-containing silicon dioxide film 204. And a titanium nitride film 206 is formed to be 50 nm thick, for example, on the second organic film 205.

The first and second organic films 203 and 205 may be deposited by any arbitrary technique. For example, these films 203 and 205 may be deposited by a plasma CVD process using a reactive gas mainly composed of perfluorodecalin. Also, hydrocarbon films or fluorine-containing hydrocarbon films, formed by plasma CVD, coating or thermal CVD, may be used as the first and second organic films 203 and 205.

Similarly, the organic-containing silicon dioxide film

204 may also be deposited by any arbitrary technique. For
instance, the film 204 may be deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane.

It should be noted that a thin film showing high etch selectivity with respect to the first and second organic films 203 and 205 and the organic-containing silicon dioxide film 204, i.e., a film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 206.

Next, as shown in Figure 9(b), a first resist pattern 25 207, having openings for forming wiring grooves, is formed by

lithography on the titanium nitride film 206. Thereafter, the titanium nitride film 206 is dry-etched using the first resist pattern 207 as a mask, thereby forming a mask pattern 208 out of the titanium nitride film 206 as shown in Figure 9(c).

Subsequently, a second resist pattern 209, having openings for forming contact holes, is formed by lithography on the second organic film 205 without removing the first resist pattern 207. Then, the second organic film 205 is dry-etched, thereby forming a patterned second organic film 205A having the openings for forming contact holes as shown in Figure 10(a). In this case, since the second organic film 205 and the first and second resist patterns 207 and 209 are all mainly composed of organic components, the second organic film 205 is etched at a rate substantially equal to that of the first and second organic film 205 is dry-etched, the first and second resist patterns 207 and 209. Accordingly, when the second organic film 205 is dry-etched, the first and second resist patterns 207 and 209 are also removed simultaneously.

If the second resist pattern 209 may have been misaligned with the first resist pattern 207, then the first resist pattern 207 and the mask pattern 208 should be dryetched using the second resist pattern 209 as a mask. In
this manner, parts of the first resist pattern 207, not overlapping with the second resist pattern 209, are removed and
the openings of the mask pattern 208 are expanded to be equal
to or larger than the openings for forming wiring grooves and



contact holes as described in the first embodiment.

Then, the organic-containing silicon dioxide film 204 is dry-etched using the patterned second organic film 205A as a mask, thereby forming a patterned organic-containing silicon dioxide film 204A having the openings for forming contact holes as shown in Figure 10(b). Next, the patterned second organic film 205A is dry-etched using the mask pattern 208 as a mask, thereby forming the wiring grooves 211 in the patterned second organic film 205A as shown in Figure 10(c). At the same time, the first organic film 203 is also dry-etched using the patterned organic-containing silicon dioxide film 204A as a mask, thereby forming a patterned first organic film 203A having the contact holes 210 as also shown in Figure 10(c).

Subsequently, the silicon nitride film 202 is dry-etched using the patterned organic-containing silicon dioxide film 204A as a mask, thereby forming a patterned silicon nitride film 202A and exposing the first metal interconnects 201 within the contact holes 210 as shown in Figure 11(a).

Then, the patterned first and second organic films 203A and 205A are subjected to plasma processing using ammonium gas. As a result, as shown in Figure 11(b), an adhesion layer 212, including amino and amide groups, is deposited on the wall faces of the patterned first organic film 203A exposed inside the contact holes 210 and on the wall faces of

the patterned second organic film 205A exposed inside the wiring grooves 211. Thereafter, a metal film 213 is deposited over the entire surface of the substrate to completely fill in the contact holes 210 and the wiring grooves 211. In this embodiment, the metal film 213 may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film 213 may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed.

Finally, as shown in Figure 11(c), respective portions of the metal film 213 and the mask pattern 208, which are deposited on the patterned second organic film 205A, are removed by a CMP technique, for example. As a result, second metal interconnects 214 and contacts 215 are formed out of the metal film 213.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 214 through the same process steps as those described above.

20

EMBODIMENT 3

Next, an exemplary method for forming an interconnection structure according to the third embodiment of the present invention will be described with reference to Figures 12(a) through 12(c), Figures 13(a) through 13(c) and Figures 14(a)

41 42

through 14(c).

First, as shown in Figure 12(a), a silicon nitride film 302 is formed over first metal interconnects 301 formed on a semiconductor substrate 300. The silicon nitride film 302 is 5 formed to be 50 nm thick, for example, and to protect the first metal interconnects 301 during a subsequent etching process step. Thereafter, a first organic-containing silicon dioxide film 303 (first insulating film), containing an organic component in silicon dioxide, is formed to be $1\mu m$ thick, 10 for example, on the silicon nitride film 302. Next, a lowdielectric-constant SOG film 304 (second insulating film), having a siloxane skeleton, is deposited to be 400 nm thick, for example, on the first organic-containing silicon dioxide film 303. Then, a second organic-containing silicon dioxide film 305 (third insulating film), containing an organic component in silicon dioxide, is formed to be 50 nm thick, for example, on the low-dielectric-constant SOG film 304. titanium nitride film 306 is formed to be 50 nm thick, for example, on the second organic-containing silicon dioxide film 305.

The first and second organic-containing silicon dioxide films 303 and 305 may be deposited by any arbitrary technique. For example, these films 303 and 305 may be deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane. Also, an HSQ film may be used as the low-

dielectric-constant SOG film 304 with a siloxane skeleton.

It should be noted that a thin film showing high etch selectivity with respect to the first and second organiccontaining silicon dioxide films 303 and 305 and the low-5 dielectric-constant SOG film 304, i.e., a film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 306.

Next, as shown in Figure 12(b), a first resist pattern 307, having openings for forming wiring grooves, is formed by 10 lithography on the titanium nitride film 306. Thereafter, the titanium nitride film 306 is dry-etched using the first resist pattern 307 as a mask, thereby forming a mask pattern 308 out of the titanium nitride film 306 as shown in Figure 12(c).

Subsequently, as shown in Figure 13(a), the first resist pattern 307 is removed and then a second resist pattern 309, having openings for forming contact holes, is formed on the second organic-containing silicon dioxide film 305. Then, the second organic-containing silicon dioxide film 305, the lowdielectric-constant SOG film 304 and the first organic-20 containing silicon dioxide film 303 are sequentially dryetched using the second resist pattern 309 as a mask. result, a patterned second organic-containing silicon dioxide film 305A, a patterned low-dielectric-constant SOG film 304A and a patterned first organic-containing silicon dioxide film 303A having contact holes 310 are formed as shown in Figure

13(b).

Next, as shown in Figure 13(c), the second resist pattern 309 is removed and the patterned second organic-containing silicon dioxide film ${f 305A}$ is dry-etched using the mask pattern 308 as a mask, thereby forming openings for forming wiring grooves in the patterned second organic-containing silicon dioxide film 305A. Thereafter, the patterned low-dielectricconstant SOG film 304A is dry-etched using the mask pattern 308 and the patterned second organic-containing silicon dioxide film 305A having the openings for wiring grooves as a mask, thereby forming the wiring grooves 311. In forming the wiring grooves 311, by selecting such etching conditions that the first organic-containing silicon dioxide film 303A is etched at a rate sufficiently lower than that of the low-dielectricconstant SOG film 304A, sufficient selectivity can be secured for the patterned first organic-containing silicon dioxide Accordingly, the depth of the wiring grooves 311 can be determined univalently at the sum of the thicknesses of the second organic-containing silicon dioxide film 305 and the low-dielectric-constant SOG film 304.

If the second resist pattern 309 may have been misaligned with the first resist pattern 307, the mask pattern 308 should be dry-etched using the second resist pattern 309 as a mask before the second organic-containing silicon dioxide film 305 is dry-etched using the second resist pattern



15

That is to say, if the mask pattern 308 is 309 as a mask. partially exposed inside the openings of the second resist pattern 309 for forming contact holes because of the misalignment of the second resist pattern 309 with the first resist pattern 307, then the mask pattern 308 is dry-etched using the second resist pattern 309 as a mask. In this manner, the openings of the mask pattern 308 are expanded to include the openings for forming wiring grooves and contact holes.

Subsequently, the silicon nitride film 302 is dry-etched using the patterned first organic-containing silicon dioxide film 303A as a mask, thereby forming a patterned silicon nitride film 302A and exposing the first metal interconnects 301 within the contact holes 310 as shown in Figure 14(a).

Then, as shown in Figure 14(b), an adhesion layer 312, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 310 and the wiring grooves 311. Thereafter, a metal film 313 is deposited over the entire surface of the substrate to completely fill in 20 the contact holes 310 and the wiring grooves 311. In this embodiment, the metal film 313 may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film 313 may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed.

Finally, as shown in Figure 14(c), respective portions of the adhesion layer 312, the metal film 313 and the mask pattern 308, which are deposited on the patterned second organic-containing silicon dioxide film 305A, are removed by a CMP technique, for example. As a result, second metal interconnects 314 and contacts 315, connecting the first and second metal interconnects 301 and 314, are formed out of the metal film 313.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 314 through the same process steps as those described above.

In the third embodiment, while the first resist pattern 307 is ashed and removed with oxygen plasma, the low-dielectric-constant SOG film 304 is not exposed to the oxygen plasma, because the second organic-containing silicon dioxide film 305 exists on the low-dielectric-constant SOG film 304.

Also, in this embodiment, after the second organiccontaining silicon dioxide film 305, the low-dielectricconstant SOG film 304 and the first organic-containing silicon dioxide film 303 have been sequentially dry-etched using
the second resist pattern 309 as a mask, the second resist
pattern 309 is ashed and removed with oxygen plasma. Accordingly, the regions of the patterned low-dielectric-constant
SOG film 304A, which are exposed inside the openings for form-

ing contact holes, are exposed to oxygen plasma and damaged. However, the damaged layer, formed in the patterned low-dielectric-constant SOG film 304A, can be removed when the wiring grooves 311 are formed in the patterned low-dielectric-constant SOG film 304A, and does not have harmful effects on subsequent process steps.

Accordingly, the low-dielectric-constant SOG film 304 may be made of a material degradable with oxygen plasma. For example, in general, if an HSQ film is exposed to oxygen plasma, the Si-H bonds thereof are oxidized and the content of water and the relative dielectric constant thereof both increase to deteriorate the reliability and performance of the device. However, according to the third embodiment, the patterned low-dielectric-constant SOG film 304A, in which the wiring grooves 311 have already been formed, is not affected by oxygen plasma. Thus, even if an HSQ film is used as an interlevel insulating film, the deterioration in reliability and performance of the device can be avoided.

20 MODIFIED EXAMPLE OF EMBODIMENT 3

Next, an exemplary method for forming an interconnection structure according to a modified example of the third embodiment of the present invention will be described with reference to Figures 15(a) through 15(c), Figures 16(a) through 16(c) and Figures 17(a) through 17(c).



First, as shown in Figure 15(a), a silicon nitride film 352 is formed over first metal interconnects 351 formed on a semiconductor substrate 350. The silicon nitride film 352 is formed to be 50 nm thick, for example, and to protect the first metal interconnects 351 during a subsequent etching process step. Thereafter, a first silicon dioxide film 353 (first insulating film) is formed to be 1 \mu m thick, for example, on the silicon nitride film 352. Next, an organic film 354 (second insulating film) is deposited to be 400 nm thick, for example, on the first silicon dioxide film 353. Then, a second silicon dioxide film 355 (third insulating film) is formed to be 50 nm thick, for example, on the organic film 354. And a titanium nitride film 356 is formed to be 50 nm thick, for example, on the second silicon dioxide film 355.

The first and second silicon dioxide films 353 and 355 may be deposited by any arbitrary technique. For example, these films 353 and 355 may be deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane.

It should be noted that a thin film showing high etch selectivity with respect to the first and second silicon dioxide films 353 and 355 and the organic film 354, i.e., a film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 356.

Next, as shown in Figure 15(b), a first resist pattern 25 357, having openings for forming wiring grooves, is formed by

lithography on the titanium nitride film 356. Thereafter, the titanium nitride film 356 is dry-etched using the first resist pattern 357 as a mask, thereby forming a mask pattern 358 out of the titanium nitride film 356 as shown in Figure 15(c).

Subsequently, as shown in Figure 16(a), the first resist pattern 357 is removed and then a second resist pattern 359, having openings for forming contact holes, is formed on the second silicon dioxide film 355. Then, the second silicon dioxide film 355 and the organic film 354 are sequentially dryetched using the second resist pattern 359 as a mask, thereby forming a patterned second silicon dioxide film 355A and a patterned organic film 354A having openings 360 for forming contact holes as shown in Figure 16(b). In this case, the second resist pattern 359 is removed during the step of etching the organic film 354.

Next, as shown in Figure 16(c), the first silicon dioxide film 353 is dry-etched using the patterned second silicon dioxide film 355A and the patterned organic film 354A as a mask, thereby forming a patterned first silicon dioxide film 353A having contact holes 361. In this etching process step, the mask pattern 358 is transferred to the patterned second silicon dioxide film 355A. Accordingly, openings for forming wiring grooves are formed in the patterned second silicon dioxide film 355A.

Thereafter, as shown in Figure 16(d), the patterned or-

ganic film 354A is dry-etched using the mask pattern 358 and the patterned second silicon dioxide film 355A having the openings for forming wiring grooves as a mask, thereby forming the wiring grooves 362. In forming the wiring grooves 362, by selecting such etching conditions that the first silicon dioxide film 353A is etched at a rate sufficiently lower than that of the organic film 354A, sufficient selectivity can be secured for the patterned first silicon dioxide film 353A. Accordingly, the depth of the wiring grooves 362 can be determined univalently at the sum of the thicknesses of the second silicon dioxide film 355 and the organic film 354.

If the second resist pattern 359 may have been misaligned with the first resist pattern 357, then the mask pattern 358 should be dry-etched using the second resist pattern 359 as a mask before the second silicon dioxide film 355 is dry-etched using the second resist pattern 359 as a mask. That is to say, if the mask pattern 358 is partially exposed inside the openings of the second resist pattern 359 for forming contact holes because of the misalignment of the second resist pattern 359 with the first resist pattern 357, then the mask pattern 358 is dry-etched using the second resist pattern 359 as a mask. In this manner, the openings of the mask pattern 358 are expanded to include the openings for forming wiring grooves and contact holes.

Subsequently, the silicon nitride film 352 is dry-etched

25

using the patterned first silicon dioxide film 353A as a mask, thereby forming a patterned silicon nitride film 352A and exposing the first metal interconnects 351 within the contact holes 361 as shown in Figure 17(a).

Then, as shown in Figure 17(b), an adhesion layer 363, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 361 and the wiring grooves 362. Thereafter, a metal film 364 is deposited over the entire surface of the substrate to completely fill in 10 the contact holes 361 and the wiring grooves 362. In this embodiment, the metal film 364 may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film 364 may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed.

Finally, as shown in Figure 17(c), respective portions of the adhesion layer 363, the metal film 364 and the mask pattern 358, which are deposited on the patterned second silicon dioxide film 355A, are removed by a CMP technique, for example. As a result, second metal interconnects 365 and contacts 366, connecting the first and second metal interconnects 351 and 365, are formed out of the metal film 364.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 365

through the same process steps as those described above.

In this modified example of the third embodiment, while the first resist pattern 357 is ashed and removed by oxygen plasma, the organic film 354 is not exposed to the oxygen plasma, because the second silicon dioxide film 355 exists on the organic film 354.

Also, in this example, the second resist pattern 359 is removed while the second silicon dioxide film 355 and the organic film 354 are dry-etched using the second resist pattern 359 as a mask. Accordingly, since there is no need to ash and remove the second resist pattern 359 with oxygen plasma, the organic film 354 is not exposed to oxygen plasma.

EMBODIMENT 4

Next, an exemplary method for forming an interconnection structure according to the fourth embodiment of the present invention will be described with reference to Figures 18(a) through 18(c), Figures 19(a) through 19(c) and Figures 20(a) through 20(c).

First, as shown in Figure 18(a), a silicon nitride film
402 is formed over first metal interconnects 401 formed on a
semiconductor substrate 400. The silicon nitride film 402 is
formed to be 50 nm thick, for example, and to protect the
first metal interconnects 401 during a subsequent etching
process step. Thereafter, a first low-dielectric-constant

skeleton, is formed to be 1 μ m thick, for example, on the silicon nitride film 402. Next, an organic-containing silicon dioxide film 404 (second insulating film), containing an organic component in silicon dioxide, is deposited to be 50 nm thick, for example, on the first low-dielectric-constant SOG film 403. Then, a second low-dielectric-constant SOG film 405 (third insulating film), having a siloxane skeleton, is formed to be 400 nm thick, for example, on the organic-containing silicon dioxide film 404. And a titanium nitride film 406 is formed to be 50 nm thick, for example, on the second low-dielectric-constant SOG film 405.

The first and second low-dielectric-constant SOG films 403 and 405 may be HSQ films, for example. The organic-containing silicon dioxide film 404 may be deposited by any arbitrary technique. For example, the film 404 may be deposited by a CVD process using a reactive gas mainly composed of phenyltrimethoxy silane. Then, an organic-containing silicon dioxide film 404, having a structure in which a phenyl group bonded to a silicon atom is introduced into silicon dioxide, can be obtained.

It should be noted that a thin film showing high etch selectivity with respect to the first and second low-dielectric-constant SOG films 403 and 405 and the organic-containing silicon dioxide film 404, i.e., a film etched at a

sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 406.

Next, as shown in Figure 18(b), a first resist pattern 407, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 406. Thereafter, the titanium nitride film 406 is dry-etched using the first resist pattern 407 as a mask, thereby forming a mask pattern 408 out of the titanium nitride film 406 as shown in Figure 18(c).

Subsequently, a second resist pattern 409, having openings for forming contact holes, is formed by lithography on the second low-dielectric-constant SOG film 405 without removing the first resist pattern 407. Then, the second low-dielectric-constant SOG film 405 and the organic-containing silicon dioxide film 404 are sequentially dry-etched using the second resist pattern 409 as a mask, thereby forming a patterned second low-dielectric-constant SOG film 405A and a patterned organic-containing silicon dioxide film 404A as shown in Figure 19(a).

Next, the first and second resist patterns 407 and 409

20 are ashed and removed with oxygen plasma. As a result, a damaged layer 410 is unintentionally formed in respective portions of the patterned second low-dielectric-constant SOG film

405A and the first low-dielectric-constant SOG film 403, which are exposed inside the openings for forming contact holes, as

25 shown in Figure 19(b).

film 405A is dry-etched using the mask pattern 408 as a mask, thereby forming wiring grooves 412 in the patterned second low-dielectric-constant SOG film 405A as shown in Figure 19(c).

5 At the same time, the first low-dielectric-constant SOG film 403 is dry-etched using the patterned organic-containing silicon dioxide film 404A as a mask, thereby forming a patterned first low-dielectric-constant SOG film 403A having contact holes 411 as shown in Figure 19(c). By performing this dry-etching process step, the damaged layer 410 can be removed from the patterned second low-dielectric-constant SOG film 403.

Subsequently, the silicon nitride film 402 is dry-etched using the patterned organic-containing silicon dioxide film 404A as a mask, thereby forming a patterned silicon nitride film 402A and exposing the first metal interconnects 401 within the contact holes 411 as shown in Figure 20(a).

Then, as shown in Figure 20(b), an adhesion layer 413, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 411 and the wiring grooves 412. Thereafter, a metal film 414 is deposited over the entire surface of the substrate to completely fill in the contact holes 411 and the wiring grooves 412. In this embodiment, the metal film 414 may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel,

20

cobalt, tungsten, or an alloy thereof may be used. Also, the metal film 414 may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed.

Finally, as shown in Figure 20(c), respective portions of the adhesion layer 413, the metal film 414 and the mask pattern 408, which are deposited on the patterned second low-dielectric-constant SOG film 405A, are removed by a CMP technique, for example. As a result, second metal interconnects 415 and contacts 416, connecting the first and second metal interconnects 401 and 415, are formed out of the metal film 414.

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 415 through the same process steps as those described above.

In the fourth embodiment, while the first and second resist patterns 407 and 409 are ashed and removed with oxygen plasma, a damaged layer 410 is formed in the first low-dielectric-constant SOG film 403 and the patterned second low-dielectric-constant SOG film 405A. But the damaged layer 410 can be removed while the contact holes 411 and the wiring grooves 412 are formed.

Accordingly, the first and second low-dielectric-constant SOG films 403 and 405 may be made of a material degradable with oxygen plasma. For example, in general, if an

HSQ film is exposed to oxygen plasma, Si-H bonds thereof are oxidized and the content of water and the relative dielectric constant thereof both increase to deteriorate the reliability and performance of the device. However, according to the fourth embodiment, the patterned first low-dielectric-constant SOG film 403A, in which the contact holes 411 have already been formed, and the patterned second low-dielectric-constant SOG film 405A, in which the wiring grooves 412 have already been formed, are not affected by oxygen plasma any more. Thus, even if an HSQ film is used as an interlevel insulating film, the deterioration in reliability and performance of the device can be avoided.

EMBODIMENT 5

Next, an exemplary method for forming an interconnection structure according to the fifth embodiment of the present invention will be described with reference to Figures 21(a) through 21(c), Figures 22(a) through 22(c) and Figures 23(a) through 23(d).

First, as shown in Figure 21(a), a silicon nitride film 502 is formed over first metal interconnects 501 formed on a semiconductor substrate 500. The silicon nitride film 502 is formed to be 50 nm thick, for example, and to protect the first metal interconnects 501 during a subsequent etching process step. Thereafter, a first organic film 503 (first

insulating film), mainly composed of an organic component, is deposited to be 400 nm thick, for example, on the silicon nitride film 502. Then, a first silicon dioxide film 504 (second insulating film) is deposited to be 100 nm thick, for example, on the first organic film 503. Subsequently, a second organic film 505 (third insulating film), mainly composed of an organic component, is deposited to be 300 nm thick, for example, on the first silicon dioxide film 504. Next, a second silicon dioxide film 506 (fourth insulating film) is deposited to be 200 nm thick, for example, on the second organic film 505. And a titanium nitride film 507 (thin film) is deposited to be 50 nm thick, for example, on the second silicon dioxide film 506.

The first and second organic films 503 and 505 may be deposited by any arbitrary technique. For example, these films 503 and 505 may be deposited by a plasma CVD process using a reactive gas mainly composed of perfluorodecalin. Also, hydrocarbon films or fluorine-containing hydrocarbon films, formed by plasma CVD, coating or thermal CVD, may be 20 used as the first and second organic films 503 and 505. More specifically, the organic films 503 and 505 may be made of polytetrafluoroethylene, oxygen-containing polytetrafluoroethylene, polyimide fluoride or polyaryl ether.

The first and second silicon dioxide films 504 and 506 25 may also be deposited by any arbitrary technique. For exam-

ple, these films **504** and **506** may be deposited by a plasma CVD process.

It should be noted that a thin film showing high etch selectivity with respect to the first and second organic films 503 and 505 and the first and second silicon dioxide films 504 and 506, i.e., a thin film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 507.

Next, as shown in Figure 21(b), a first resist pattern 508, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 507. Thereafter, the titanium nitride film 507 is dry-etched using the first resist pattern 508 as a mask, thereby forming a mask pattern 509, having openings for forming wiring grooves, out of the titanium nitride film 507 as shown in Figure 21(c).

Subsequently, as shown in Figure 22(a), the first resist pattern 508 is removed by oxygen plasma, for example. In this case, even if the first resist pattern 508 is ashed and removed using oxygen plasma, the quality of the second organic film 505 does not degrade, because the second silicon dioxide film 506 exists on the second organic film 505 mainly composed of an organic component.

Then, as shown in Figure 22(b), a second resist pattern 510, having openings for forming contact holes, is formed by lithography on the mask pattern 509. Thereafter, the second



silicon dioxide film 506 is dry-etched using the second resist pattern 510 and the mask pattern 509 as a mask, thereby forming a patterned second silicon dioxide film 506A having openings for forming contact holes as shown in Figure 22(c).

Next, the second organic film 505 is dry-etched using the patterned second silicon dioxide film 506A as a mask, thereby forming a patterned second organic film 505A having openings for forming contact holes as shown in Figure 23(a). In this case, the second organic film 505 and the second resist pattern 510 are both mainly composed of organic components, the second organic film 505 is etched at a substantially equal rate to that of the second resist pattern 510. Thus, when the second organic film 505 is dry-etched, the second resist pattern 510 is also removed simultaneously. The patterned second silicon dioxide film 506A functions as an etch stopper during dry-etching the second resist pattern 510.


It should be noted that part of the second resist pattern 510 may be left in the process step of dry-etching the second organic film 505. This is because the residual second resist pattern 510 can be removed during a subsequent process step of dry-etching the first organic film 503 (see Figure 23(c)).

Thereafter, the patterned second silicon dioxide film 506A and the first silicon dioxide film 504 are dry-etched using the mask pattern 509 and the patterned second organic film

505A as respective masks, thereby forming a patterned second silicon dioxide film 506B having openings for forming wiring grooves and a patterned first silicon dioxide film 504A having openings for forming contact holes as shown in Figure 23(b).

Then, the patterned second organic film 505A and the first organic film 503 are dry-etched using the mask pattern 509 and the patterned first silicon dioxide film 504A as respective masks, thereby forming a patterned second organic film 505B having wiring grooves 511 and a patterned first organic film 503A having contact holes 512 as shown in Figure 23(c).

Subsequently, the silicon nitride film 502 is dry-etched using the patterned first silicon dioxide film 504A as a mask, thereby forming a patterned silicon nitride film 502A (see Figure 23(d)) and exposing the first metal interconnects 501 within the contact holes 512. Then, although not shown, an adhesion layer, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 512 and the wiring grooves 511 as in the first embodi-Thereafter, a metal film is deposited over the entire ment. surface of the substrate to completely fill in the contact holes 512 and the wiring grooves 511. In this embodiment, the metal film may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film may be deposited by any arbitrary technique. For instance, plating,



CVD or sputtering may be employed. Finally, respective portions of the adhesion layer, the metal film and the mask pattern 509, which are deposited on the patterned second silicon dioxide film 506B, are removed by a CMP technique, for exam-As a result, second metal interconnects 513 and contacts 514, connecting- the first and second metal interconnects 501 and 513 together, are formed as shown in Figure 23(d).

It should be noted that a multilevel interconnection 10 structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 513 through the same process steps as those described above.

In the fifth embodiment, while the first resist pattern 508 is being removed by oxygen plasma, for example, the qual-15 ity of the second organic film 505 does not degrade. This is because the second silicon dioxide film 506 exists on the second organic film 505, which is likely to be damaged by oxygen plasma.

Also, in this embodiment, the first silicon dioxide film 20 504 functions as an etch stopper during dry-etching the second organic film 505. Accordingly, it is possible to prevent the quality of the first organic film 503 from being degraded.

MODIFIED EXAMPLE OF EMBODIMENT 5

Next, a method for forming an interconnection structure 25

according to a modified example of the fifth embodiment will be described with reference to Figures 24(a) through 24(c), Figures 25(a) through 25(c), Figures 26(a) through 26(d), Figures 27(a) and 27(b), Figures 28(a) and 28(b) and Figures 29(a) and 29(b).

First, as shown in Figure 24(a), a silicon nitride film 552 is formed over first metal interconnects 551 formed on a semiconductor substrate 550. The silicon nitride film 552 is formed to be 50 nm thick, for example, and to protect the first metal interconnects 551 during a subsequent etching Thereafter, a first organic film 553 (first process step. insulating film), mainly composed of an organic component, is deposited to be 400 nm thick, for example, on the silicon nitride film 552. Then, a first silicon dioxide film 554 (second insulating film) is formed to be 100 nm thick, for example, on the first organic film 553. Subsequently, a second organic film 555 (third insulating film), mainly composed of an organic component, is deposited to be 300 nm thick, for example, on the first silicon dioxide film 554. Next, a second silicon 20 dioxide film 556 (fourth insulating film) is deposited to be 200 nm thick, for example, on the second organic film 555. And a titanium nitride film 557 is deposited to be 50 nm thick, for example, on the second silicon dioxide film 556.

The first and second organic films **553** and **555** and the first and second silicon dioxide films **554** and **566** may be de-

posited by any arbitrary technique as in the fifth embodiment. Also, a thin film showing high etch selectivity with respect to the first and second organic films 553 and 555 and the first and second silicon dioxide films 554 and 556 may be used instead of the titanium nitride film 557.

Next, as shown in Figure 24(b), a first resist pattern 558, having openings for forming wiring grooves, is formed on the titanium nitride film 557. Thereafter, the titanium nitride film 557 is dry-etched using the first resist pattern 558 as a mask, thereby forming a mask pattern 559, having openings for forming wiring grooves, out of the titanium nitride film 557 as shown in Figure 24(c).

Subsequently, as shown in Figures 25(a) and 27(a), the first resist pattern 558 is removed. Then, a second resist pattern 560, having openings for forming contact holes, is formed on the mask pattern 559 as shown in Figure 25(b). in this modified example of the fifth embodiment, the sizes of the openings of the second resist pattern 560 for forming contact holes are set larger than designed sizes of the contact holes in respective directions vertical and parallel to wiring grooves for forming second metal interconnects. The reason thereof will be described later.

Then, the second silicon dioxide film **556** is dry-etched using the second resist pattern **560** and the mask pattern **559** as a mask, thereby forming a patterned second silicon dioxide



20

25

film 556A having openings for forming contact holes as shown in Figures 25(c) and 27(b).

As described above, the sizes of the openings of the second resist pattern 560 for forming contact holes are set larger than designed sizes of the contact holes in respective directions vertical and parallel to wiring grooves for forming second metal interconnects. Accordingly, even if the openings of the second resist pattern 560 for forming contact holes have misaligned with the openings of the mask pattern 559 for forming wiring grooves, the openings of the patterned second silicon dioxide film 556A for forming contact holes can be formed to be self-aligned with the openings of the mask pattern 559 for forming wiring grooves. This is because the openings of the patterned second silicon dioxide film 556A for forming contact holes are formed in respective regions where the openings of the second resist pattern 560 for forming contact holes overlap with corresponding openings of the mask pattern 559 for forming wiring grooves.

In addition, the size of the openings of the second resist pattern 560 for forming contact holes is also extended in the direction parallel to the wiring grooves for forming second metal interconnects. Thus, the contact area between contacts 564 to be formed later and second metal interconnects 563 (see Figure 26(d)) expands. As a result, the contacts 564 can connect the first and second metal interconnects 551 and



563 together with a lot more certainty.

Next, the second organic film 555 is dry-etched using the patterned second silicon dioxide film 556A as a mask, thereby forming a patterned second organic film 555A having openings for forming contact holes as shown in Figures 26(a) and 28(a). In this case, the second organic film 555 and the second resist pattern 560 are both mainly composed of organic compofilm 555 is etched at the second organic nents, substantially equal rate to that of the second resist pattern Thus, when the second organic film 555 is dry-etched, 10 **560**. the second resist pattern 560 is also removed simultaneously. It should be noted that part of the second resist pattern 560 may be left in the process step of dry-etching the second organic film 555. This is because the residual second resist pattern 560 can be removed during a subsequent process step 15 of dry-etching the first organic film 553 (see Figure 26(c)).

Thereafter, the patterned second silicon dioxide film 556A and the first silicon dioxide film 554 are dry-etched using the mask pattern 559 and the patterned second organic film 555A as respective masks, thereby forming a patterned second silicon dioxide film 556B having wiring grooves and a patterned ed first silicon dioxide film 554A having openings for forming contact holes as shown in Figures 26(b) and 28(b).

Then, the patterned second organic film **555A** is dryetched using the mask pattern **559** and the patterned second silicon dioxide film 556B as a mask, and the first organic film 553 is dry-etched using the patterned first silicon dioxide film 554A as a mask, thereby forming a patterned second organic film 555B having wiring grooves 561 and a patterned first organic film 553A having contact holes 562 as shown in Figures 26(c) and 29(a).

Subsequently, the silicon nitride film 552 is dry-etched using the patterned first silicon dioxide film 554A as a mask, thereby forming a patterned silicon nitride film 552A (see 10 Figure 26(d)) having contact holes, and exposing the first metal interconnects 551 within the contact holes 562. although not shown, an adhesion layer, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 562 and the wiring grooves 15 **561** as in the first embodiment. Thereafter, a metal film is deposited over the entire surface of the substrate to completely fill in the contact holes 562 and the wiring grooves 561. Finally, respective portions of the adhesion layer, the metal film and the mask pattern 559, which are deposited on 20 the patterned second silicon dioxide film 556B, are removed by a CMP technique, for example. As a result, second metal interconnects 563 and contacts 564, connecting the first and second metal interconnects 551 and 563 together, are formed as shown in Figures 26(d) and 29(b).

25 It should be noted that a multilevel interconnection



20

structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 563 through the same process steps as those described above.

According to this modified example of the fifth embodiment, the sizes of the openings of the second resist pattern 560 for forming contact holes are set larger than designed sizes of the contact holes in respective directions vertical and parallel to the wiring grooves for forming the second metal interconnects. Thus, even if the openings of the second 10 resist pattern 560 for forming contact holes have misaligned with the openings of the mask pattern 559 for forming wiring grooves, the openings of the patterned second silicon dioxide film 556A for forming contact holes can be formed to be selfaligned with the openings of the mask pattern 559 for forming wiring grooves. This is because the openings of the patterned second silicon dioxide film 556A for forming contact holes are formed in respective regions where the openings of the second resist pattern 560 for forming contact holes overlap with corresponding openings of the mask pattern 559 for forming wiring grooves. Accordingly, the connection between the contacts 564 and the second metal interconnects 563 is ensured.

In addition, the size of the openings of the second resist pattern 560 for forming contact holes is also extended in the direction parallel to the wiring grooves for forming the second metal interconnects. Thus, the contact area between

contacts 564 and the second metal interconnects 563 expands. As a result, the contacts 564 can connect the first and second metal interconnects 551 and 563 together with a lot more certainty.

Figure 36 illustrates a positional relationship between the openings of the mask pattern 559 for forming wiring grooves and those of the second resist pattern 560 for forming contact holes in this modified example of the fifth embodiment. As shown in Figure 36, the size of the openings of the 10 second resist pattern 560 for forming contact holes are larger than the designed size.

Figure 37(a) illustrates respective positional relationships between the mask pattern 559 and the second resist pattern 560 and between a first metal interconnect 551 and a contact 564 in this modified example of the fifth embodiment. Specifically, the upper part of Figure 37(a) illustrates a positional relationship between an opening of the mask pattern 559 for forming a wiring groove and an associated opening of the second resist pattern 560 for forming a contact The middle part of Figure 37(a) illustrates the cross section of the upper part taken along the line A-A. And the lower part of Figure 37(a) illustrates a positional relationship between a first metal interconnect 551 and an associated contact 564. Figure 37(b) illustrates respective positional 25 relationships between the mask pattern 509 and the second resist pattern 510 and between a first metal interconnect 501 and a contact 514 in the fifth embodiment. Specifically, the upper part of Figure 37(b) illustrates a positional relationship between an opening of the mask pattern 509 for forming a wiring groove and an associated opening of the second resist pattern 510 for forming a contact hole. The middle part of Figure 37(b) illustrates the cross section of the upper part taken along the line B-B. And the lower part of Figure 37(b) illustrates a positional relationship between a first metal interconnect 501 and an associated contact 514.

Setting the size of an opening of the second resist pattern 510 for forming a contact hole at the designed size thereof as in the fifth embodiment, if the opening of the second resist pattern 510 for forming a contact hole has misaligned with an associated opening of the mask pattern 509 for forming a wiring groove, then the contact area (indicated by hatching) between the contact 514 and the first metal interconnect 501 greatly decreases as can be seen from Figure 37(b). In contrast, setting the size of an opening of the second resist pattern 560 for forming a contact hole larger than the designed size thereof as in this modified example of the fifth embodiment, even if the opening of the second resist pattern 560 for forming a contact hole has misaligned with an associated opening of the mask pattern 559 for forming a wiring groove, the contact area (indicated by hatching) between

the contact **564** and the first metal interconnect **551** does not decrease so much as can be seen from Figure **37(a)**.

EMBODIMENT 6

Next, an exemplary method for forming an interconnection structure according to the sixth embodiment of the present invention will be described with reference to Figures 30(a) through 30(c), Figures 31(a) through 31(c) and Figures 32(a) through 32(c).

First, as shown in Figure 30(a), a silicon nitride film 602 is formed over first metal interconnects 601 formed on a semiconductor substrate 600. The silicon nitride film 602 is formed to be 50 nm thick, for example, and to protect the first metal interconnects 601 during a subsequent etching process step. Thereafter, a first organic film 603 (first insulating film), mainly composed of an organic component, is deposited to be 400 nm thick, for example, on the silicon nitride film 602. Then, a silicon dioxide film 604 (second insulating film) is deposited to be 100 nm thick, for example, 20 on the first organic film 603. Subsequently, a second organic film 605 (third insulating film), mainly composed of an organic component, is deposited to be 300 nm thick, for example, on the silicon dioxide film 604. And a titanium nitride film 606 (thin film) is deposited to be 50 nm thick, for example, on the second organic film 605.

71-77

The first and second organic films 603 and 605 may be deposited by any arbitrary technique. For example, these films 603 and 605 may be deposited by a plasma CVD process using a reactive gas mainly composed of perfluorodecalin.

5 Also, hydrocarbon films or fluorine-containing hydrocarbon films, formed by plasma CVD, coating or thermal CVD, may be used as the first and second organic films 603 and 605. More specifically, the organic films 603 and 605 may be made of polytetrafluoroethylene, oxygen-containing polytetrafluoroethylene, polyimide fluoride or polyaryl ether.

The silicon dioxide film 604 may also be deposited by any arbitrary technique. For example, the film 604 may be deposited by a plasma CVD process.

It should be noted that a thin film showing high etch selectivity with respect to the first and second organic films 603 and 605 and the silicon dioxide film 604, i.e., a thin film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 606.

Next, as shown in Figure 30(b), a first resist pattern 607, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 606. Thereafter, the titanium nitride film 606 is dry-etched using the first resist pattern 607 as a mask, thereby forming a mask pattern 608, having openings for forming wiring grooves, out of the titani-

um nitride film 606 as shown in Figure 30(c).

Subsequently, as shown in Figure 31(a), the first resist pattern 607 is removed using an organic parting agent, for ex-In such a case, since the second organic film 605 is not exposed to oxygen plasma, the quality of the second organic film 605 does not degrade.

Then, as shown in Figure 31(b), a second resist pattern 609, having openings for forming contact holes, is formed by lithography on the mask pattern 608. Then, the second organic 10 film 605 is dry-etched using the second resist pattern 609 and the mask pattern 608 as a mask, thereby forming a patterned second organic film 605A having openings for forming contact holes as shown in Figure 31(c). In this case, the second organic film 605 and the second resist pattern 609 are both 15 mainly composed of organic components, the second organic film 605 is etched at a substantially equal rate to that of the second resist pattern 609. Thus, when the second organic film 605 is dry-etched, the second resist pattern 609 is also removed simultaneously.

It should be noted that part of the second resist pattern 609 may be left in the process step of dry-etching the second organic film 605. This is because the residual second resist pattern 609 can be removed during a subsequent process step of dry-etching the first organic film 603 (see Figure 25 **32(b))**.

Thereafter, the silicon dioxide film 604 is dry-etched using the patterned second organic film 605A as a mask, thereby forming a patterned silicon dioxide film 604A having openings for forming contact holes as shown in Figure 32(a).

5 Then, the patterned second organic film 605A and the first organic film 603 are dry-etched using the mask pattern 608 and the patterned silicon dioxide film 604A as respective masks, thereby forming a patterned second organic film 605B having wiring grooves 610 and a patterned first organic film 603A having contact holes 611 as shown in Figure 32(b).

Subsequently, the patterned silicon dioxide film 604A and the silicon nitride film 602 are dry-etched using the mask pattern 608 and the patterned first organic film 603A as respective masks, thereby forming a patterned silicon dioxide film 604B having wiring grooves (see Figure 32(c)) and a patterned silicon nitride film 602A having the contact holes (see Figure 32(c)), and exposing the first metal interconnects 601 within the contact holes 611. Then, although not shown, an adhesion layer, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 611 and the wiring grooves 610 as in the first embodi-Thereafter, a metal film is deposited over the entire surface of the substrate to completely fill in the contact holes 611 and the wiring grooves 610. In this embodiment, the metal film may be made of any arbitrary metal. For example,

copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed. Finally, respective portions 5 of the adhesion layer, the metal film and the mask pattern 608, which are deposited on the patterned second organic film 605B, are removed by a CMP technique, for example. sult, second metal interconnects 612 and contacts 613, connecting the first and second metal interconnects 601 and 612 10 together, are formed as shown in Figure 32(c).

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 612 through the same process steps as those described above.

In the sixth embodiment, a patterned second organic film 605B, having wiring grooves 610, and a patterned first organic film 603A, having contact holes 611, are formed by a single dry-etching process using the mask pattern 608, having the openings for forming wiring grooves, and the patterned silicon 20 dioxide film 604A as respective masks. That is to say, the wiring grooves 610 and the contact holes 611 can be formed during the same etching process step. Accordingly, a dual damascene structure can be formed with the increase in number of process steps suppressed.

Also, in the sixth embodiment, since the first resist 25

pattern 607 is removed by an organic parting agent, for example, the quality of the second organic film 605 does not degrade.

Furthermore, in this embodiment, the silicon dioxide

film 604 functions as an etch stopper during dry-etching the second organic film 605. Accordingly, it is possible to prevent the quality of the first organic film 603 from being degraded.

10 MODIFIED EXAMPLE OF EMBODIMENT 6

Next, a method for forming an interconnection structure according to a modified example of the sixth embodiment will be described with reference to Figures 33(a) through 33(c), Figures 34(a) through 34(c) and Figures 35(a) through 35(c).

First, as shown in Figure 33(a), a silicon nitride film
652 is formed over first metal interconnects 651 formed on a
semiconductor substrate 650. The silicon nitride film 652 is
formed to be 50 nm thick, for example, and to protect the
first metal interconnects 651 during a subsequent etching
process step. Thereafter, a first organic film 653 (first
insulating film), mainly composed of an organic component, is
deposited to be 400 nm thick, for example, on the silicon nitride film 652. Then, a silicon dioxide film 654 (second insulating film) is deposited to be 100 nm thick, for example,
on the first organic film 653. Subsequently, a second organic

film 655 (third insulating film), mainly composed of an organic component, is deposited to be 300 nm thick, for example, on the silicon dioxide film 654. And a titanium nitride film 656 (thin film) is deposited to be 50 nm thick, for example, on the second organic film 655.

The first and second organic films 653 and 655 may be deposited by any arbitrary technique. For example, these films 653 and 655 may be deposited by a plasma CVD process using a reactive gas mainly composed of perfluorodecalin.

10 Also, hydrocarbon films or fluorine-containing hydrocarbon films, formed by plasma CVD, coating or thermal CVD, may be used as the first and second organic films 653 and 655. More specifically, the organic films 653 and 655 may be made of polytetrafluoroethylene, oxygen-containing polytetrafluoroethylene, polyimide fluoride or polyaryl ether.

The silicon dioxide film 654 may also be deposited by any arbitrary technique. For example, the film 654 may be deposited by a plasma CVD process.

It should be noted that a thin film showing high etch selectivity with respect to the first and second organic films 653 and 655 and the silicon dioxide film 654, i.e., a thin film etched at a sufficiently low rate (e.g., silicon nitride film), may be used instead of the titanium nitride film 656.

Next, as shown in Figure 33(b), a first resist pattern

657, having openings for forming wiring grooves, is formed by lithography on the titanium nitride film 656. Thereafter, the titanium nitride film 656 is dry-etched using the first resist pattern 657 as a mask, thereby forming a mask pattern 658, 5 having openings for forming wiring grooves, out of the titanium nitride film 656 as shown in Figure 33(c).

Subsequently, as shown in Figure 34(a), the first resist pattern 657 is removed by an organic parting agent, for example. In such a case, since the second organic film 655 is not 10 exposed to oxygen plasma, the quality of the second organic film 655 does not degrade.

Then, as shown in Figure 34(b), a second resist pattern 659, having openings for forming contact holes, is formed by lithography on the mask pattern 658. In this modified example 15 of the sixth embodiment, the sizes of the openings of the second resist pattern 659 for forming contact holes are set larger than designed sizes of the contact holes in respective directions vertical and parallel to the wiring grooves for forming second metal interconnects. The reason thereof will be described later.

Next, the second organic film 655 is dry-etched using the second resist pattern 659 and the mask pattern 658 as a mask, thereby forming a patterned second organic film 655A having openings for forming contact holes as shown in Figure 34(c). In this case, the second organic film 655 and the second re-

20

sist pattern 659 are both mainly composed of organic components, the second organic film 655 is etched at a substantially equal rate to that of the second resist pattern 659. Thus, when the second organic film 655 is dry-etched, the second resist pattern 659 is also removed simultaneously. It should be noted that part of the second resist pattern 659 may be left in the process step of dry-etching the second organic film 655. This is because the residual second resist pattern 659 can be removed during a subsequent process step of dry-etching the first organic film 653 (see Figure 35(b)).

Thereafter, the silicon dioxide film 654 is dry-etched using the patterned second organic film 655A as a mask, thereby forming a patterned second silicon dioxide film 654A having openings for forming contact holes as shown in Figure 35(a).

Then, the patterned second organic film 655A and the first organic film 653 are dry-etched using the mask pattern 658 and the patterned silicon dioxide film 654A as respective masks, thereby forming a patterned second organic film 655B having wiring grooves 660 and a patterned first organic film 653A having contact holes 661 as shown in Figure 35(b).

Subsequently, the patterned silicon dioxide film 654A and the silicon nitride film 652 are dry-etched using the mask pattern 658 and the patterned first organic film 653A as respective masks, thereby forming a patterned silicon dioxide film 654B having wiring grooves (see Figure 35(c)) and a pat-

terned silicon nitride film 652A having the contact holes (see Figure 35(c)), and exposing the first metal interconnects 651 within the contact holes 661. Then, although not shown, an adhesion layer, made of titanium nitride, is deposited to be 50 nm thick, for example, on the wall faces of the contact holes 661 and the wiring grooves 660 as in the first embodi-Thereafter, a metal film is deposited over the entire surface of the substrate to completely fill in the contact holes 661 and the wiring grooves 660. In this embodiment, the 10 metal film may be made of any arbitrary metal. For example, copper, aluminum, gold, silver, nickel, cobalt, tungsten, or an alloy thereof may be used. Also, the metal film may be deposited by any arbitrary technique. For instance, plating, CVD or sputtering may be employed. Finally, respective portions 15 of the adhesion layer, the metal film and the mask pattern 658, which are deposited on the patterned second organic film 655B, are removed by a CMP technique, for example. sult, second metal interconnects 662 and contacts 663, connecting the first and second metal interconnects 651 and 662 together, are formed as shown in Figure 35(c).

It should be noted that a multilevel interconnection structure may be formed by forming respective films, interconnects and contacts on the second metal interconnects 662 through the same process steps as those described above.

In this modified example of the sixth embodiment, the

25

sizes of the openings of the second resist pattern 659 for forming contact holes are set larger than designed sizes of the contact holes in respective directions vertical and parallel to the wiring grooves for forming the second metal inter-5 connects. Accordingly, even if the openings of the second resist pattern 659 for forming contact holes have misaligned with the openings of the mask pattern 658 for forming wiring grooves, the openings of the patterned second organic film 655A for forming contact holes can be formed to be self-10 aligned with the openings of the mask pattern 658 for forming wiring grooves. This is because the openings of the patterned second organic film 655A for forming contact holes are formed in respective regions where the openings of the second resist pattern 659 for forming contact holes overlap with corresponding openings of the mask pattern 658 for forming wiring grooves. Accordingly, the connection between the contacts 663 and the second metal interconnects 662 is ensured.

In addition, the size of the openings of the second resist pattern 659 for forming contact holes is also extended in the direction parallel to the wiring grooves for forming second metal interconnects. Thus, the contact area between the contacts 663 and the second metal interconnects 662 expands. As a result, the contacts 663 can connect the first and second metal interconnects 651 and 662 together with a lot more certainty.

WHAT IS CLAIMED IS:

- 1. A method for forming an interconnection structure, comprising the steps of:
- a) forming a first insulating film over lower-level metal interconnects;
- b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film;
- c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film;
 - d) forming a thin film over the third insulating film;
- e) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves;
- f) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves;
- g) forming a second resist pattern on the third insulating film, the second resist pattern having openings for forming contact holes;
- h) dry-etching the third insulating film under such conditions that the third insulating film and the first and second resist patterns are etched at a relatively high rate and that the second insulating film is etched at a relatively low



rate, thereby patterning the third insulating film to have the openings for forming contact holes and removing the first and second resist patterns either entirely or partially with respective lower parts thereof left;

- i) dry-etching the second insulating film using the patterned third insulating film as a mask under such conditions that the second insulating film is etched at a relatively high rate and that the first and third insulating films are etched at a relatively low rate, thereby patterning the second insulating film to have the openings for forming contact holes;
- j) dry-etching the third and first insulating films using the mask pattern and the patterned second insulating film as respective masks under such conditions that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, thereby forming wiring grooves and contact holes in the third and first insulating films, respectively; and
- k) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upper-level metal interconnects together.
- 2. The method of Claim 1, further comprising the step of forming a metal adhesion layer over part of the third insulat-



ing film exposed inside the wiring grooves and part of the first insulating film exposed inside the contact holes between the steps j) and k).

- 3. The method of Claim 1, wherein the third insulating film is mainly composed of an organic component.
- 4. The method of Claim 3, wherein the step c) includes forming the third insulating film by a CVD process using a reactive gas containing perfluorodecalin.
- 5. The method of Claim 3, wherein the first insulating film is mainly composed of an organic component.
- 6. The method of Claim 5, further comprising the step of forming an adhesion layer over part of the third insulating film exposed inside the wiring grooves and part of the first insulating film exposed inside the contact holes by a plasma process using a reactive gas containing nitrogen between the steps j) and k).
- 7. The method of Claim 3, wherein the step a) includes forming the first insulating film by a CVD process using a reactive gas containing perfluorodecalin.
- A method for forming an interconnection structure, comprising the steps of:
- a) forming a first insulating film over lower-level metal interconnects;
- b) forming a second insulating film, having a different composition than that of the first insulating film, over the

first insulating film;

- c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film;
 - d) forming a thin film over the third insulating film;
- e) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves;
- f) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves;
- g) forming a second resist pattern on the third insulating film, the second resist pattern having openings for forming contact holes;
- h) dry-etching the third insulating film using the first and second resist patterns as a mask under such conditions that the third insulating film is etched at a relatively high rate and that the second insulating film and the first and second resist patterns are etched at a relatively low rate, thereby patterning the third insulating film to have the openings for forming contact holes;
- i) dry-etching the second insulating film using the first and second resist patterns as a mask under such conditions that the second insulating film is etched at a relatively high rate and that the first and third insulating films and



the first and second resist patterns are etched at a relatively low rate, thereby patterning the second insulating film to have the openings for forming contact holes;

- j) removing the first and second resist patterns;
- k) dry-etching the third and first insulating films using the mask pattern and the patterned second insulating film as respective masks under such conditions that the first and third insulating films are etched at a relatively high rate and that the mask pattern and the second insulating film are etched at a relatively low rate, thereby forming wiring grooves and contact holes in the third and first insulating films, respectively; and
- l) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upper-level metal interconnects together.
- 9. The method of Claim 8, wherein the third insulating film is a low-dielectric-constant SOG film with a siloxane skeleton.
- 10. A method for forming an interconnection structure, comprising the steps of:
- a) forming a first insulating film over lower-level metal interconnects;
- b) forming a second insulating film, having a different composition than that of the first insulating film, over the

first insulating film;

- c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film;
- d) forming a fourth insulating film, having a different composition than that of the third insulating film, over the third insulating film;
 - e) forming a thin film over the fourth insulating film;
- f) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves;
- g) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves;
- h) removing the first resist pattern and then forming a second resist pattern on the fourth insulating film and the mask pattern, the second resist pattern having openings for forming contact holes;
- i) dry-etching the fourth insulating film using the second resist pattern and the mask pattern as a mask, thereby patterning the fourth insulating film to have the openings for forming contact holes;
- j) dry-etching the third insulating film using the patterned fourth insulating film as a mask, thereby patterning the third insulating film to have the openings for forming



contact holes;

- k) dry-etching the patterned fourth insulating film and the second insulating film using the mask pattern and the patterned third insulating film as respective masks, thereby forming wiring grooves in the patterned fourth insulating film and patterning the second insulating film to have the openings for forming contact holes;
- 1) dry-etching the patterned third insulating film and the first insulating film using the mask pattern and the patterned second insulating film as respective masks, thereby forming the wiring grooves and the contact holes in the patterned third insulating film and the first insulating film, respectively; and
- m) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upper-level metal interconnects together.
- 11. The method of Claim 10, wherein at least one of the first and third insulating films is mainly composed of an organic component.
- 12. The method of Claim 10, wherein a size of the openings of the second resist pattern for forming contact holes is larger than a designed size of the contact holes in a direction vertical to a direction in which the upper-level metal interconnects extend.

- 13. A method for forming an interconnection structure, comprising the steps of:
- a) forming a first insulating film over lower-level metal interconnects;
- b) forming a second insulating film, having a different composition than that of the first insulating film, over the first insulating film;
- c) forming a third insulating film, having a different composition than that of the second insulating film, over the second insulating film;
 - d) forming a thin film over the third insulating film;
- e) forming a first resist pattern on the thin film, the first resist pattern having openings for forming wiring grooves;
- f) etching the thin film using the first resist pattern as a mask, thereby forming a mask pattern out of the thin film to have the openings for forming wiring grooves;
- g) removing the first resist pattern and then forming a second resist pattern on the third insulating film and the mask pattern, the second resist pattern having openings for forming contact holes;
- h) dry-etching the third insulating film using the second resist pattern and the mask pattern as a mask, thereby patterning the third insulating film to have the openings for forming contact holes;



- i) dry-etching the second insulating film using the patterned third insulating film as a mask, thereby patterning the second insulating film to have the openings for forming contact holes;
- j) dry-etching the patterned third insulating film and the first insulating film using the mask pattern and the patterned second insulating film as respective masks, thereby forming wiring grooves and contact holes in the patterned third insulating film and the first insulating film, respectively; and
- k) filling in the wiring grooves and the contact holes with a metal film, thereby forming upper-level metal interconnects and contacts connecting the lower- and upper-level metal interconnects together.
- 14. The method of Claim 13, wherein at least one of the first and third insulating films is mainly composed of an organic component.
- 15. The method of Claim 13, wherein a size of the openings of the second resist pattern for forming contact holes is larger than a designed size of the contact holes in a direction vertical to a direction in which the upper-level metal interconnects extend.

ABSTRACT OF THE DISCLOSURE

In a method for forming an interconnection structure, first, second and third insulating films and a thin film are sequentially formed over lower-level metal interconnects. 5 Then, the thin film is masked with a first resist pattern and etched to form a mask pattern with openings for intercon-Next, the third insulating film is masked with a second resist pattern and dry-etched such that the third insulating film and the first and second resist patterns are 10 etched at a high rate and that the second insulating film is etched at a low rate to form openings for contact holes in the third insulating film and remove the first and second resist patterns. Then, the second insulating film is masked with the third insulating film and dry-etched such that the 15 second insulating film is etched at a high rate and that the first and third insulating films are etched at a low rate to form the openings for contact holes in the second insulating Then, the third and first insulating films are masked with the mask pattern and the second insulating film, respectively, and dry-etched such that the first and third insulating films are etched at a high rate and that the mask pattern and the second insulating film are etched at a low rate to form wiring grooves and contact holes in the third and first insulating films, respectively. Finally, upper-level metal interconnects and contacts are formed.

PRINT OF DRAWINGS




Fig. 1(a)




Fig. 1(b)





Fig. 1(c)



では、東京の関係を持ちられる。 のでは、これでは、10mmのでは、10

Fig. 2(a)








Fig. 2(b)







いき 中華の日本語の日本語の























Fig. 5(a)




Fig. 5(b)







Fig. 5(c)












Fig. 7(a)




Fig. 7(b)









Fig. 7(c)












105A

104A

103A

102A

101 100



112-

Fig. 9(a)




Fig. 9(b)




Fig. 9(c)




Fig. 10(a)









Fig. 10(b)
















Fig. 12(a)




Fig. 12(b)









Fig. 12(c)














Fig. 15(a)




Fig. 15(b)





Fig. 15(c)







Fig. 17(b)






Fig. 18(a)




Fig. 18(b)




Fig. 18(c)




Fig. 19 (a)

Fig. 19 (a)

407

408

405A


404A


404

401

400


Fig. 19(b)





412 405A 404A 404A 403A 402A 401 400

Fig. 20(b)






Fig. 21(a)




Fig. 21(b)




Fig. 21(c)




Fig. 22(a)

Fig. 22(b)




Fig. 22(c)




Fig. 23(a)




Fig. 23(b)




Fig. 23(c)




Fig. 23(d)




Fig. 24(a)




Fig. 24(b)




Fig. 24(c)




Fig. 25(a)




Fig. 25(b)




Fig. 25(c)




Fig. 26(a)




Fig. 26(b)




Fig. 26(c)






Fig. 26(d)








Fig. 27(b)




Fig. 28(a)







Fig. 28(b)







· 安全教育 · 安全的 · 安全

Fig. 30(a)




Fig. 30(b)






Fig. 30(c)








Fig. 31(b)









Fig. 31(c)























Fig. 33(b)




Fig. 33(c)




Fig. 34(a)




Fig. 34(b)








Fig. 34(c)




























さいというと 安全を選挙を選びる なるないないのかい








Fig. 1(b)









Fig. 1(c)


















シ語のは複数的にいいかと答うでは、主要者的な語彙を確認を確認をある。これにはいいでは数では、ようにいいです。

からないできるというとないなどないないない

106 104 103 Fig. 4(a) 102 101 100






Fig. 5(a)




Fig. 5(b)







Fig. 5(c)










Fig. 7(a)




Fig. 7(b)







Fig. 7(c)












Fig. 9(a)




Fig. 9(b)






Fig. 9(c)








Fig. 10(b)







Fig. 10(c)










Fig. 12(a)




Fig. 12(b)






Fig. 12(c)








Fig. 13(b)









Fig. 13(c)














Fig. 15(b)






Fig. 15(c)



359 358 355 354 Fig. 16(a) 353 352 351 350 358 355A 360 354A 353 352 351 350 Fig. 16(b) 358 355A 354A 361 353A Fig. 16(c) 352 351 350 358 355A 362 354A 361-353A Fig. 16(d) 352 351 350






Fig. 17(b)




Fig. 17(c)




Fig. 18(a)




Fig. 18(b)




Fig. 18(c)











Fig. 19(a)




















Fig. 21(a)




Fig. 21(b)




Fig. 21(c)




Fig. 22(a)

Fig. 22(b)




Fig. 22(c)




Fig. 23(a)




Fig. 23(b)




Fig. 23(c)




Fig. 23(d)




Fig. 24(a)




Fig. 24(b)





Fig. 24(c)



<u>FILL</u>

Fig. 25(a)

Fig. 25(b)









Fig. 25(c)























Fig. 27(a)








Fig. 27(b)























Fig. 30(b)





Fig. 30(c)



第7章 対策等のでき、対策のいる政策に対策をおけれている。

Fig. 31(a)




Fig. 31(b)









Fig. 31(c)




















Fig. 33(b)




Fig. 33(c)




Fig. 34(a)




Fig. 34(b)




Fig. 34(c)




Fig. 35(a)




Fig. 35(b)




Fig. 35(c)






Fig. 36





APPROVED	0.G. FIG. 3 b	
BY		SUBCLASS
DRAFTSMAN	438	700

09/2743/14

6197696

Fig. 1(a)




Fig. 1(b)





Fig. 1(c)






Fig. 2(a)








Fig. 2(b)






APPROVED	U.G. FIG. 36		
BY	CLASS	SUBCLASS	
CRAFTSMAN	438	700	










Fig. 4(a)

106 105 104 103 102 101 100

Fig. 4(b)





Fig. 4(c)






Fig. 5(a)




Fig. 5(b)









Fig. 5(c)














Fig. 7(a)

Fig. 7(b)








Fig. 7(c)









AFFACVED	O.G. FIG. 3b		
BY	CLASS	SUBCLASS	
DRAFTSMAN	438	700	

Fig. 9(a)




Fig. 9(b)





Fig. 9(c)






Fig. 10(a)

208 205A 204 203 202 201 200

Fig. 10(b)





Fig. 10 (c) 211 205A 204A 203A 202 201 200






Fig. 12(a)




Fig. 12(b)









Fig. 12(c)

















Fig. 15(a)

Fig. 15(b)








Fig. 15(c)










BY CLASS SUBCLASS SUBCLASS SUBCLASS












Fig. 18(a)




Fig. 18(b)




Fig. 18(c)








Fig. 19(a)


409 407 408 405A 404A 403 402 401 400


Fig. 19(b)





	SPAOVED.	O.G. FIG. 36					
	EOA	CL	ASS	St	BC	LASS	Section 5
ï	CHAFTSMAN	니	36	Surperson .	η.	00	Carper .





OSETHIAL OSEIGS

Fig. 21(a)




Fig. 21(b)




Fig. 21(c)






Fig. 22(a)

Fig. 22(b)







Fig. 22(c)










Fig. 24(a)

Fig. 24(b)




Fig. 24(c)




Fig. 25(a)

Fig. 25(b)






Fig. 25(c)



DGETHILL BBEEF






Fig. 27(a)





Fig. 27(b)






Fig. 28(a)








Fig. 28(b)












Fig. 30(a)




Fig. 30(b)




Fig. 30(c)






Fig. 31(a)




Fig. 31(b)





Fig. 31(c)









Fig. 32(a)







CLASS | SUBCLASE

Fig. 33(a)




Fig. 33(b)





Fig. 33(c)






Fig. 34(a)




Fig. 34(b)




Fig. 34(c)










Fig. 35(a)















Fig. 36







DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

ATTORNEY DOCKET NO.

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named below) of the invention entitled: <u>METHOD FOR FORMING INTERCONNECTION STRUCTURE</u>, the specification of which is attached hereto unless the following box is checked:

[]	The specification was filed on and was assigned Serial No	
	and was amended on	(if known)
	and was amended on	(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof, or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months prior to this application, and that no application for patent or inventor's certificate on this invention has been filed in any country foreign to the United States of America prior to this application by me or my legal representatives or assigns, except as follows:

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and checked at right:

Prior Foreign Application(s) (Country) (Month/Day/Year Filed)			Priority Claimed Yes No		
10-079371	Japan	03/26/1998		X	
			· · · · · · · · · · · · · · · · · · ·	<u> </u>	

All foreign applications, if any, for any Patent or Inventor's Certificate filed more than 12 months prior to the filing date of this application:

Country	Application No.	Date of Filing (Month/Day/Year)

I hereby claim the benefit under Title 35, United States Code, §119(e) or §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

 Application Serial No.	Piling Date	Status: patented, pending, abandoned

I hereby appoint the following attorneys to prosecute this application and/or any international application and to transact all business in the Patent and Trademark Office connected therewith:

Daniel W. Sixbey, (Reg. No. 20,932)
Charles M. Leedom, Jr. (Reg. No. 26,477)
David S. Safran (Reg. No. 27,997)
Donald R. Studebaker (Reg. No. 32,815)
Tim L. Brackett (Reg. No. 36,092)
Frank P. Presta (Reg. No. 19,828)
Robert M. Schulman (Reg. No. 31,196)
Lawrence D. Eisen (Reg. No. 41,009)
Marc S. Kaufman (Reg. No. 35,212)

Stuart J. Friedman (Reg. No. 24,312) Gerald J. Ferguson, Jr. (Reg. No. 23,016) Thomas W. Cole (Reg. No. 28,290) Jeffrey L. Costellia (Reg. No. 35,483) Eric J. Robinson (Reg. No. 38,285) Joseph S. Presta (Reg. No. 35,329) Thomas M. Blasey (Reg. No. 33,475) Daniel S. Song (Reg. No. 43,143)

Send Correspondence to:

Gerald J. Ferguson, Jr.

SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, P.C. 8180 Greensboro Drive, Suite 800

McLean, Virginia 22102 Telephone: (703) 790-9110

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

The undersigned hereby authorize any U.S. attorney or agent named herein to accept and follow instructions from <u>MAEDA PATENT OFFICE</u> as to any action to be taken in the Patent and Trademark Office regarding this application without direct communication between the U.S. attorney or agent and the undersigned. In the event of a change in the persons from whom instructions may be taken, the U.S. attorneys or agents named herein will be so notified by the undersigned.

FULL NAME OF SOLE OR FIRST INVENTOR NOBUO AOI	INVENTOR'S SIGNATURE QUE	DATE March 19, '99		
RESIDENCE (City, State & Country) Hyogo, Japan		CITIZENSHIP Japan		
POST OFFICE ADDRESS (Complete Address including City, State & Country) 1-41-403, Taisha-cho, Nishinomiya-shi, Hyogo 662-0867, Japan				

Application Assignment Record

According to the application transmittal letter, an assignment recording ownership was filed with this application; however, a copy of this record was not located in the original file history record obtained from the United States Patent and Trademark Office. Upon your request, we will attempt to obtain the assignment documents from the Assignment Recordation Branch of of the United States Patent and Trademark Office or from a related application case (if applicable). Please note that additional charges will apply for this service.

This page is not part of the official USPTO record. It has been determined that content identified on this document is missing from the original file history record.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on June 23, 1999

ampbel

Docket No.: 0819-226

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re PATENT application of Nobuo AOI Serial No. 09/274,114 Art Unit 1763 PECEIVED Filed: March 23, 1999 1 1999 JUL For: METHOD FOR FORMING INTERCONNECTION STRUCTURE) June 23, 1999 GROUP 1700

TRANSMITTAL OF CERTIFIED PRIORITY DOCUMENT

Honorable Assistant Commissioner for Patents

Washington, D. C. 20231

Sir:

At the time of filing the above-referenced application, a right of priority under 35 USC 119 was claimed in view of Application No. 10-079371, filed March 26, 1998 in Japan.

Submitted herewith is the certified copy of the priority document to perfect the claim for priority.

Acknowledgment is respectfully requested.

Respectfully submitted,

Registration No. 38,285


SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, P.C.

8180 Greensboro Drive, Suite 800

McLean, Virginia 22102

(703) 790-9110

F:\DATA\WP2\CCAMP\0819\226PDOC



本国特許庁

PATENT OFFICE JAPANESE GOVERNMENT

別紙添付の曹類に記載されている事項は下記の出願書類に記載されている事項と同一であることを証明する。

This is to certify that the annexed is a true copy of the following application as filed with this Office.

出 願 年 月 日 Date of Application:

1998年 3月26日

出 願 番 号 Application Number:

平成10年特許願第079371号

出 願 人 Applicant (s):

松下電器産業株式会社

1999年 4月 9日

特許庁長官 Commissioner, Patent Office 作从此建善

出証番号 出証特平11-3021681

特平10-079371

【書類名】

特許願

【整理番号】

7411290311

【提出日】

平成10年 3月26日

【あて先】

特許庁長官 殿

【国際特許分類】

H01L 21/316

【発明の名称】

配線構造体の形成方法

【請求項の数】

. 9

【発明者】

【住所又は居所】 大阪府門真市大字門真1006番地 松下電器産業株式

会社内

【氏名】

青井 信雄

【特許出願人】

【識別番号】

000005821

【氏名又は名称】 松下電器産業株式会社

【代理人】

【識別番号】

100077931

【弁理士】

【氏名又は名称】 前田 弘

【選任した代理人】

【識別番号】 100094134

【弁理士】

【氏名又は名称】 小山 廣毅

【選任した代理人】

【識別番号】 100107445

【弁理士】

【氏名又は名称】 小根田 一郎

【手数料の表示】

【予納台帳番号】

014409

【納付金額】

21,000円

出証特平11-3021681

【提出物件の目録】

【物件名】 明細書

【物件名】 図面 1

【物件名】 要約書 1

【包括委任状番号】 9601026 【プルーフの要否】 要 【書類名】 明細書

【発明の名称】 配線構造体の形成方法

【特許請求の範囲】

【請求項1】 下層の金属配線の上に第1の絶縁膜を形成する第1の工程と、 前記第1の絶縁膜の上に該第1の絶縁膜と組成が異なる第2の絶縁膜を形成す る第2の工程と、

前記第2の絶縁膜の上に該第2の絶縁膜と組成が異なる第3の絶縁膜を形成する第3の工程と、

前記第3の絶縁膜の上に導電性膜を形成する第4の工程と、

前記導電性膜の上に、配線形成用開口部を有する第1のレジストパターンを形成する第5の工程と、

前記導電性膜に対して前記第1のレジストパターンをマスクとしてエッチング を行なって、前記導電性膜からなり配線形成用開口部を有するマスクパターンを 形成する第6の工程と、

前記第3の絶縁膜の上に、コンタクトホール形成用開口部を有する第2のレジストパターンを形成する第7の工程と、

前記第3の絶縁膜、第1のレジストパターン及び第2のレジストパターンに対するエッチングレートが高い一方、前記第2の絶縁膜に対するエッチングレートが低いエッチング条件で、前記第3の絶縁膜に対してドライエッチングを行なうことにより、前記第3の絶縁膜を該第3の絶縁膜にコンタクトホール形成用開口部が形成されるようにパターン化すると共に、前記第1のレジストパターン及び第2のレジストパターンを全面的に又は下部を残して除去する第8の工程と、

前記第2の絶縁膜に対するエッチングレートが高い一方、前記第1の絶縁膜及び第3の絶縁膜に対するエッチングレートが低いエッチング条件で、前記第2の 絶縁膜に対してパターン化された前記第3の絶縁膜をマスクとしてドライエッチ ングを行なうことにより、前記第2の絶縁膜を該第2の絶縁膜にコンタクトホー ル形成用開口部が形成されるようにパターン化する第9の工程と、

前記第1の絶縁膜及び第3の絶縁膜に対するエッチングレートが高い一方、前 記マスクパターン及び第2の絶縁膜に対するエッチングレートが低いエッチング 条件で、前記第3の絶縁膜に対して前記マスクパターンをマスクとしてドライエッチングを行なうと共に前記第1の絶縁膜に対してパターン化された前記第2の 絶縁膜をマスクとしてドライエッチングを行なうことにより、前記第3の絶縁膜 に配線溝を形成すると共に前記第1の絶縁膜にコンタクトホールを形成する第1 0の工程と、

前記配線溝及びコンタクトホールに金属膜を充填することにより、上層の金属 配線及び前記下層の金属配線と前記上層の金属配線とを接続するコンタクトを形 成する第11の工程とを備えていることを特徴とする配線構造体の形成方法。

【請求項2】 前記第10の工程と前記第11の工程との間に、前記第3の絶縁膜における前記配線溝に露出している部分及び前記第1の絶縁膜における前記コンタクトホールに露出している部分に金属膜からなる密着層を形成する工程をさらに備えていることを特徴とする請求項1に記載の配線構造体の形成方法。

【請求項3】 前記第3の絶縁膜は有機成分を主成分とすることを特徴とする 請求項1に記載の配線構造体の形成方法。

【請求項4】 前配第3の工程は、パーフルオロデカリンを含む反応性ガスを 用いるCVD法により前記第3の絶縁膜を形成する工程を含むことを特徴とする 請求項3に記載の配線構造体の形成方法。

【請求項5】 前記第1の絶縁膜は有機成分を主成分とすることを特徴とする 請求項3に記載の配線構造体の形成方法。

【請求項6】 前記第10の工程と前記第11の工程との間に、前記第3の絶縁膜における前記配線溝に露出している部分及び前記第1の絶縁膜における前記コンタクトホールに露出している部分に、窒素を含有する反応性ガスを用いるプラズマ処理によって密着層を形成する工程をさらに備えていることを特徴とする請求項5に記載の配線構造体の形成方法。

【請求項7】 前記第1の工程は、パーフルオロデカリンを含む反応性ガスを用いるCVD法により前記第3の絶縁膜を形成する工程を含むことを特徴とする請求項3に記載の配線構造体の形成方法。

【請求項8】 下層の金属配線の上に第1の絶縁膜を形成する第1の工程と、 前記第1の絶縁膜の上に該第1の絶縁膜と組成が異なる第2の絶縁膜を形成す る第2の工程と、

前記第2の絶縁膜の上に該第2の絶縁膜と組成が異なる第3の絶縁膜を形成する第3の工程と、

前記第3の絶縁膜の上に導電性膜を形成する第4の工程と、

前記導電性膜の上に、配線形成用開口部を有する第1のレジストパターンを形成する第5の工程と、

前記導電性膜に対して前記第1のレジストパターンをマスクとしてエッチング を行なって、前記導電性膜からなり配線形成用開口部を有するマスクパターンを 形成する第6の工程と、

前記第3の絶縁膜の上に、コンタクトホール形成用開口部を有する第2のレジストパターンを形成する第7の工程と、

前記第3の絶縁膜に対するエッチングレートが高い一方、前記第2の絶縁膜、第1のレジストパターン及び第2のレジストパターンに対するエッチングレートが低いエッチング条件で、前記第3の絶縁膜に対して前記第1のレジストパターン及び第2のレジストパターンをマスクとしてドライエッチングを行なうことにより、前記第3の絶縁膜を該第3の絶縁膜にコンタクトホール形成用開口部が形成されるようにパターン化する第8の工程と、

前記第2の絶縁膜に対するエッチングレートが高い一方、前記第1の絶縁膜、第3の絶縁膜、第1のレジストパターン及び第2のレジストパターンに対するエッチングレートが低いエッチング条件で、前記第2の絶縁膜に対して前記第1のレジストパターン及び第2のレジストパターンをマスクとしてドライエッチングを行なうことにより、前記第2の絶縁膜を該第2の絶縁膜にコンタクトホール形成用開口部が形成されるようにパターン化する第9の工程と、

前記第1のレジストパターン及び第2のレジストパターンを除去する第10の 工程と、

前記第1の絶縁膜及び第3の絶縁膜に対するエッチングレートが高い一方、前 記マスクパターン及び第2の絶縁膜に対するエッチングレートが低いエッチング 条件で、前記第3の絶縁膜に対して前記マスクパターンをマスクとしてドライエ ッチングを行なうと共に前記第1の絶縁膜に対してパターン化された前記第2の 絶縁膜をマスクとしてドライエッチングを行なうことにより、前記第3の絶縁膜 に配線溝を形成すると共に前記第1の絶縁膜にコンタクトホールを形成する第1 1の工程と、

前記配線溝及びコンタクトホールに金属膜を充填することにより、上層の金属 配線及び前記下層の金属配線と前記上層の金属配線とを接続するコンタクトを形 成する第12の工程とを備えていることを特徴とする配線構造体の形成方法。

【請求項9】 前記第3の絶縁膜は、シロキサン骨格を有する低誘電率SOG 膜であることを特徴とする請求項8に記載の配線構造体の形成方法。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】

本発明は半導体集積回路装置における配線構造体の形成方法に関する。

[0002]

【従来の技術】

半導体集積回路の高集積化の進展に伴い、金属配線同士の間の寄生容量である 配線間容量の増加に起因する配線遅延時間の増大が半導体集積回路の高性能化の 妨げとなっている。配線遅延時間は金属配線の抵抗と配線間容量との積に比例す るいわゆるRC遅延と言われるものである。

[0003]

従って、配線遅延時間を低減するためには、金属配線の抵抗を小さくするか又 は配線間容量を小さくすることが必要である。

[0004]

そこで、配線抵抗を小さくために、配線材料としてアルミ系合金に代えて銅を 用いる半導体集積回路装置がIBM社やモトローラ社から報告されている。銅材料はアルミ系合金材料の3分の2程度の比抵抗を有しているため、配線材料として銅材料を用いると、アルミ系合金材料を用いる場合に比べて、単純に計算すると配線遅延時間が3分の2に減少するので、1.5倍の高速化を実現することができる。 [0005]

しかしながら、半導体集積回路の高集積化がさらに進展すると、銅からなる金 属配線を用いる場合でも、配線遅延時間の増大によって、高速化が限界に達する と懸念されている。また、配線材料としての銅は、金又は銀についで比抵抗が小 さいので、銅からなる金属配線に代えて金又は銀からなる金属配線を用いても、 配線抵抗の低減は僅かなものである。

[0006]

このため、半導体集積回路の高集積化のためには、配線抵抗の低減と共に配線間容量の低減が重要になっており、配線間容量の低減のためには、層間絶縁膜の比誘電率を小さくすることが必要である。従来、層間絶縁膜としては、シリコン酸化膜が用いられているが、シリコン酸化膜の比誘電率は4~4.5程度であって、より高集積化された半導体集積回路における層間絶縁膜には採用し難いという問題がある。

[0007]

そこで、比誘電率がシリコン酸化膜よりも小さい層間絶縁膜として、フッ素添加シリコン酸化膜、低誘電率SOG膜及び有機高分子膜が提案されている。

[0008]

【発明が解決しようとする課題】

ところで、フッ素添加シリコン酸化膜の比誘電率は3.3~3.7であって、従来のシリコン酸化膜に比べて2割程度小さいが、フッ素添加シリコン酸化膜は、吸湿性が高いので大気中の水分を吸収しやすい。このため、フッ素添加シリコン酸化膜が水分を吸収して、比誘電率の高いSiOHが膜中に取り込まれるので、フッ素添加シリコン酸化膜の比誘電率が増加したり、熱処理工程においてSiOHが反応してH2Oガスを放出したりするという問題、及びフッ素添加シリコン酸化膜中に遊離しているフッ素が熱処理工程において表面に偏析し、偏析したフッ素が密着層としてのTiN膜のTi等と反応して剥がれやすいTiF膜を形成するという問題等があり、フッ素添加シリコン酸化膜は実用上の課題が多い。

[0009]

低誘電率SOG膜としては、HSQ(Hydrogen silsesquioxane: Si原子と

、O原子と、O原子の数の3分の2の数のH原子とからなる構造体)膜が検討されているが、HSQ膜は、従来のシリコン酸化膜に比べて、水分放出量が多いので加工性が悪いという問題がある。HSQ膜は加工性が悪いためHSQ膜に埋め込み配線を形成することは困難であるから、HSQ膜に金属配線を形成する場合には金属膜がパターン化されてなる金属配線を用いる必要がある。

[0010]

また、HSQ膜は金属配線との密着性が低いので、金属配線との密着性を確保するために金属配線との間に密着層としてのCVD酸化膜を形成する必要がある。ところが、金属配線の上にCVD酸化膜を形成すると、金属配線間に比誘電率の大きいCVD酸化膜が存在するため、実質的な配線間容量はHSQ膜とCVD酸化膜とから構成される直列容量になるので、HSQ膜を単体で用いた場合に比べて配線間容量が大きくなってしまうという問題がある。

[0011]

有機高分子膜は、低誘電率SOG膜と同様、金属配線との密着性が低いので、 金属配線との間に密着層としてのCVD酸化膜を形成する必要がある。

[0012]

また、有機高分子膜に対するエッチングレートが酸素プラズマによりレジストパターンをアッシングする際のアッシングレートとほぼ等しいため、レジストパターンをアッシングにより除去する際に有機高分子膜がダメージを受けるので、通常のレジストプロセスが使えないという問題がある。そこで、有機高分子膜の上にCVD酸化膜を形成した後、該CVD酸化膜の上にレジスト膜を形成し、CVD酸化膜をエッチングストッパー(保護膜)としてレジスト膜をエッチング加工する方法が提案されている。

[0013]

ところが、有機高分子膜の上にCVD酸化膜を形成する際、有機高分子膜の表面が酸素を含む反応性ガスに曝されるため、有機高分子膜が酸素と反応して有機高分子膜中にカルボニル基やケトン基等の極性基が導入されるので、有機高分子膜の比誘電率が増加してしまうという問題がある。

[0014]

また、有機高分子膜に銅の埋め込み配線を形成する場合、有機高分子膜は金属配線との密着性が低いため、有機高分子膜に形成された配線用凹部の周面に例えばTiN等からなる密着層を形成する必要があるが、TiN膜は抵抗が高いため金属配線の有効断面積が減少してしまうので、銅からなる金属配線を用いて低抵抗化を図ったメリットが損なわれてしまうという問題がある。

[0015]

前記に鑑み、本発明は、通常のレジストプロセスを採用して、比誘電率が低い 層間絶縁膜を形成できるようにすることを目的とする。

[0016]

【課題を解決するための手段】

本発明に係る第1の配線構造体の形成方法は、下層の金属配線の上に第1の絶 縁膜を形成する第1の工程と、第1の絶縁膜の上に該第1の絶縁膜と組成が異な る第2の絶縁膜を形成する第2の工程と、第2の絶縁膜の上に該第2の絶縁膜と 組成が異なる第3の絶縁膜を形成する第3の工程と、第3の絶縁膜の上に導電性 膜を形成する第4の工程と、導電性膜の上に、配線形成用開口部を有する第1の レジストパターンを形成する第5の工程と、導電性膜に対して第1のレジストパ ターンをマスクとしてエッチングを行なって、導電性膜からなり配線形成用開口 部を有するマスクパターンを形成する第6の工程と、第3の絶縁膜の上に、コン タクトホール形成用開口部を有する第2のレジストパターンを形成する第7のT 程と、第3の絶縁膜、第1のレジストパターン及び第2のレジストパターンに対 するエッチングレートが高い一方、第2の絶縁膜に対するエッチングレートが低 いエッチング条件で、第3の絶縁膜に対してドライエッチングを行なうことによ り、第3の絶縁膜を該第3の絶縁膜にコンタクトホール形成用開口部が形成され るようにパターン化すると共に、第1のレジストパターン及び第2のレジストパ ターンを全面的に又は下部を残して除去する第8の工程と、第2の絶縁膜に対す るエッチングレートが高い一方、第1の絶縁膜及び第3の絶縁膜に対するエッチ ングレートが低いエッチング条件で、第2の絶縁膜に対してパターン化された第 3の絶縁膜をマスクとしてドライエッチングを行なうことにより、第2の絶縁膜

を該第2の絶縁膜にコンタクトホール形成用開口部が形成されるようにパターン化する第9の工程と、第1の絶縁膜及び第3の絶縁膜に対するエッチングレートが高い一方、マスクパターン及び第2の絶縁膜に対するエッチングレートが低いエッチング条件で、第3の絶縁膜に対してマスクパターンをマスクとしてドライエッチングを行なうと共に第1の絶縁膜に対してパターン化された第2の絶縁膜をマスクとしてドライエッチングを行なうことにより、第3の絶縁膜に配線溝を形成すると共に第1の絶縁膜にコンタクトホールを形成する第10の工程と、配線溝及びコンタクトホールに金属膜を充填することにより、上層の金属配線及び下層の金属配線と上層の金属配線とを接続するコンタクトを形成する第11の工程とを備えている。

[0017]

第1の配線構造体の形成方法によると、第8の工程において、第3の絶縁膜、 第1のレジストパターン及び第2のレジストパターンに対するエッチングレート が高い一方、第2の絶縁膜に対するエッチングレートが低いエッチング条件で、 第3の絶縁膜に対してドライエッチングを行なって、第3の絶縁膜をパターン化 すると共に、第1のレジストパターン及び第2のレジストパターンを除去するた め、第1のレジストパターン及び第2のレジストパターンを除去するた るアッシングにより除去する工程が不要になる。

[0018]

また、第2の絶縁膜の組成と第3の絶縁膜の組成とが異なるため、第10の工程において、第3の絶縁膜に対してマスクパターンをマスクとしてドライエッチングを行なって配線溝を形成する際に、第2の絶縁膜をエッチングストッパーとして用いることができる。

[0019]

第1の配線構造体の形成方法は、第10の工程と第11の工程との間に、第3 の絶縁膜における配線溝に露出している部分及び第1の絶縁膜におけるコンタク トホールに露出している部分に金属膜からなる密着層を形成する工程をさらに備 えていることが好ましい。 [0020]

第1の配線構造体の形成方法において、第3の絶縁膜は有機成分を主成分とすることが好ましい。

[0021]

この場合、第3の工程は、パーフルオロデカリンを含む反応性ガスを用いるC VD法により第3の絶縁膜を形成する工程を含むことが好ましい。

[0022]

また、この場合、第1の絶縁膜も有機成分を主成分とすることが好ましい。

[0023]

第1の絶縁膜及び第2の絶縁膜が有機成分を主成分とする場合には、第10の工程と第11の工程との間に、第3の絶縁膜における配線溝に露出している部分及び第1の絶縁膜におけるコンタクトホールに露出している部分に、窒素を含有する反応性ガスを用いるプラズマ処理によって密着層を形成する工程をさらに備えていることが好ましい。

[0024]

第1の絶縁膜が有機成分を主成分とする場合には、第1の工程は、パーフルオロデカリンを含む反応性ガスを用いるCVD法により第3の絶縁膜を形成する工程を含むことが好ましい。

[0025]

本発明に係る第2の配線構造体の形成方法は、下層の金属配線の上に第1の絶縁膜を形成する第1の工程と、第1の絶縁膜の上に該第1の絶縁膜と組成が異なる第2の絶縁膜を形成する第2の工程と、第2の絶縁膜の上に該第2の絶縁膜と組成が異なる第3の絶縁膜を形成する第3の工程と、第3の絶縁膜の上に導電性膜を形成する第4の工程と、導電性膜の上に、配線形成用開口部を有する第1のレジストパターンを形成する第5の工程と、導電性膜に対して第1のレジストパターンを形成する第5の工程と、導電性膜からなり配線形成用開口部を有するマスクパターンを形成する第6の工程と、第3の絶縁膜の上に、コンタクトホール形成用開口部を有する第2のレジストパターンを形成する第7の工程と、第3の絶縁膜に対するエッチングレートが高い一方、第2の絶縁膜、第1

のレジストパターン及び第2のレジストパターンに対するエッチングレートが低 いエッチング条件で、第3の絶縁膜に対して第1のレジストパターン及び第2の レジストパターンをマスクとしてドライエッチングを行なうことにより、第3の 絶縁膜を該第3の絶縁膜にコンタクトホール形成用開口部が形成されるようにパ ターン化する第8の工程と、第2の絶縁膜に対するエッチングレートが高い一方 、第1の絶縁膜、第3の絶縁膜、第1のレジストパターン及び第2のレジストパ ターンに対するエッチングレートが低いエッチング条件で、第2の絶縁膜に対し て第1のレジストパターン及び第2のレジストパターンをマスクとしてドライエ ッチングを行なうことにより、第2の絶縁膜を該第2の絶縁膜にコンタクトホー ル形成用開口部が形成されるようにパターン化する第9の工程と、第1のレジス トパターン及び第2のレジストパターンを除去する第10の工程と、第1の絶縁 膜及び第3の絶縁膜に対するエッチングレートが高い一方、マスクパターン及び 第2の絶縁膜に対するエッチングレートが低いエッチング条件で、第3の絶縁膜 に対してマスクパターンをマスクとしてドライエッチングを行なうと共に第1の 絶縁膜に対してパターン化された第2の絶縁膜をマスクとしてドライエッチング を行なうことにより、第3の絶縁膜に配線溝を形成すると共に第1の絶縁膜にコ ンタクトホールを形成する第11の工程と、配線溝及びコンタクトホールに金属 膜を充填することにより、上層の金属配線及び下層の金属配線と上層の金属配線 とを接続するコンタクトを形成する第12の工程とを備えている。

[0026]

第2の配線構造体の形成方法によると、第10の工程において、第1のレジストパターン及び第2のレジストパターンを除去する際に、第1の絶縁膜及び第3の絶縁膜における第2の絶縁膜のコンタクトホール形成用開口部に露出している部分にダメージ層が形成されても、第11の工程において、第1の絶縁膜及び第3の絶縁膜に対するエッチングレートが高い一方、マスクパターン及び第2の絶縁膜に対するエッチングレートが低いエッチング条件で、第3の絶縁膜に対してマスクパターンをマスクとしてドライエッチングを行なうと共に第1の絶縁膜に対してマスクパターンをマスクとしてドライエッチングを行なうと共に第1の絶縁膜に対してパターン化された第2の絶縁膜をマスクとしてドライエッチングを行なって、第3の絶縁膜に配線溝を形成すると共に第1の絶縁膜にコンタクトホールを

形成するため、第1の絶縁膜及び第3の絶縁膜に形成されているダメージ層は確 実に除去される。

[0027]

第2の配線構造体の形成方法において、第3の絶縁膜は、シロキサン骨格を有する低誘電率SOG膜であることが好ましい。

[0028]

【発明の実施の形態】

(第1の実施形態)

以下、本発明の第1の実施形態に係る配線構造体の形成方法について、図1(a)~(c)、図2(a)~(c)及び図3(a)~(c)を参照しながら説明する。

[0029]

まず、図1 (a) に示すように、半導体基板100上に形成された第1の金属配線101の上に、後に行なわれるエッチング工程において第1の金属配線101を保護する例えば50nmの膜厚を有するシリコン窒化膜102を形成した後、該シリコン窒化膜102の上に、例えば1μmの膜厚を有すると共に有機成分を主成分とする第1の有機膜103を堆積する。次に、第1の有機膜103の上に、例えば50nmの膜厚を有すると共にシリコン酸化物中に有機成分を含有する有機含有シリコン酸化膜104を堆積した後、該有機含有シリコン酸化膜104の上に、例えば400nmの膜厚を有すると共に有機成分を主成分とする第2の有機膜105を堆積し、その後、該第2の有機膜105の上に例えば50nmの膜厚を有する窒化チタン膜106を堆積する。

[0030]

第1及び第2の有機膜103、105の堆積方法については、特に限定されないが、例えばパーフルオロデカシンを主原料とする反応性ガスを用いるプラズマCVD法が挙げられる。また、第1及び第2の有機膜103、105としては、プラズマCVD法、塗布法又は熱CVD法により形成された、炭化水素膜又はフッ素を含有する炭化水素膜を用いることができる。

[0031]

また、第1の有機膜103の堆積方法としては、例えばパーフルオロデカシンと、ヘキサメチルジシロキサン、アリルアルコキシシラン又はアルキルアルコキシシラン等の有機シランとを主原料とする反応性ガスを用いるプラズマCVD法でもよい。このようにすると、有機無機ハイブリッド膜が得られる。

[0032]

また、有機含有シリコン酸化膜104の堆積方法については、特に限定されないが、例えばフェニルトリメトキシランを主原料とする反応性ガスを用いるCV D法が挙げられる。このようにすると、シリコン酸化物中にシリコン原子と結合 したフェニル基が取り込まれた構造を有する有機含有シリコン酸化膜104が得られる。

[0033]

次に、図1(b)に示すように、窒化チタン膜106の上に、リソグラフィエ程により配線溝形成用開口部を有する第1のレジストパターン107を形成した後、該第1のレジストパターン107をマスクとして窒化チタン膜106に対してドライエッチングを行なって、図1(c)に示すように、窒化チタン膜106からなるマスクパターン108を形成する。

[0034]

次に、第1のレジストパターン107を除去することなく、第2の有機膜105の上に、リソグラフィ工程によりコンタクトホール形成用開口部を有する第2のレジストパターン109を形成した後、第2の有機膜105に対してドライエッチングを行なって、図2(a)に示すように、コンタクトホール形成用開口部を有するパターン化された第2の有機膜105Aを形成する。この場合、第2の有機膜105と、第1のレジストパターン107及び第2のレジストパターン109とは共に有機成分を主成分としているため、第2の有機膜105に対するエッチングレートと、第1及び第2のレジストパターン107、109に対するエッチングレートとはほぼ等しいので、第2の有機膜105に対するドライエッチング工程により、第1のレジストパターン107及び第2のレジストパターン109は除去される。

[0035]

尚、第2の有機膜105に対するドライエッチング工程において、第2のレジストパターン109が残存しても差し支えない。その理由は、残存する第2のレジストパターン109は、後に行なわれるパターン化された第2の有機膜105Aに配線溝111を形成する工程(図2(c)を参照)において除去されるからである。

[0036]

次に、パターン化された第2の有機膜105Aをマスクとして有機含有シリコン酸化膜104に対してドライエッチングを行なって、図2(b)に示すように、コンタクトホール形成用開口部を有するパターン化された有機含有シリコン酸化膜104Aを形成する。このドライエッチング工程は、有機含有シリコン酸化膜104に対するエッチングレートがパターン化された第2の有機膜105Aに対するエッチングレートよりも大きくなるようなエッチング条件を選択することにより、パターン化された第2の有機膜105Aがエッチングを加る事態を防止する。

[0037]

次に、マスクパターン108をマスクとしてパターン化された第2の有機膜105Aに対し、またパターン化された有機含有シリコン酸化膜104Aをマスクとして第1の有機膜103に対してそれぞれドライエッチングを行なって、図2(c)に示すように、パターン化された第2の有機膜105Aに配線溝111を形成すると共に、コンタクトホール110を有するパターン化された第1の有機膜103Aを形成する。

[0038]

次に、パターン化された有機含有シリコン酸化膜104Aをマスクとしてシリコン窒化膜102に対してドライエッチングを行なって、図3(a)に示すように、パターン化されたシリコン窒化膜102Aを形成すると共に、第1の金属配線101をコンタクトホール110に露出させる。

[0039]

次に、図3(b)に示すように、コンタクトホール110及び配線溝1110

壁面に例えば50nmの膜厚を有する窒化チタンからなる密着層112を堆積した後、コンタクトホール110及び配線溝111が埋まるように全面に亙って金属膜113を堆積する。金属膜113の組成は特に限定されず、銅、アルミニウム、金、銀、ニッケル、コバルト、タングステン又はこれらの合金等を用いることができると共に、金属膜113の堆積方法も特に限定されず、メッキ法、CVD法又はスパッタ法等を用いることができる。

[0040]

次に、図3(c)に示すように、バターン化された第2の有機膜105Aの上に堆積されている、密着層112、金属膜113及びマスクバターン108を例えばCMP法により除去して、金属膜113からなる第2の金属配線114、及び第1の金属配線101と第2の金属配線114とを接続する金属膜113からなるコンタクト115を形成する。

[0041]

尚、第2の金属配線114の上に、前述した工程と同様の工程を行なうことにより、多層配線構造を形成することができる。

[0042]

第1の実施形態によると、有機含有シリコン酸化膜104は、フェニルトリメトキシシランを主原料とする反応性ガスを用いるCVD法により形成された膜であるため、シリコン酸化物中にシリコン原子と結合したフェニル基(有機基)が取り込まれた構造を有している。従って、従来のCVD酸化膜と同程度に良好な加工性及びHSQ膜と同程度に低い比誘電率を有していると共に、有機膜、酸化膜及び金属膜に対する高い密着性を有している。

[0043]

また、窒化チタン膜106からなるマスクパターン108を形成した後、第1のレジストパターン107を除去することなく第2のレジストパターン109を形成すると共に、第2の有機膜105に対するドライエッチング工程により、第1のレジストパターン107及び第2のレジストパターン109を除去するため、第1のレジストパターン107及び第2のレジストパターン109を酸素プラズマを用いるアッシングにより除去する工程が不要になるので、レジストパター

ンをアッシングにより除去する際に第2の有機膜105がダメージを受ける事態を回避することができる。従って、層間絶縁膜として比誘電率が低い第2の有機膜105を用いるにも拘わらず、通常のレジストプロセスを採用することが可能になる。

[0044]

また、マスクパターン108をマスクとしパターン化された有機含有シリコン酸化膜104Aをエッチングストッパーとして、パターン化された第2の有機膜105Aに対してドライエッチングを行なって配線溝111を形成するため、配線溝111の深さは第2の有機膜105の膜厚と一致するので、配線溝111の深さを自己整合的に規定することができる。

[0045]

以下、第2のレジストパターン109が第1のレジストパターン107に対して位置ずれを起こした場合の問題点及びその場合の解決策について説明する。

[0046]

まず、第2のレジストパターン109が位置ずれを起こした場合の問題点について、 $図4(a)\sim(c)$ 、 $図5(a)\sim(c)$ 及び $図6(a)\sim(c)$ を参照しながら説明する。

[0047]

第1の実施形態と同様、図4(a)に示すように、半導体基板100上に形成された第1の金属配線101の上に例えば50nmの膜厚を有するシリコン窒化膜102を形成した後、該シリコン窒化膜102の上に、例えば1μmの膜厚を有すると共に有機成分を主成分とする第1の有機膜103を堆積する。

[0048]

次に、第1の有機膜103の上に、例えば50nmの膜厚を有すると共にシリコン酸化物中に有機成分を含有する有機含有シリコン酸化膜104を堆積した後、該有機含有シリコン酸化膜104の上に、例えば400nmの膜厚を有すると共に有機成分を主成分とする第2の有機膜105を堆積し、その後、第2の有機膜105の上に例えば50nmの膜厚を有する窒化チタン膜106を堆積する。

[0049]

次に、図4 (b) に示すように、窒化チタン膜106の上に、配線溝形成用開口部を有する第1のレジストパターン107を形成した後、該第1のレジストパターン107をマスクとして窒化チタン膜106に対してドライエッチングを行なって、図4 (c) に示すように、窒化チタン膜106からなるマスクパターン108を形成する。

[0050]

次に、図5(a)に示すように、第1のレジストパターン107を除去することなく、第2の有機膜105の上に、コンタクトホール形成用開口部を有する第2のレジストパターン109を形成する。この場合、図5(a)と図1(c)との対比から分かるように、第2のレジストパターン109は第1のレジストパターン107に対して位置ずれを起こしている。

[0051]

次に、第2の有機膜105に対してドライエッチングを行なって、図5(b)に示すように、コンタクトホール形成用開口部を有するパターン化された第2の有機膜105Aを形成する。第1の実施形態と同様、第2の有機膜105と、第1のレジストパターン107及び第2のレジストパターン109とは共に有機成分を主成分としているため、第2の有機膜105に対するドライエッチング工程により、第1のレジストパターン107及び第2のレジストパターン109は除去される。この場合、第2のレジストパターン109が第1のレジストパターン107に対して位置ずれを起こしているため、第2の有機膜105Aに形成されるコンタクトホール形成用開口部の径は小さい。

[0052]

次に、パターン化された第2の有機膜105Aをマスクとして有機含有シリコン酸化膜104に対してドライエッチングを行なって、図5(c)に示すように、コンタクトホール形成用開口部を有するパターン化された有機含有シリコン酸化膜104Aを形成する。

[0053]

次に、マスクパターン108をマスクとしてパターン化された第2の有機膜1

05Aに対し、またパターン化された有機含有シリコン酸化膜104Aをマスクとして第1有機膜103に対してそれぞれドライエッチングを行なって、図6(a)に示すように、パターン化された第2の有機膜105Aに配線溝111を形成すると共に、コンタクトホール110を有するパターン化された第1の有機膜103Aを形成する。その後、パターン化された有機含有シリコン酸化膜104Aをマスクとしてシリコン窒化膜102に対してドライエッチングを行なって、図6(b)に示すように、パターン化されたシリコン窒化膜102Aを形成すると共に、第1の金属配線101をコンタクトホール110に露出させる。

[0054]

次に、コンタクトホール110及び配線溝111の壁面に例えば50nmの膜厚を有する窒化チタン層からなる密着層112を堆積した後、全面に亘って金属膜を堆積し、その後、パターン化された第2の有機膜105Aの上に堆積されている、密着層112、金属膜及びマスクパターン108を例えばCMP法により除去する。このようにすると、図6(c)に示すように、金属膜からなる第2の金属配線114は形成されるが、コンタクトホール110の径が小さいため該コンタクトホール110には金属膜が完全には充填されないので、第1の金属配線101と第2の金属配線112とは接続されず、不良が発生する。

[0055]

以下、第2のレジストパターン109が位置ずれを起こした場合の解決策について、 $図7(a) \sim (c)$ 及び $図8(a) \sim (c)$ を参照しながら説明する。

[0056]

まず、図4(a)~(c)及び図5(a)に基づいて説明した前述の工程と同様の工程によって、コンタクトホール形成用開口部を有する第2のレジストパターン109を形成するが、この場合にも、第2のレジストパターン109は第1のレジストパターン107に対して位置ずれを起こしている(図5(a)を参照)。

[0057]

そこで、図7(a)に示すように、第2のレジストパターン109をマスクとして第1のレジストパターン107及びマスクパターン108に対してドライエ

ッチングを行なって、第1のレジストパターン107における第2のレジストパターン109と重なっていない領域を除去すると共に、マスクパターン108の 開口部を配線溝形成用開口部及びコンタクトホール形成用開口部を含む大きさに 拡大する。これによって、第2のレジストパターン109のコンタクトホール形成用開口部は、第1のレジストパターン107及びマスクパターン108に転写される。

[0058]

次に、第2の有機膜105に対してドライエッチングを行なって、図7(b)に示すように、コンタクトホール形成用開口部を有するパターン化された第2の有機膜105Aを形成する。この場合にも、第2の有機膜105と、第1のレジストパターン107及び第2のレジストパターン109とは共に有機成分を主成分としているため、第2の有機膜105に対するドライエッチング工程により、第1のレジストパターン107及び第2のレジストパターン109は除去される

[0059]

次に、パターン化された有機膜105Aをマスクとして有機含有シリコン酸化膜104に対してドライエッチングを行なって、図7(c)に示すように、コンタクトホール形成用開口部を有するパターン化された有機含有シリコン酸化膜104Aを形成する。

[0060]

前述のように、第2のレジストパターン109が第1のレジストパターン107に対して位置ずれを起こしているが、第2のレジストパターン109のコンタクトホール形成用開口部を第1のレジストパターン107及びマスクパターン108に転写しているので、パターン化された第2の有機膜105A及びパターン化された有機含有シリコン酸化膜104Aに形成されるコンタクトホール形成用開口部の径は所定の大きさを有している。

[0061]

次に、マスクパターン108及びパターン化された有機含有シリコン酸化膜104Aをマスクとしてパターン化された第2の有機膜105A及び第1の有機膜

103に対してドライエッチングを行なって、図8(a)に示すように、パターン化された第2の有機膜105Aに配線溝111を形成すると共に、コンタクトホール110を有するパターン化された第1の有機膜103Aを形成する。その後、パターン化された有機含有シリコン酸化膜104Aをマスクとしてシリコン窒化膜102に対してドライエッチングを行なって、図8(b)に示すように、パターン化されたシリコン窒化膜102Aを形成すると共に、第1の金属配線101をコンタクトホール110に露出させる。

[0062]

次に、コンタクトホール110及び配線溝111の壁面に例えば50nmの膜厚を有する窒化チタン層からなる密着層112を堆積した後、全面に亘って金属膜を堆積し、その後、パターン化された第2の有機膜105Aの上に堆積されている、密着層112、金属膜及びマスクパターン108を例えばCMP法により除去する。このようにすると、図8(c)に示すように、窒化チタン膜112及び金属膜からなる、第2の金属配線114及びコンタクト115が形成される。

[0063]

(第2の実施形態)

以下、本発明の第2の実施形態に係る配線構造体の形成方法について、図9(a)~(c)、図10(a)~(c)及び図11(a)~(c)を参照しながら説明する。

[0064]

まず、図9 (a) に示すように、半導体基板200上に形成された第1の金属配線201の上に例えば50nmの膜厚を有するシリコン窒化膜202を形成した後、該シリコン窒化膜202の上に、例えば1μmの膜厚を有すると共に有機成分を主成分とする第1の有機膜203を堆積する。次に、第1の有機膜203の上に、例えば50nmの膜厚を有すると共にシリコン酸化物中に有機成分を含有する有機含有シリコン酸化膜204を堆積した後、該有機含有シリコン酸化膜204を堆積した後、該有機含有シリコン酸化膜204の上に、例えば400nmの膜厚を有すると共に有機成分を主成分とする第2の有機膜205を堆積し、その後、該第2の有機膜の上に例えば50nmの膜厚を有する窒化チタン膜206を堆積する。

[0065]

第1及び第2の有機膜203、205の堆積方法については、特に限定されないが、例えばパーフルオロデカシンを主原料とする反応性ガスを用いるプラズマ CVD法が挙げられる。また、第1及び第2の有機膜203、205としては、プラズマCVD法、塗布法又は熱CVD法により形成された、炭化水素膜又はフッ素を含有する炭化水素膜を用いることができる。

[0066]

また、有機含有シリコン酸化膜204の堆積方法については、特に限定されないが、例えばフェニルトリメトキシランを主原料とする反応性ガスを用いるCV D法が挙げられる。

[0067]

次に、図9(b)に示すように、窒化チタン膜206の上に、リソグラフィエ程により配線溝形成用開口部を有する第1のレジストパターン207を形成した後、該第1のレジストパターン207をマスクとして窒化チタン膜206に対してドライエッチングを行なって、図9(c)に示すように、窒化チタン膜206からなるマスクパターン208を形成する。

[0068]

次に、第1のレジストパターン207を除去することなく、第2の有機膜205の上に、リソグラフィ工程によりコンタクトホール形成用開口部を有する第2のレジストパターン209を形成した後、第2の有機膜205に対してドライエッチングを行なって、図10(a)に示すように、コンタクトホール形成用開口部を有するパターン化された第2の有機膜205Aを形成する。この場合、第2の有機膜205と、第1のレジストパターン207及び第2のレジストパターン209とは共に有機成分を主成分としているため、第2の有機膜205に対するエッチングレートと、第1及び第2のレジストパターン207、209に対するエッチングレートとはほぼ等しいので、第2の有機膜205に対するドライエッチングレートとはほぼ等しいので、第2の有機膜205に対するドライエッチング工程により、第1のレジストパターン207及び第2のレジストパターン209は除去される。

[0069]

尚、第2のレジストパターン209が第1のレジストパターン207に対して 位置ずれしている恐れがある場合には、第1の実施形態において説明したように 、第2のレジストパターン209をマスクとして第1のレジストパターン207 及びマスクパターン208に対してドライエッチングを行なって、第1のレジストパターン207における第2のレジストパターン209と重なっていない領域 を除去すると共に、マスクパターン208の開口部を配線溝形成用開口部及びコンタクトホール形成用開口部を含む大きさに拡大する。

[0070]

次に、パターン化された第2の有機膜205Aをマスクとして有機含有シリコン酸化膜204に対してドライエッチングを行なって、図10(b)に示すように、コンタクトホール形成用開口部を有するパターン化された有機含有シリコン酸化膜204Aを形成する。その後、マスクパターン208をマスクとしてパターン化された第2の有機膜205Aに対し、またパターン化された有機含有シリコン酸化膜204Aをマスクとして第1の有機膜203に対してそれぞれドライエッチングを行なって、図10(c)に示すように、パターン化された第2の有機膜205Aに配線溝211を形成すると共に、コンタクトホール210を有するパターン化された第1の有機膜203Aを形成する。

[0071]

次に、パターン化された有機含有シリコン酸化膜203Aをマスクとしてシリコン窒化膜202に対してドライエッチングを行なって、図11(a)に示すように、パターン化されたシリコン窒化膜202Aを形成すると共に、第1の金属配線201をコンタクトホール210に露出させる。

[0072]

次に、パターン化された第1の有機膜203A及びパターン化された第2の有機膜205Aに対してアンモニアガスを用いるプラズマ処理を行なう。このようにすると、図11(b)に示すように、パターン化された第1の有機膜203Aにおけるコンタクトホール210に露出する壁部及びパターン化された第2の有機膜205Aにおける配線溝211に露出する壁部に、アミノ基及びアミド基を

有する密着層 2 1 2 がそれぞれ形成される。その後、コンタクトホール 2 1 0 及び配線溝 2 1 1 が埋まるように全面に亘って金属膜 2 1 3 を堆積する。金属膜 2 1 3 の組成は特に限定されず、銅、アルミニウム、金、銀、ニッケル、コバルト、タングステン又はこれらの合金等を用いることができると共に、金属膜 2 1 3 の堆積方法も特に限定されず、メッキ法、CVD法又はスパッタ法等を用いることができる。

[0073]

次に、図11(c)に示すように、パターン化された第2の有機膜205Aの上に堆積されている、金属膜213及びマスクパターン208を例えばCMP法により除去して、金属膜213からなる、第2の金属配線214及びコンタクト215を形成する。

[0074]

尚、第2の金属配線214の上に、前述した工程と同様の工程を行なうことにより、多層配線構造を形成することができる。

[0075]

(第3の実施形態)

以下、本発明の第3の実施形態に係る配線構造体の形成方法について、図12(a)~(c)、図13(a)~(c)及び図14(a)~(c)を参照しながら説明する。

[0076]

まず、図12(a)に示すように、半導体基板300上に形成された第1の金属配線301の上に、後に行なわれるエッチング工程において第1の金属配線301を保護する例えば50nmの膜厚を有するシリコン窒化膜302を形成した後、該シリコン窒化膜302の上に、例えば1μmの膜厚を有すると共にシリコン酸化物中に有機成分を含有する第1の有機含有シリコン酸化膜303を堆積する。次に、第1の有機含有シリコン酸化膜303の上に、例えば400nmの膜厚を有すると共にシロキサン骨格を有する低誘電率SOG膜304を堆積した後、該低誘電率SOG膜304の上に、例えば50nmの膜厚を有すると共にシリコン酸化物中に有機成分を含有する第2の有機含有シリコン酸化膜305を堆積

し、その後、第2の有機含有シリコン酸化膜305の上に例えば50nmの膜厚を有する窒化チタン膜306を形成する。

[0077]

第1の有機含有シリコン酸化膜303及び第2の有機含有シリコン酸化膜30 5の堆積方法については、特に限定されないが、例えばフェニルトリメトキシランを主原料とする反応性ガスを用いるCVD法が挙げられる。また、シロキサン 骨格を有する低誘電率SOG膜304としてはHSQ膜を用いることができる。

[0078]

次に、図12(b)に示すように、窒化チタン膜306の上に、リソグラフィ 工程により配線溝形成用開口部を有する第1のレジストパターン307を形成し た後、該第1のレジストパターン307をマスクとして窒化チタン膜306に対 してドライエッチングを行なって、図12(c)に示すように、窒化チタン膜3 06からなるマスクパターン308を形成する。

[0079]

次に、図13(a)に示すように、第1のレジストパターン307を除去した後、第2の有機含有シリコン酸化膜305の上に、コンタクトホール形成用開口部を有する第2のレジストパターン309を形成する。その後、第2のレジストパターン309をマスクとして、第2の有機含有シリコン酸化膜305、低誘電率SOG膜304及び第1の有機含有シリコン酸化膜303に対して順次ドライエッチングを行なって、図13(b)に示すように、パターン化された第2の有機含有シリコン酸化膜305A、パターン化された低誘電率SOG膜304A及びコンタクトホール310を有するパターン化された第1の有機含有シリコン酸化膜303Aをそれぞれ形成する。

[0080]

次に、図13(c)に示すように、第2のレジストパターン309を除去した後、マスクパターン308をマスクとしてパターン化された第2の有機含有シリコン酸化膜305Aに対してドライエッチングを行なって、パターン化された第2の有機含有シリコン酸化膜305Aに配線滞形成用開口部を形成し、その後、マスクパターン308及び配線溝形成用開口部を有するパターン化された第2の

有機含有シリコン酸化膜305Aをマスクとしてパターン化された低誘電率SOG膜304Aに対してドライエッチングを行なって配線溝311を形成する。配線溝311を形成する工程においては、第1の有機含有シリコン酸化膜303Aに対するエッチングレートが低誘電率SOG膜304Aに対するエッチングレートに比べて十分に遅くなるようなエッチング条件を設定することにより、パターン化された第1の有機含有シリコン酸化膜303Aに対する十分な選択比を確保できるので、配線溝311の深さを第2の有機含有シリコン酸化膜305及び低誘電率SOG膜304の合計膜厚により一義的に決定することができる。

[0081]

尚、第2のレジストパターン309が第1のレジストパターン307に対して位置ずれしている恐れがある場合には、第2のレジストパターン309をマスクとして第2の有機含有シリコン酸化膜305に対してドライエッチングを行なう前に、第2のレジストパターン309をマスクとしてマスクパターン308に対するドライエッチングを行なうことが好ましい。すなわち、第2のレジストパターン309が第1のレジストパターン307に対して位置ずれしているために、マスクパターン308が第2のレジストパターン309のコンタクトホール形成用開口部に露出している場合には、第2のレジストパターン309をマスクとしてマスクパターン308に対してドライエッチングを行なうことにより、マスクパターン308の開口部を配線溝形成用開口部及びコンタクトホール形成用開口部を含む大きさに拡大する。

[0082]

次に、パターン化された第1の有機含有シリコン酸化膜303Aをマスクとしてシリコン窒化膜302に対してドライエッチングを行なって、図14(a)に示すように、パターン化されたシリコン窒化膜302Aを形成すると共に、第1の金属配線301をコンタクトホール310に露出させる。

[0083]

次に、図14(b)に示すように、コンタクトホール310及び配線溝311の壁面に例えば50nmの膜厚を有する窒化チタン層からなる密着層312を堆積した後、コンタクトホール310及び配線溝311が埋まるように全面に亘っ

て金属膜313を堆積する。金属膜313の組成は特に限定されず、銅、アルミニウム、金、銀、ニッケル、コバルト、タングステン又はこれらの合金等を用いることができると共に、金属膜313の堆積方法も特に限定されず、メッキ、CVD法又はスパッタ法等を用いることができる。

[0084]

次に、図14(c)に示すように、パターン化された第2の有機含有シリコン酸化膜305Aの上に堆積されている、密着層312、金属膜313及びマスクパターン308を例えばCMP法により除去して、金属膜313からなる第2の金属配線314、及び第1の金属配線301と第2の金属配線314とを接続する金属膜313からなるコンタクト315を形成する。

[0085]

尚、第2の金属配線314の上に、前述した工程と同様の工程を行なうことにより、多層配線構造を形成することができる。

[0.086]

第3の実施形態によると、第1のレジストパターン307を酸素プラズマを用いるアッシングにより除去する際には、低誘電率SOG膜304の上に第2の有機含有シリコン酸化膜305が存在しているため、低誘電率SOG膜304が酸素プラズマに曝されることはない。

[0087]

また、第2のレジストパターン309をマスクとして、第2の有機含有シリコン酸化膜305、低誘電率SOG膜304及び第1の有機含有シリコン酸化膜303に対して順次ドライエッチングを行なった後、第2のレジストパターン309を酸素プラズマを用いるアッシングにより除去するため、パターン化された低誘電率SOG膜304Aにおけるコンタクトホール形成用開口部に露出する領域は酸素プラズマに曝されるのでダメージを受ける。しかしながら、パターン化された低誘電率SOG膜304Aにおけるダメージ層は、パターン化された低誘電率SOG膜304Aに配線溝311を形成する際に除去されるので、後工程において悪影響を及ばさない。

[0088]

従って、低誘電率SOG膜304としては、酸素プラズマによって劣化する材料を使用することが可能である。例えば、HSQ膜は、酸素プラズマに曝されると、Si-H結合が酸化されてしまうため、含有水分量の増加及び比誘電率の増加が起こって、素子の信頼性及び性能の劣化が引き起こされるが、第3の実施形態によると、配線溝311が形成された後のパターン化された低誘電率SOG膜304Aは酸素プラズマの影響を受けていないので、層間絶縁膜としてHSQ膜を用いても、素子の信頼性及び性能の劣化を回避することができる。

[0089]

(第3の実施形態の変形例)

以下、本発明の第3の実施形態の変形例に係る配線構造体の形成方法について、図15(a)~(c)、図16(a)~(d)及び図17(a)~(c)を参照しながら説明する。

[0090]

まず、図15(a)に示すように、半導体基板350上に形成された第1の金属配線351の上に、後に行なわれるエッチング工程において第1の金属配線351を保護する例えば50nmの膜厚を有するシリコン窒化膜352を形成した後、該シリコン窒化膜352の上に、例えば1μmの膜厚を有する第1のシリコン酸化膜353を堆積する。次に、第1のシリコン酸化膜353の上に、例えば400nmの膜厚を有する有機膜354を堆積した後、該有機膜354の上に、例えば50nmの膜厚を有する第2のシリコン酸化膜355を堆積し、その後、第2のシリコン酸化膜355の上に例えば50nmの膜厚を有する窒化チタン膜356を形成する。

[0091]

第1のシリコン酸化膜353及び第2のシリコン酸化膜355の堆積方法については、特に限定されないが、例えばフェニルトリメトキシランを主原料とする 反応性ガスを用いるCVD法が挙げられる。

[0092]

次に、図15(b)に示すように、窒化チタン膜356の上に、リソグラフィ

工程により配線溝形成用開口部を有する第1のレジストパターン357を形成した後、該第1のレジストパターン357をマスクとして窒化チタン膜356に対してドライエッチングを行なって、図15(c)に示すように、窒化チタン膜356からなるマスクパターン358を形成する。

[0093]

次に、図16(a)に示すように、第1のレジストパターン357を除去した後、第2のシリコン酸化膜355の上に、コンタクトホール形成用開口部を有する第2のレジストパターン359を形成する。その後、第2のレジストパターン359をマスクとして、第2のシリコン酸化膜355及び有機膜354に対して順次ドライエッチングを行なって、図16(b)に示すように、コンタクトホール形成用開口部360を有する、パターン化された第2のシリコン酸化膜355 A及びパターン化された有機膜354Aをそれぞれ形成する。この場合、有機膜354に対するエッチング工程において第2のレジストパターン359が除去される。

[0094]

次に、図16(c)に示すように、パターン化された第2のシリコン酸化膜35A及びパターン化された有機膜354Aをマスクとして第1のシリコン酸化膜353に対してドライエッチングを行なって、コンタクトホール361を有するパターン化された第1のシリコン酸化膜353Aを形成する。このエッチング工程において、パターン化された第2のシリコン酸化膜355Aにマスクパターン358が転写されるので、パターン化された第2のシリコン酸化膜355Aに配線溝形成用開口部が形成される。

[0095]

次に、図16(d)に示すように、マスクパターン358及び配線溝形成用開口部を有するパターン化された第2のシリコン酸化膜355Aをマスクとしてパターン化された有機膜354Aに対してドライエッチングを行なって配線溝362を形成する工程においては、第1のシリコン酸化膜353Aに対するエッチングレートが有機膜354Aに対するエッチングレートに比べて十分に遅くなるようなエッチング条件を設定することにより、パターン

化された第1のシリコン酸化膜353Aに対する十分な選択比を確保できるので、配線溝362の深さを第2のシリコン酸化膜355及び有機膜354の合計膜厚により一義的に決定することができる。

[0096]

尚、第2のレジストパターン359が第1のレジストパターン357に対して位置ずれしている恐れがある場合には、第2のレジストパターン359をマスクとして第2のシリコン酸化膜355に対してドライエッチングを行なう前に、第2のレジストパターン359をマスクとしてマスクパターン358に対するドライエッチングを行なうことが好ましい。すなわち、第2のレジストパターン359が第1のレジストパターン357に対して位置ずれしているために、マスクパターン358が第2のレジストパターン359のコンタクトホール形成用開口部に露出している場合には、第2のレジストパターン359をマスクとしてマスクパターン358に対してドライエッチングを行なうことにより、マスクパターン358の開口部を配線溝形成用開口部及びコンタクトホール形成用開口部を含む大きさに拡大する。

[0097]

次に、パターン化された第1のシリコン酸化膜353Aをマスクとしてシリコン窒化膜352に対してドライエッチングを行なって、図17(a)に示すように、パターン化されたシリコン窒化膜352Aを形成すると共に、第1の金属配線351をコンタクトホール361に露出させる。

[0098]

次に、図17(b)に示すように、コンタクトホール361及び配線溝362の壁面に例えば50nmの膜厚を有する窒化チタン層からなる密着層363を堆積した後、コンタクトホール361及び配線溝362が埋まるように全面に亘って金属膜364を堆積する。金属膜364の組成は特に限定されず、銅、アルミニウム、金、銀、ニッケル、コバルト、タングステン又はこれらの合金等を用いることができると共に、金属膜364の堆積方法も特に限定されず、メッキ法、CVD法又はスパッタ法等を用いることができる。

[0099]

次に、図17(c)に示すように、パターン化された第2のシリコン酸化膜35Aの上に堆積されている、密着層363、金属膜364及びマスクパターン358を例えばCMP法により除去して、金属膜364からなる第2の金属配線365、及び第1の金属配線351と第2の金属配線365とを接続する金属膜364からなるコンタクト366を形成する。

[0100]

尚、第2の金属配線365の上に、前述した工程と同様の工程を行なうことにより、多層配線構造を形成することができる。

[0101]

第3の実施形態の変形例によると、第1のレジストパターン357を酸素プラズマを用いるアッシングにより除去する際には、有機膜354の上に第2のシリコン酸化膜355が存在しているため、有機膜354が酸素プラズマに曝されることはない。

[0102]

また、第2のレジストパターン359をマスクとして、第2のシリコン酸化膜355及び有機膜354に対してドライエッチングを行なう際に、第2のレジストパターン359を酸素プラトパターン359が除去されるため、第2のレジストパターン359を酸素プラズマを用いるアッシングによって除去する必要がないので、有機膜354は酸素プラズマに曝されることがない。

[0103]

(第4の実施形態)

以下、本発明の第4の実施形態に係る配線構造体の形成方法について、図18(a)~(c)、図19(a)~(c)及び図20(a)~(c)を参照しながら説明する。

[0104]

まず、図18(a)に示すように、半導体基板400上に形成された第1の金属配線401の上に、後に行なわれるエッチング工程において第1の金属配線401を保護する例えば50nmの膜厚を有するシリコン窒化膜402を形成した

29

後、該シリコン窒化膜402の上に、例えば1μmの膜厚を有すると共にシロキサン骨格を有する第1の低誘電率SOG膜403を堆積する。次に、第1の低誘電率SOG膜403の上に、例えば50nmの膜厚を有すると共にシリコン酸化物中に有機成分を含有する有機含有シリコン酸化膜404を堆積した後、該有機含有シリコン酸化膜404の上に、例えば400nmの膜厚を有すると共にシロキサン骨格を有する第2の低誘電率SOG膜405を堆積し、その後、該第2の低誘電率SOG膜405の上に例えば50nmの膜厚を有する窒化チタン膜406を堆積する。

[0105]

第1及び第2の低誘電率SOG膜403、405としては例えばHSQ膜を用いることができる。また、有機含有シリコン酸化膜404の堆積方法については、特に限定されないが、例えばフェニルトリメトキシランを主原料とする反応性ガスを用いるCVD法が挙げられる。このようにすると、シリコン酸化物中にシリコン原子と結合したフェニル基が取り込まれた構造を有する有機含有シリコン酸化膜404が得られる。、

[0106]

次に、図18(b)に示すように、窒化チタン膜406の上に、リソグラフィ 工程により配線溝形成用開口部を有する第1のレジストパターン407を形成し た後、該第1のレジストパターン407をマスクとして窒化チタン膜406に対 してドライエッチングを行なって、図18(c)に示すように、窒化チタン膜4 06からなるマスクパターン408を形成する。

[0107]

次に、第1のレジストパターン407を除去することなく、第2の低誘電率SOG膜405の上に、リソグラフィ工程によりコンタクトホール形成用開口部を有する第2のレジストパターン409を形成した後、該第2のレジストパターン409をマスクとして、第2の低誘電率SOG膜405及び有機含有シリコン酸化膜404に対して順次ドライエッチングを行なって、図19(a)に示すように、パターン化された第2の低誘電率SOG膜405A及びパターン化された有機含有シリコン酸化膜404Aをそれぞれ形成する。

[0108]

次に、第1及び第2のレジストパターン407、409を酸素プラズマを用いるアッシングにより除去すると、図19(b)に示すように、パターン化された第2の低誘電率SOG膜405A及び第1の低誘電率SOG膜403におけるコンタクトホール形成用開口部に露出する領域にダメージ層410が形成されてしまう。

[0109]

次に、マスクパターン408をマスクとしてパターン化された第2の低誘電率 SOG膜405Aに対して、またパターン化された有機含有シリコン酸化膜40 4Aをマスクとして第1の低誘電率SOG膜403に対してそれぞれドライエッ チングを行なって、図19(c)に示すように、パターン化された第2の低誘電 率SOG膜405Aに配線溝412を形成すると共に、コンタクトホール411 を有するパターン化された第1の低誘電率SOG膜403Aを形成する。このド ライエッチング工程により、パターン化された第2の低誘電率SOG膜405A 及び第1の低誘電率SOG膜403のダメージ層410は除去される。

(0110)

次に、パターン化された有機含有シリコン酸化膜404Aをマスクとしてシリコン窒化膜402に対してドライエッチングを行なって、図20(a)に示すように、パターン化されたシリコン窒化膜402Aを形成すると共に、第1の金属配線401をコンタクトホール411に露出させる。

[0111]

次に、図20(b)に示すように、コンタクトホール411及び配線溝412の壁面に例えば50nmの膜厚を有する窒化チタン層からなる密着層413を堆積した後、コンタクトホール411及び配線溝412が埋まるように全面に亘って金属膜414を堆積する。金属膜414の組成は特に限定されず、鮹、アルミニウム、金、銀、ニッケル、コバルト、タングステン又はこれらの合金等を用いることができると共に、金属膜414の堆積方法も特に限定されず、メッキ法、CVD法又はスパッタ法等を用いることができる。

[0112]

次に、図20(c)に示すように、パターン化された第2の低誘電率SOG膜405Aの上に堆積されている、密着層413、金属膜414及びマスクパターン408を例えばCMP法により除去して、金属膜414からなる第2の金属配線415、及び第1の金属配線401と第2の金属配線415とを接続する金属膜414からなるコンタクト416を形成する。

[0113]

尚、第2の金属配線114の上に、前述した工程と同様の工程を行なうことにより、多層配線構造を形成することができる。

[0114]

第4の実施形態によると、第1及び第2のレジストパターン407、409を酸素プラズマを用いるアッシングにより除去する際に、パターン化された第2の低誘電率SOG膜405A及び第1の低誘電率SOG膜403にダメージ層410が形成されてしまうが、該ダメージ層410はコンタクトホール411及び配線溝412を形成する際に除去される。

[0115]

従って、第1及び第2の低誘電率SOG膜403、405としては、酸素プラズマによって劣化する材料を使用することが可能である。例えば、HSQ膜は、酸素プラズマに曝されると、SiーH結合が酸化されてしまうため、含有水分量の増加及び比誘電率の増加が起こって、素子の信頼性及び性能の劣化が引き起こされるが、第4の実施形態によると、コンタクトホール411が形成された後のパターン化された第1の低誘電率SOG膜403A、及び配線溝412が形成された後のパターン化された第2の低誘電率SOG膜405Aは酸素プラズマの影響を受けていないので、層間絶縁膜としてHSQ膜を用いても、素子の信頼性及び性能の劣化を回避することができる。

[0116]

【発明の効果】

第1の配線構造体の形成方法によると、第1のレジストパターン及び第2のレジストパターンを酸素プラズマを用いるアッシングにより除去する工程が不要に

なり、レジストパターンをアッシングにより除去する際に第3の絶縁膜がダメージを受ける事態を回避できるため、第3の絶縁膜として、酸素プラズマによりダメージを受けるが比誘電率は低い絶縁膜を用いることが可能になるので、通常のレジストプロセスを採用しつつ比誘電率が低い層間絶縁膜を形成することができる。

[0117]

また、第10の工程において、第3の絶縁膜に対してマスクパターンをマスクとしてドライエッチングを行なって配線溝を形成する際に第2の絶縁膜をエッチングストッパーとできるため、配線溝の深さを第3の絶縁膜の膜厚と一致させることができるので、配線溝の深さを自己整合的に規定することができる。

[0118]

第1の配線構造体の形成方法が、第10の工程と第11の工程との間に、第3 の絶縁膜における配線溝に露出している部分及び第1の絶縁膜におけるコンタクトホールに露出している部分に金属膜からなる密着層を形成する工程を備えていると、上層の金属配線と第3の絶縁膜との密着性及びコンタクトと第1の絶縁膜との密着性を確保することができる。

[0119]

第1の配線構造体の形成方法において、第3の絶縁膜が有機成分を主成分とすると、第8の工程において、第3の絶縁膜、第1のレジストパターン及び第2のレジストパターンに対するエッチングレートが高い一方、第2の絶縁膜に対するエッチングレートが低いエッチング条件を確実に実現することができる。

[0120]

この場合、第3の工程が、パーフルオロデカリンを含む反応性ガスを用いるC VD法により第3の絶縁膜を形成する工程を含むと、有機成分を主成分とし且つ 比誘電率が低い第3の絶縁膜を確実に形成することができる。

[0121]

また、この場合、第1の絶縁膜も有機成分を主成分とすると、第9の工程において、第2の絶縁膜に対するエッチングレートが高い一方、第1の絶縁膜及び第3の絶縁膜に対するエッチングレートが低いエッチング条件を確実に実現できる

と共に、第10の工程において、第1の絶縁膜及び第3の絶縁膜に対するエッチングレートが高い一方、マスクパターン及び第2の絶縁膜に対するエッチングレートが低いエッチング条件を確実に実現することができる。

[0122]

第1の絶縁膜及び第2の絶縁膜が有機成分を主成分とする場合において、第10の工程と第11の工程との間に、第3の絶縁膜における配線溝に露出している部分及び第1の絶縁膜におけるコンタクトホールに露出している部分に、窒素を含有する反応性ガスを用いるプラズマ処理によって密着層を形成する工程を備えていると、上層の金属配線及びコンタクトと、有機成分を主成分とする第1の絶縁膜及び第3の絶縁膜との密着性を確実に確保することができる。

[0123]

第1の絶縁膜が有機成分を主成分とする場合において、第1の工程が、パーフルオロデカリンを含む反応性ガスを用いるCVD法により第1の絶縁膜を形成工程を含むと、有機成分を主成分とし且つ比誘電率が低い第1の絶縁膜を確実に形成することができる。

[0124]

第2の配線構造体の形成方法によると、第10の工程において、第1のレジストパターン及び第2のレジストパターンを除去する際に、第1の絶縁膜及び第3の絶縁膜における第2の絶縁膜のコンタクトホール形成用開口部に露出している部分にダメージ層が形成されても、該ダメージ層は第11の工程において確実に除去されるため、第1及び第3の絶縁膜として、酸素プラズマによりダメージを受けるが比誘電率は低い絶縁膜を用いることが可能になるので、通常のレジストプロセスを採用しつつ比誘電率が低い層間絶縁膜を形成することができる。

[0125]

第2の配線構造体の形成方法において、第3の絶縁膜がシロキサン骨格を有する低誘電率SOG膜であると、通常のレジストプロセスを採用しつつ比誘電率が低い層間絶縁膜を確実に形成することができる。

【図面の簡単な説明】

【図1】

(a)~(c)は本発明の第1の実施形態に係る配線構造体の形成方法を示す 断面図である。

【図2】

(a)~(c)は本発明の第1の実施形態に係る配線構造体の形成方法を示す 断面図である。

【図3】

(a)~(c)は本発明の第1の実施形態に係る配線構造体の形成方法を示す 断面図である。

【図4】

(a)~(c)は本発明の第1の実施形態に係る配線構造体の形成方法において、第2のレジストパターンが位置ずれを起こした場合の問題点を説明する断面図である。

【図5】

(a)~(c)は本発明の第1の実施形態に係る配線構造体の形成方法において、第2のレジストパターンが位置ずれを起こした場合の問題点を説明する断面図である。

【図6】

(a)~(c)は本発明の第1の実施形態に係る配線構造体の形成方法において、第2のレジストパターンが位置ずれを起こした場合の問題点を説明する断面図である。

【図7】

(a)~(c)は本発明の第1の実施形態に係る配線構造体の形成方法において、第2のレジストパターンが位置ずれを起こした場合の解決策を説明する断面図である。

【図8】

(a)~(c)は本発明の第1の実施形態に係る配線構造体の形成方法において、第2のレジストパターンが位置ずれを起こした場合の解決策を説明する断面

図である。

【図9】

(a)~(c)は本発明の第2の実施形態に係る配線構造体の形成方法を示す 断面図である。

【図10】

(a)~(c)は本発明の第2の実施形態に係る配線構造体の形成方法を示す 断面図である。

【図11】

(a)~(c)は本発明の第2の実施形態に係る配線構造体の形成方法を示す 断面図である。

【図12】

(a)~(c)は本発明の第3の実施形態に係る配線構造体の形成方法を示す 断面図である。

【図13】

(a)~(c)は本発明の第3の実施形態に係る配線構造体の形成方法を示す 断面図である。

【図14】

(a)~(c)は本発明の第3の実施形態に係る配線構造体の形成方法を示す 断面図である。

【図15】

(a)~(c)は本発明の第3の実施形態の変形例に係る配線構造体の形成方法を示す断面図である。

【図16】

(a)~(d)は本発明の第3の実施形態の変形例に係る配線構造体の形成方法を示す断面図である。

【図17】

(a)~(c)は本発明の第3の実施形態の変形例に係る配線構造体の形成方法を示す断面図である。

.【図18】 ·

(a)~(c)は本発明の第4の実施形態に係る配線構造体の形成方法を示す 断面図である。

【図19】

(a)~(c)は本発明の第4の実施形態に係る配線構造体の形成方法を示す 断面図である。

[図20]

(a)~(c)は本発明の第4の実施形態に係る配線構造体の形成方法を示す 断面図である。

【符号の説明】

- 100 半導体基板
- 101 第1の金属膜
- 102 シリコン窒化膜
- 102A パターン化されたシリコン窒化膜
- 103 第1の有機膜
- 103A パターン化された第1の有機膜
- 104 有機含有シリコン酸化膜
- 104A パターン化された有機含有シリコン酸化膜
- 105 第2の有機膜
- 105A パターン化された第2の有機膜
- 106 窒化チタン膜
- 107 第1のレジストパターン
- 108 マスクパターン
- 109 第2のレジストパターン
- 110 コンタクトホール
- 111 配線溝
- 112 密灣層
- 113 金屬膜
- 114 第2の金属配線

特平10-079371

- 115 コンタクト
- 200 半導体基板
- 201 第1の金属膜
- 202 シリコン窒化膜
- 202A パターン化されたシリコン窒化膜
- 203 第1の有機膜
- 203A パターン化された第1の有機膜
- 204 有機含有シリコン酸化膜
- 204A パターン化された有機含有シリコン酸化膜
- 205 第2の有機膜
- 205A パターン化された第2の有機膜
- 206 窒化チタン膜
- 207 第1のレジストパターン
- 208 マスクパターン
- 209 第2のレジストパターン
- 210 コンタクトホール
- 2 1 1 配線溝
- 212 密着層
- 213 金属膜
- 214 第2の金属配線
- 215 コンタクト
- 300 半導体基板
- 301 第1の金属膜
- 302 シリコン窒化膜
- 302A パターン化されたシリコン窒化膜
- 303 第1の有機含有シリコン酸化膜
- 303A パターン化された第1の有機含有シリコン酸化膜
- 304 低誘電率SOG膜
- 305 第2の有機含有シリコン酸化膜

特平10-079371

- 305A パターン化された第2の有機含有シリコン酸化膜
- 306 窒化チタン膜
- 307 第1のレジストパターン
- 308 マスクパターン
- 309 第2のレジストパターン
- 310 コンタクトホール
- 3 1 1 配線溝
- 3 1 2 密着層
- 313 金属膜
- 314 第2の金属配線
- 315 コンタクト
- 350 半導体基板
- 351 第1の金属膜
- 352 シリコン窒化膜
- 352A パターン化されたシリコン窒化膜
- 353 第1のシリコン酸化膜
- 353A パターン化された第1のシリコン酸化膜
- 354 有機膜
- 355 第2のシリコン酸化膜
- 355A パターン化された第2のシリコン酸化膜
- 356 窒化チタン膜
- 357 第1のレジストパターン
- 358 マスクパターン
- 359 第2のレジストパターン
- 360 コンタクトホール形成用開口部
- 361 コンタクトホール
- 362 配線溝
- 363 密着層
- 364 金属膜

特平10-079371


- 365 第2の金属配線
- 366 コンタクト
- 400 半導体基板
- 401 第1の金属配線
- 402 シリコン窒化膜
- 402A パターン化されたシリコン窒化膜
- 403 第1の低誘電率SOG膜
- 403A パターン化された第1の低誘電率SOG膜
- 404 有機含有シリコン酸化膜
- 404A パターン化された有機含有シリコン酸化膜
- 405 第2の低誘電率SOG膜
- 405A パターン化された第2の低誘電率SOG膜
- 406 窒化チタン膜
- 407 第1のレジストパターン
- 408 マスクパターン
- 409 第2のレジストパターン
- 410 ダメージ層
- 411 コンタクトホール
- 4 1 2 配線溝
- 413 密着層
- 4 1 4 金属膜
- 415 第2の金属膜
- 416 コンタクト


【書類名】


図面

【図1】

(a)










1

【図2】


(a)










【図3】









[図4]









[図5]


(a)




(b)





(c)



【図6】









【図7】


(a)




(b)





(c)




【図8】










【図9】










【図10】










【図11】









【図12】





(b) 307 306 305 304 303 302 301 300















【図14】










【図15】













【図17】









[図18]










1 8

出証特平11-3021681


【図19】









【図20】







特平10-079371

【書類名】

要約書

【要約】

[課題] 通常のレジストプロセスを採用して、比**誘電率が低い層間**絶縁膜を 形成できるようにする。

【解決手段】 半導体基板100上の第1の金属配線101の上に、シリコン窒化膜102、第1の有機膜103、有機含有シリコン酸化膜104、第2の有機膜105及び窒化チタン膜106を順次堆積した後、窒化チタン膜106の上に形成された第1のレジストパターン107をマスクとして窒化チタン膜106に対してエッチングを行なってマスクパターン108を形成し、その後、第2の有機膜105の上に第2のレジストパターン109を形成する。第2の有機膜105に対して第2のレジストマスク109をマスクとしてエッチングを行なって、第2の有機膜105をパターン化すると共に第1及び第2のレジストパターン107、109を除去する。第2の有機膜105に対してマスクパターン108をマスクとしてエッチングして配線溝を形成すると共に、第1の有機膜103に対してパターン化された有機含有シリコン酸化膜104をマスクとしてエッチングしてコンタクトホールを形成する。

【選択図】 図1

【書類名】 【訂正書類】 職権訂正データ

<認定情報・付加情報> 【特許出願人】

【識別番号】

000005821

【住所又は居所】

大阪府門真市大字門真1006番地

【氏名又は名称】

松下電器産業株式会社

【代理人】

申請人

【識別番号】

100077931

【住所又は居所】

大阪府大阪市西区靭本町1丁目4番8号 太平ビル

前田特許事務所

【氏名又は名称】

前田 弘

【選任した代理人】

【識別番号】

100094134

【住所又は居所】

大阪府大阪市西区靱本町1丁目4番8号 太平ビル

前田特許事務所

【氏名又は名称】

小山 廣毅

【選任した代理人】

100107445

【識別番号】 【住所又は居所】

大阪府大阪市西区靭本町1丁目4番8号 太平ビル

前田特許事務所

【氏名又は名称】

小根田 一郎

出願人履歴情報

識別番号

[000005821]

1. 変更年月日 [変更理由] 住 所

氏 名

1990年 8月28日 新規登録 大阪府門真市大字門真1006番地 松下電器産業株式会社

出証特平11-3021681

Transaction History Date 1999-06-89

Date information retrieved from USPTO Patent Application Information Retrieval (PAIR) system records at www.uspto:gov

Gp 1763

AUG 0 9 1999 CT

Docket: 0819-0226

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re PATENT application of)

NOBUO AOI)

Serial No. 09/274,114) Group Art Unit: 1763

Filed: March 23, 1999) Examiner: Unassigned

For: METHOD FOR FORMING)

INTERCONNECTION STRUCTURE)

Honorable Assistant Commissioner of Patents

Washington, D.C. 20231

Sir:

Transmitted herewith is an Information Disclosure Statement in the above-identified application.

- [X] In the event applicant(s) has overlooked the need for any petition to effect the entry of the documents submitted herewith, it is respectfully requested that this be treated as such petition and that any necessary fees associated with this petition be charged to Deposit Account No. 19-2380.
- [X] In the event applicant(s) has overlooked the need for any petition and fee for extension of time, and such extension is required, applicant(s) requests that this be considered a petition therefor and that such fee be charged to Deposit Account No. 19-2380.
- [X] The Commissioner is hereby authorized to charge fees under 37 CFR 1.16, 1.17, 1.20(a), 1.20(b), 1.20(c) and 1.20 (d) (except the Issue Fee) which may be required now or hereafter, or credit any overpayment, to Deposit Account No. 19-2380. A duplicate copy of this sheet is attached.

CERTIFICATE OF MAILING

Respectfully submitted,

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on 2-4-09

Eric J. Robinson
Reg. No. 38,285
Sixbey, Friedman, Leedom & Ferguson, P.C.
8180 Greensboro Drive, Suite 800
McLean, Virginia 22102
(703) 790-9110

Docket: 0819-0226

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re PATENT application of NOBUO AOI


Serial No. 09/274,114 Group Art Unit: 1763 Filed: March 23, 1999 Examiner: Unassigned

For: METHOD FOR FORMING

INTERCONNECTION STRUCTURE

Honorable Assistant Commissioner of Patents Washington, D.C. 20231

Transmitted herewith is an Information Disclosure Statement in the above-identified application.



- In the event applicant(s) has overlooked the need for any [X] petition and fee for extension of time, and such extension is required, applicant(s) requests that this be considered a petition therefor and that such fee be charged to Deposit Account No. 19-2380.
- The Commissioner is hereby authorized to charge fees under 37 CFR 1.16, 1.17, 1.20(a), 1.20(b), 1.20(c) and 1.20 (d) (except the Issue Fee) which may be required now or hereafter, or credit any overpayment, to Deposit Account No. 19-2380. A duplicate copy of this sheet is attached.

CERTIFICATE OF MAILING

Respectfully submitted,

hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on.

Eric J. Robinson

Reg. No. 38,285

Sixbey, Friedman, Leedom & Ferguson, P.C.

8180 Greensboro Drive, Suite 800

McLean, Virginia 22102

(703) 790-9110

Page 342 of 388

1700 MA

Docket: 0819-0226

Washington, D.C. 20231

Sir:

NI THE HINHTED	CTATEC DATENT	AND TO A DEMADE OFFICE

-1-

In re F	PATENT application of)				
NOBU	JO AOI)				
Serial	No. 09/274,114)	Group Art	Unit: 1763		
Filed:	03/23/1999)	Examiner:	Unassigned		
For:	METHOD FOR FORMING INTERCONNECTION STRUCTURE))		TC 1700 BAI	<u> </u>	
Honor	INFORMATION DISCLOS rable Assistant Commissioner of Patents	URE S'	<u> </u>	ROOM		(

In accordance with the provisions of 37 C.F.R. 1.56 and 37 C.F.R. 1.97-1.99, Applicant submits herewith attached Form PTO-1449 listing references known to Applicant and requests that these references be made of record in the above identified application. Copies of the references listed are submitted herewith in accordance with 37 C.F.R. 1.98(a).

The Commissioner is hereby authorized to charge fees under 37 C.F.R. §§1.16, 1.17, 1.20(a), 1.20(b), 1.20(c), and 1.20(d) (except the Issue Fee) which may be required now or hereafter, or credit any overpayment to Deposit Account No. 19-2380. A duplicate copy of this sheet is attached.

Respectfully submitted,

Eric J. Robinson

Reg. No. 38,285

Sixbey, Friedman, Leedom & Ferguson, P.C. 8180 Greensboro Drive, Suite 800

CERTIFICATE OF MAILING McLean, Virginia 22102

(703) 790-9110

I hereby certify that correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on.

Page 343 of 388

- 1 -

Docket: 0819-0226

IN THE UNITED STATES PATENT.	AND I	RADEMAR	K OFFICE		
In re PATENT application of	.)			0	PE
NOBUO AOI)	•		AUG	0 9 19
Serial No. 09/274,114)	Group Art	Unit: 1763	P. T.	
Filed: 03/23/1999)	Examiner:	Unassigned	ENT & TH	ADEMAR
For: METHOD FOR FORMING)				
INTERCONNECTION STRUCTURE)			: " "	~ }
).	. •	70a		ă J
		· .	<u> </u>		
INFORMATION DISCLOS	URE S	TATEMENT		SE C	
Honorable Assistant Commissioner of Patents			700 %		.
Washington, D.C. 20231					

In accordance with the provisions of 37 C.F.R. 1.56 and 37 C.F.R. 1.97-1.99, Applicant submits herewith attached Form PTO-1449 listing references known to Applicant and requests that these references be made of record in the above identified application. Copies of the references listed are submitted herewith in accordance with 37 C.F.R. 1.98(a).

The Commissioner is hereby authorized to charge fees under 37 C.F.R. §§1.16, 1.17, 1.20(a), 1.20(b), 1.20(c), and 1.20(d) (except the Issue Fee) which may be required now or hereafter, or credit any overpayment to Deposit Account No. 19-2380. A duplicate copy of this sheet is attached.

Respectfully submitted,

Eric J. Robinson Reg. No. 38,285

Sixbey, Friedman, Leedom & Ferguson, P.C.

8180 Greensboro Drive, Suite 800

CERTIFICATE OF MAILING McLean, Virginia 22102 (703) 790-9110

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on

Sir:

Page 344 of 388

\$3

, ————————————————————————————————————					Sneet	Of <u>2</u>
Form PTO-1449 (Rev. 8-83)	U.S. Department o Patent and Tradem		Atty. Docket No.:		Serial No.	09/274114
INFÓ	RMATION DISCLOSURE STATEMEN	T	Applicant:			TANK OF SOLVE
((Use several sheets if necessary)		Filing Date:		Group:	© 6661 € 0 3UA
	Ü	.S. PATEN	T DOCUMENTS			9118E)
Examiner Initial	. Patent Number	Issue Date	Patentee	Class	Subclass	Filing Date (if approp.)
LT NE	5,651,855	07/29/97	Dennison et al.	438	628	·
LINE	5,110,712	05/05/92	Kessler et al.	438	623	OIPA
				ļ		()
						AUG 0 9 1999 (8)
			· · · · · · · · · · · · · · · · · · ·		1	
			·			RADEMARKOR
·						
					: •••••	
,	FOR	REIGN PAT	ENT DOCUMENTS		CT3 None	towal themal
	Document Number	Date	Country	Class	Subclass	Franslation Yes No
LINE.	. 0 680 085 A1	11/02/95	EPO	HO1L	21/768	and the same
LINE	0 425 787 A2	05/08/91	EPO	H01L	21/90	
					00	\
	OTHER DOCUMENTS (Including	Author, Tit	le, Relevant Pages, Date,	Place of Pu	blication)	
LiTHE	European Search Report dated July	1, 1999				
			in the second	·		,
Examiner Lun	rette J. Mx-Ewner	ii`	Date Considered 10/	6/2000	7	
	itial if citation considered, whether		·	7		through citation
if not in confo	ormance and not considered. Include	copy of this	form with next communicat	ion to appl	icant.	303 41.00.(0)

orm PTO-1449 Rev. 8-83)	U.S. Department of Patent and Tradem	of Commerce mark Office	Atty. Docket No.:	,	Serial No.	
	RMATION DISCLOSURE STATEMEN		Applicant:			OIFE
•	(Use several sheets if necessary)	•	Filing Date:		Group:	AUG 0 9 199
· · · · · · · · · · · · · · · · · · ·	σ	.S. PATEN	T DOCUMENTS			TADEMAN
kaminer nitial	Patent Number	Issue Date	Patentee .	Class	Subclass	Filing Date (if approp.
	5,651,855	07/29/97	Dennison et al.			
	5,110,712	05/05/92	Kessler et al.			
	:	·			C	
					send 1	
					18 AP	
					7	
					53 5	5 <u>[]</u>
					- 1	
	:					
	FOI	REIGN PAT	ENT DOCUMENTS		·	
	Document Number	Date	Country	Class	Subclass	Translation Yes No
	0 680 085 A1	11/02/95	EPO			٠.
	0 425 787 A2	05/08/91	EPO			
		Ī.				
	OTHER DOCUMENTS (Including	Author. Ti	tle. Relevant Pages, Date,	Place of Pu	ublication)	
	European Search Report dated July	1, 1777		*		·
		······································		· · · · · · · · · · · · · · · · · · ·		
					,	
aminer		<u> </u>	Date Considered			
XAMINER: I	nitial if citation considered, whether	r or/not cit	ation is in conformance w	th MPEP 609	Draw line	through citatio
not in con	formance and not considered. Include	copy of thi	s form with next communic	ation to app	licant.	
						•
•				,		
•		•				

File History Content Report

The following content is missing from the original file history record obtained from the United States Patent and Trademark Office. No additional information is available.

Document Date - 1999-08-09

Document Title - List of References cited by applicant and considered by examiner

Page(s) - 2 of 2

Other Prior Art

According to the information contained in form PTO-1449 or PTO-892, there are one or more other prior art/non-patent literature documents missing from the original file history record obtained from the United States Patent and Trademark Office. Upon your request we will attempt to obtain these documents from alternative resources. Please note that additional charges will apply for this service.

This page is not part of the official USPTO record. It has been determined that content identified on this document is missing from the original file history record.

Transaction History Date 2000-62-09 Date information retrieved from USPTO Patent Application Information Retrieval (PAIR) system records at www.uspto.gov

> ERTIFICATE OF N certify that this correspondence is being ith the United States Postal Service with postage as First Class Mail in an envelope Assistant Commissioner for Patents, addressed to: Washington, D.C. 20231, on

Docket No. 0819-2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re F	PATENT Application of)	
Nobuc	AOI)	
Serial	No. 09/274,114)	Group Art Unit: 1763
Filed:	March 23, 1999)	Examiner: Unassigned
For:	METHOD FOR FORMING)	•
	INTERCONNECTION STRUCTURE	١.	

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

In accordance with the provisions of 37 C.F.R. 1.56 and 37 C.F.R. 1.97-1.99, Applicant submits herewith attached Form PTO-1449 listing references known to Applicant and requests that these references be made of record in the above-identified application. Copies of the references are submitted herewith in accordance with 37 C.F.R. 1.98(a).

The Commissioner is hereby authorized to charge fees under 37 CFR 1.17 which may be required now or hereafter, or credit any overpayment, to Deposit Account No. 19-2380. A duplicate copy of this paper is attached.

Respectfully submitted,

Eric J. Robinson

Registration No. 38,285

Sixbey, Friedman, Leedom & Ferguson, P.C.

8180 Greensboro Drive, Suite 800

McLean, Virginia 22102

(703) 790-9110

(703) 883-0370 (Fax)



Form PTO-144 (Rev. 8-83)	9 U.S. Department o Patent and Trade		Atty. Docket No.: 081	9-226	Serial No.:	09/274,	114
INFORM	ATION DISCLOSURE STAT	EMENT	Applicant: Nobuo AOI		•	•	
	(Use several sheets if necessary)	·	Filing Date: March 23,	1999	Group: 17	63	
	U.S	. PATENT	DOCUMENTS				
Examiner Initial*	Document Number	Date	Name	Class	Subclass	Filing (if appro	
		·				<u> </u>	
				<u> </u>			
		·		 	5 3		
					Ample Server	- <u>- , , , , , , , , , , , , , , , , , ,</u>	,
	· · · · · · · · · · · · · · · · · · ·						
	···		·		80	- 	
					ప్రే		
	FORE	IGN PATE	ENT DOCUMENTS				
	Document Number	Date	Country	Class	Subclass	<u>Trans</u> Yes	lation No
L.J.WE	6-291193	10/18/94	Japan	H01L	21/90	Abst.	
L.T.M.E.	7-153842	06/16/95	Japan	HO1L	21/968	Abst.	
LJ.ME	9-64034	03/07/97	Japan	HOLL	21/3205	Abst.	
L.J.LE	9-153545	06/10/97	Japan	HOTT	21/768	Abst.	
	OTHER DOCUMEN	VTS (Includin	ng Author, Title, Date, Perti	nent Pages. E	tc.)	<u> </u>	<u> </u>
	·						
				, , , , , , , , , , , , , , , , , , , 			
Examiner: >	Lynette J. Uz-Eum	ni	Date Considered: 10/6/200 (5			
*EXAMINE	R: Initial if citation considered, wheth not in conformance and not consider	her or not cit	ation is in conformance copy of this form with n	with MPEP ext commur	609; draw li nication to a	ne throug oplicant.	jh

/	OIPE
	FEB 0 9 2000 &
13	TRADEMARKS.

	TRADEMARIS						
(Rev. 8-83) Patent and Trademark Office INFORMATION DISCLOSURE STATEMENT		Atty. Docket No.: 0819-226 Serial No.: 09/274,114					
		Applicant: Nobuo AOI					
	(Use several sheets if necessary)		Filing Date: March 23	, 1999	Group: 17	63	
	U.S	S. PATENT	DOCUMENTS				
Examiner Initial*	Document Number	Date	Name	Class	Subclass	Filing Date (if appropriate)	

					13	, , , , , , , , , , , , , , , , , , ,	
					54.5 -4.5 TT)	70	
						.3	
				<u> </u>		and the second	
				<u> </u>	Carlo Carlo		
			<u> </u>	<u> </u>			
	FORE	IGN PATE	NT DOCUMENTS				
	Document Number	Date	Country	Class	Subclass	<u>Translation</u> Yes No	
	6-291193	10/18/94	Japan			Abst.	
	7-153842	06/16/95	Japan	73.		Abst.	
	9-64034	03/07/97	Japan			Abst.	
	9-153545	06/10/97	Japan			Abst.	
***		1 3					
	OTHER DOCUME	NTS (Includin	g Author, Title, Date, Pert	inent Pages, I	Etc.)		
		James Comment					
	and the second	K J				•	
	1						
	Manage of the second						
Examiner:			Date Considered:				
	Initial if citation considered, whet						

Transaction History Date 200-10-10 Date information retrieved from USPTO Patent Application Information Retrieval (PAIR) system records at www.uspto.gov

	Application No. 09/274,114	Applicant(s	a) A01	•
Notice of Allowability	Examiner Lynette T. Um	ez-Eronini	Group Art Unit 1765	
All claims being allowable, PROSECUTION ON THE MER herewith (or previously mailed), a Notice of Allowance a mailed in due course.	RITS IS (OR REMAINS) and Issue Fee Due or c	CLOSED in other approp	this application.	if not included
☐ This communication is responsive to				
S7 The allegand below 1 1 4 4 5				
∑ The drawings filed on Mar 23, 1999 are according to the drawings filed on are according to the drawing to t				
Acknowledgement is made of a claim for foreign price All Some* None of the CERTIFIED copi	rity under 35 U.S.C.			
received in Application No. (Series Code/Serial	Number)			
received in this national stage application from			e 17.2(a)).	
*Certified copies not received:	,			
Acknowledgement is made of a claim for domestic p				•
A SHORTENED STATUTORY PERIOD FOR RESPONSE to THREE MONTHS FROM THE "DATE MAILED" of this Of ABANDONMENT of this application. Extensions of time	ifice action. Failure to	timely com	ply will result in	
Note the attached EXAMINER'S AMENDMENT or NO that the oath or declaration is deficient. A SUBSTITUTION	TICE OF INFORMAL A	APPLICATION IS F	N, PTO-152, wh REQUIRED.	ich discloses
☐ Applicant MUST submit NEW FORMAL DRAWINGS				
\square because the originally filed drawings were declare	d by applicant to be in	formal.		
including changes required by the Notice of Drafts to Paper No	person's Patent Draw	ing Review,	PTO-948, attac	hed hereto or
 including changes required by the proposed drawing approved by the examiner. 	ng correction filed on	· · · · · · · · · · · · · · · · · · ·	, whic	ch has been
including changes required by the attached Examin	ner's Amendment/Con	nment.		
Identifying indicia such as the application number (see drawings. The drawings should be filed as a separate Draftsperson.	e 37 CFR 1.84(c)) sho e paper with a transmi	uld be writte ttal lettter a	en on the revers ddressed to the	e side of the Official
☐ Note the attached Examiner's comment regarding RE	QUIREMENT FOR THE	DEPOSIT O	F BIOLOGICAL	MATERIAL.
Any response to this letter should include, in the upper r CODE/SERIAL NUMBER). If applicant has received a Not and DATE of the NOTICE OF ALLOWANCE should also be	ice of Allowance and	APPLICATIO	N NUMBER (SEI Je, the ISSUE BA	RIES ATCH NUMBER
Attachment(s)	• •		• .	
Notice of References Cited, PTO-892			-	
	aper No(s). 3 & 4	_		
☒ Notice of Draftsperson's Patent Drawing Review,	PTO-948			
■ Notice of Informal Patent Application, PTO-152	•			
☐ Interview Summary, PTO-413				
☐ Examiner's Amendment/Comment				1.
☐ Examiner's Comment Regarding Requirement for D	Deposit of Biological M	aterial		
X Examiner's Statement of Reasons for Allowance			•	

Part of Paper No. _

Application/Control Number: 09/274114

Art Unit: 1765

REASONS FOR ALLOWANCE

The following is an examiner's statement of reasons for allowance: Prior art 1.

lacks the steps of forming an interconnection structure as recited in the claims.

Any comments considered necessary by applicant must be submitted no later

than the payment of the issue fee and, to avoid processing delays, should preferably

accompany the issue fee. Such submissions should be clearly labeled "Comments on

Statement of Reasons for Allowance."

2. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Lynette T. Umez-Eronini whose telephone number is

(703) 306-9074.

Page 2

BENJAMIN L. UTECH SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 1700

Itue

October 6, 2000

		Notice of References Cited		Application No. 09/274,114	Applicant(s) AOI		
		Notice of Refer	ences Cited	Examiner Lynette T.	Umez-Eronini	Group Art Unit 1765	Pa	ge 1 of 1
•			U.S	S. PATENT DOCUMEN		_ 		
		DOCUMENT NO.	DATE	1	NAME		LASS	SUBCLASS
	A	5,518,963	5/1996		PARK		438	624
	В	5,635,423	6/1997	HUA	NG ET AL.		438	638
	С	5,702,982	12/1997	LE	ET AL.		438	620
	D		·					
	E							
-,,	F							· ·
	G							
	н							
	ı							
	J							·
	к							
	ι							
	м							i
	·		FORE	IGN PATENT DOCUM	NTS			
		DOCUMENT NO.	DATE	COUNTRY	NAM	E	CLASS	SUBCLASS
	N						.	
	0							
	P							
	a							
_	R	· .						
_	S							
	Т		<u> </u>					
			NO	N-PATENT DOCUMEN	TS	······································		
			DOCUMENT (Including Aut	thor, Title, Source, and Perti	nent Pages)			DATE
	U							
	v					-		-
	w			,				
	x							

Notice of References Cited

U. S. Patent and Trademark Office PTO-892 (Rev. 9-95)

Page 354 of 388

Part of Paper No. 5

PTO COPY

Page 355 of 388

NOTICE OF DRAFTPERSON'S PATENT DRAWING REVIEW

not objected to by the Draftperson under 37 CFR 1.84 or objected to by the Draftperson under 37 CFR 1.84 or 1.1	152 as indicated below. The Examiner will require submission of new, corrected
wings whe necessary. Corrected drawings must be submitted according to	the instructions on the back of this notice.
DRAWINGS. 37 CFR 1.84(a): Acceptable categories of drawings:	7. SECTIONAL VIEWS: 37 CFR 1.84(h)(3)
Black ink. Color.	Hatching not indicated for sectional portions of an object.
Color drawing are not acceptable until petition is granted.	Fig.(s)
Fig.(s)	Sectional designation should be noted with Arabic or
Pencil and non black ink is not permitted. Fig(s)	Roman numbers. Fig.(s)
PHOTOGRAPHS. 37 CFR 1.84(b)	8. ARRANGEMENT OF VIEWS. 37 CFR 1.84(i)
Photographs are not acceptable until petition is granted,	Words do not appear on a horizontal, left-to-right fashion when
3 full-tone sets are required. Fig(s)	page is either upright or turned, so that the top becomes the right
Photographs not properly mounted (must brystol board or	side, except for graphs. Fig.(s)
photographic double-weight paper). Fig(s)	Views not on the same plane on drawing sheet. Fig.(s)
Poor quailty (half-tone). Fig(s)	9. SCALE. 37 CFR 1.84(k)
TYPE OF PAPER. 37 CFR 1.84(e)	Scale not large enough to show mechansim with crowding
Paper not flexible, strong, white and durable.	when drawing is reduced in size to two-thirds in reproduction.
Fig.(s)	Fig.(s)
Erasures, alterations, overwritings, interlineations,	10. CHARACTER OF LINES, NUMBERS, & LETTERS. 37 CFR 1.84(1)
folds, copy machine marks not acceptable. (too thin)	Lines, numbers & letters not uniformly thick and well defined,
Mylar, vellum paper is not acceptable (too thin).	clean, durable and black (poor line quality).
Fig(s)	Fig.(s)
SIZE OF PAPER. 37 CFR 1.84(F): Acceptable sizes:	11. SHADING. 37 CFR 1.84(m)
21.0 cm by 29.7 cm (DIN size A4)	Solid black areas pale. Fig.(s)
21.6 cm by 27.9 cm (8 1/2 x 11 inches)	Solid black shading not permitted. Fig.(s)
All drawings sheets not the same size.	Shade lines, pale, rough and blurred. Fig.(s)
Sheet(s)	12. NUMBERS, LETTERS, & REFERENCE CHARACTERS.
. MARGINS. 37 CFR 18.4(g): Acceptable margins:	37 CFR 1.48(p)
Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm	Numbers and reference characters not plain and legible.
SIZE: A4 Size	Fig.(s)
Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm	Figure legends are poor. Fig.(s)
SIZE: 8 1/2 x 11	Numbers and reference characters not oriented in the same
Margins not acceptable. Fig(s)	direction as the view. 37 CFR 1.84(p)(3) Fig.(s)
Top (T) Left (L)	Engligh alphabet not used. 37 CFR 1.84(p)(3) Fig.(s)
Right (R) Bottom (B)	Numbers, letters and reference characters must be at least
. VIEWS. CFR 1.84(h)	.32 cm (1/8 inch) in height. 37 CFR 1.84(p)(3) Fig.(s)
REMINDER: Specification may require revision to	13. LEAD LINES. 37 CFR 1.84(q)
correspond to drawing changes.	Lead lines cross each other. Fig.(s)
Views connected by projection lines or lead lines.	Lead lines missing. Fig.(s)
Fig.(s)	14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR 1.48(t)
Partial views. 37 CFR 1.84(h)(2)	
Brackets needed to show figure as one entity.	Sheets not numbered consecutively, and in Ababic numerals
Fig.(s)	beginning with number 1. Fig.(s)
Views not labeled separately or properly.	15. NUMBERING OF VIEWS. 37 CFR 1.84(u)
Fig.(s)	Views not numbered consecutively, and in Abrabic numerals,
Enlarged view not labeled separately or properly.	beginning with number 1. Fig.(s)
Fig.(s)	16. CORRECTIONS. 37 CFR 1.84(w)
	Corrections not made from PTO-948 dated
	17. DESIGN DRAWINGS. 37 CFR 1.152
	Surface shading shown not appropriate. Fig.(s)
	Solid black shading not used for color contrast.
	Fig.(s)
COMMENTS	
	•
	•
Draftsman: Son Lam	
(703)308-0366	
REVIEWER DAT	E <u>10 / 0 6 / 00</u> TELEPHONE NO



UNITED STATE BPARTMENT OF COMMERCE

NOTICE OF ALLOWANCE AND ISSUE FEEDUES:

IM61/1010

GERALD J FERGUSON JR SIXBEY FRIEDMAN LEEDOM & FERGUSON 8180 GREENSBORO DRIVE SUITE 800 MCLEAN VA 22102

APPLIC	ATION NO.	FILING DATE OF STATE	DTAL CLAIMS	THE STANDING	R-AND GROL	P APT UNIT (1. 1. N. CO.	DATE MARED	•
	09/274.114	03/23/99	015	UMEZ BRON	IINI, L		176	55 10/10/0	00
First Named . Applicant	AOI,		35 U	SC 154(b)	term e	xt. =	0 [Days	

TITLE OF INVENTION METHOD FOR FORMING INTERCONNECTION STRUCTURE

ATTY'S DOCKET NO.	CLASSISUBCEARS : BATCH NO	ARPLNATAPE	SMALL ENTITY.	:FEE OUE	. DATE DUE
1 0819-22	6 438-700.000	o √753 UTI	LITY NO	\$1240.00	01/10/01

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT.

PROSECUTION ON THE MERITS IS GLOSED.

THE ISSUE FEE MUSI BE RAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED THIS STATUTORY PERIOD CANNOT BE EXTENDED.

HOW TO RESPOND TO THIS NOTICE

- I. Review the SMALL ENTITY status shown above.

 If the SMALL ENTITY is shown as YES, weith your current SMALL ENTITY status.
 - A. If the status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change In status; or
 - B. If the status is the same, pay the FEE OUE shown
- If the SMALL ENTITY is shown as NO.
- A. Pay FEE DUE shown above, or
- B. File verified statement of Small Entity Status before, or with, payment of 1/2 the FEE DUE shown above.
- The Part Bilsaue Fee: Transmittal should be completed and returned to the Patent and Trademark Office (PTO) with your and its SUE FEE. Leven it the ISSUE FEE has already been paid by charge to deposit account, Part Bilsaue Fee Transmittal and should be completed and returned if you are charging the ISSUE FEE to youndeposit account, section "45" of Part and Sue Fee Transmittal and returned in the ISSUE FEE to youndeposit account, section "45" of Part and Sue Fee Transmittal and section "45" of Part and Sue Fee Transmittal and Sue
- 200 B-Issue Fee Transmittat should be completed and an extra copy of the form should be submitted.
- HI. All communications regarding this application must give application number and batch number as the contrary.

MORE TO A SECOND AS A SECONDATION AND TRADEMARK OFFICE COPY 1779

:PTOL-65 (REV. 10-98) Approved for use through 08/80/99. (0651-0023)

U.S GPO: 1998-437-839/80023

Transaction History Date 2001-01-09

Date information retrieved from USPTO Patent
Application Information Retrieval (PAIR)
system records at www.uspto.gov

BEST COPY

		AT B.—ISSUE FEE e, to: Box 15505.F Ağallının Co Washington,	EE Intrinsioner for Pati	4 N. J. 1984 1988 1988	OIPE MIIA	BA
rious. lecelpt, the . correspondence aboress as mus. pacifying a new correspondence as	ul further corre- con of maintenance corrected below or d idrees; and/or (b) indicating	a separate TEE ADDR	sette Fise to current (1; by (a) E88" for	recompanying pa or formal drawing. Certific	g book Gryngs had emittel. This beat port: Each additional must have its own cei- cate of Mailing	peper, such as an Efficate of mailing.
		I M 51/101	O the United mail in an e the date in:	Cialca Peolal Barri	Fee Transmittel is bei ice with sufficient posi to the Box Issue Fee intel	ane for first class
SUITE BOO MCLEAN VA	22102	TOTAL CLAMB	Janu	EM 30	ichael 8, 2001	(Signature) (Code) DATE MAILED
09/274,114	<u> </u>		EZ ERONINI		1765	10/10/00
First Named AOI,		35 USC	154(b) ter	e ext. =	0 Days	3.
TLE OF METHOD FOR	FORMING INTER	CONNECTION S	•	OUT EERIIDAAN V	0000201 09274114	
			01/16/C		,).00 OP
ATTY'S DOCKET NO.	CLASS-GUBCLASS	BATCH NO. APPI	N. TYPE SMAL	LENTITY	FEE OUE	DATE DUE
1 0819-226	438-700	.000 T53	UTILITY	NO	\$1240.00	01/10/01
Change of correspondence address Use of PTO form(a) and Customer: Change of correspondence addi PTO/S8/122) attached.	Number are recommended, bu	t not required. (1) atto the me	For printing on the patent the names of up to 3 re- imeys or agents CR, al name of a single firm mbor a registered atto- i the names of up to 2 re-	petered patent ternatively, (2) (having as a may or ligant)	Eric J. F	

"Fee Address" Indication (or "Fee Address" Indication form PTO/SB/47) attached. 3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. Inclusion of assignee data is only appropriate when an assignment has been previously submitted to the PTO or is being submitted under separate cover. Completion of this form is NOT a substitue for 4a. The following less are enciosed (make check pcyable to Com of Patents and Trademarks): S Issue Fee Advance Order - # of Copies. (A) NAME OF ASSIGNEE
Matsushita Electric Industrial Co., Ltd.
(B) RESIDENCE (CITY & STATE OR COUNTRY) 4b. The following less or deficiency in these less should be charged to: 19-2380 DEPOSIT ACCOUNT NUMBER 19-2 (ENCLOSE AN EXTRA COPY OF THIS FORM) Osaka, Japan
assigned the appropriate assignee outegory indicated below (will not be printed on the patent) issue Fee its group entity. 🔲 government g corporation or other priv Advance Order - # of Copies The COMMISSIONER OF PATENTS AND TRADEMARKS IS req ition identified above. (Authorized Signature) 01/11/2001 EEKUBAY2 00000030 09274114 38 285 Reg NOTE: The Issue Fee will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the Patent and 1840:00 OP 02 FC:561 Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending on the needs of the individual case. Any comments on the amount of time required to complete this form should be sent to the Chief information Officer, Patent and Trademark Office, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND FEES AND THIS FORM TO: Box Issue Fee, Assistant Commissioner for Patents, Washington D.C. 20231 Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMIT THIS FORM WITH FEE

PTOL:858 (REV:19-95) Approved for use through 05/50/99. OMB 0651-0033

Peters and Trademark Office; U.S. DEPARTMENT OF COMMERCE

File History Content Report

The following content is missing from the original file history record obtained from the United States Patent and Trademark Office. No additional information is available.

Document Date - 2001-03-06

Document Title - USPTO Grant

(not) solidge to know of electe)

1700 INTERNAL TRANSFER REQUEST FOR S.N.

	105/00	FROM:	ANITA	ALANKO	·	_ (print name)	
		REASON(S	S):				
FORWARD TO	O:	A. You had	-		, (check box)		
A. Art Unit:	1765	B. See Spe	c. page(s)				
B. Class:	438	C. See Cla	lms _				
C Subclass:	689+		,				
REASONS	forming in	uterces	meet	for s	emicone	<u>.</u>	
				, ,			
DATE:		FROM:		·		_ (print name)	
		REASON(S):				
FORWARD T	Ó:	A. You had	Parent	,	(chack box)		
A. Art Unit:		B. See Spe	ec. page(s)				
B. Class:		C. See Cla	ims				
C Subclass:				•			
REASONS	-			· · ·			
		• •					
-	<u> </u>						
DATE:		FROM:	.*			(print name)	
FORWARD T	·O;	REASON(S):				
1700 CLASS	FICATION UNIT	A. You had	d Parent	`	(check box)		
		B. See Sp	ec, pages(s	;)			
		C. See Cla	aims				
		() () ()					
REASONS	A transfer to the second of th						
- : -						•	

C Subclass:

A. Art Unit:

B. Class:

FORWARD TO:

DATE:

DISPOSITION BY 1700 CLASSIFICATION UNIT

CLASSIFIER:

REASON(6):

C. See Claims

A. You had Parent B. See Spec. page(s)

	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1						oplication	or Do	ocket Num	ber
	PATENT A		Sec. 10. 10. 10. 10. 10. 10. 10. 10. 10. 10	ETERMINATI ber 10/21998	ON RECOR	D				
		CLAIMS A	FILED .	140 - 111 - 11 - 11	mn 2)	SMALL TYPE		OR.	OTHER SMALL	
C)R	NUMBE	ŘFILED	NUMBER	EXTRA	RATE	FEE	i	RATE	FEI
Α	SIC FEE						380.00	OR		760.0
C	TAL CLAIMS	1/5	minus	20= *	*	X\$ 9=	, 4, 1, - , 11 - , - ,	OR	X\$18≈	
1	DEPENDENT CI	AIMS /	minus	3 = •		X39=		OR	X78=	78
1	JLTIPLE DEPEN	IDENT CLAIM P	RESENT		Y-1/4 / 1		60 j. j. j. j.	1.		/
<u>.</u>	No difference				·olumo a	+130=		OR	+260=	
11	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	门数保护工作。		ero, enter "0" in c	XXIUMIL Z	TOTAL		OR	TOTAL	858
	:	LÁIMS AS A (Colúmn 1)	MENDE	(Column 2)	(Column 3)	SMALL	ENTITY	OR	OTHER SMALL	
		CLAIMS REMAINING AFTER AMENOMENT		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RATE	ADDI- TIONAL FEE		RATE	ADI TION FE
	Total		Minus		=,	X\$ 9=		OR	X\$18=	٠.
	Independent		Minus	***	-	X39=		OR	X78=	٠., .
_	FIRST PRESE	NTATION OF M	ULTIPLE DE	PENDENT CLAIM		+130=			+260=	
						TOTAL		OR	TOTAL	
:						ADDIT FEE		OR	ADDIT. FEE	 :
		(Column 1) CEAIMS	August Mari	(Column 2)	(Column 3)		ADDI-		;. , , , .	·AD
		REMAINING AFTER AMENDMENT		PREVIOUSLY PAID FOR	PRESENT	RATE	TIONAL FEE		RATE	TION
	Total		Minus			X\$ 9 ≠		ОН	X\$18=	
	Independent	建 设设施设施	Minus			X39=	<u>v</u>		X78=	- 12 - 1 - 1 - 1
	FIRST PRESE	NTATION OF M	ULTIPLE OF	PENDENT CLAIM				OR		
,						+130=		OR	+260=	. 1
						ADDIT FEE		OR	TOTAL ADDIT. FEE	
		(Colump 1)		(Cólumn 2)	(Column 3)			•		·
)		CLAIMS REMAINING		HIGHEST	PRESENT		ADDI-	<u> </u>		ADI
		AFTER		PREVIOUSLY PAID FOR	EXTRA	PATE	TIONAL FEE		RATE	TION
Ĕ	Total		Minus	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		X\$ 9=		OR	X\$18=	
	Independent		Minus	(基本)	= ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	X39=			X78=	
	FIRST PRES	ENTATION OF M	ULTIPLE OF	PÉNDENT CLAIM			. ·	OR	3 75	
	-	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1			, , .			ı		1
				lumn 2, write '0' in co		+130=		OR	+260=	<u>L</u> .

lev. 11/98)

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

\$\docume{\pi} \ \mathref{\pi} \ \ \text{S} \ \text{BPD::1898-454-473/\$0301}

THOMSON INNOVATION

Thomson Innovation Patent Export, 2015-05-12 12:57:54 -0400

Table of Contents

1. US6197696B1 Method for forming interconnection structure

Family 1/1

13 record(s) per family, collapsed by 7 record(s)

Record 1/7 JP03062491B2 The formation method of a wiring structure

Publication Number:

JP03062491B2 20000710 JP2000003913A 20000107

Title:

The formation method of a wiring structure

Title - DWPI:

Priority Number:

JP199879371A

Priority Date:

1998-03-26

Application Number:

JP199975519A

Application Date:

1999-03-19

Publication Date:

2000-07-10

IPC Class Table:

IPC	Section	Class	Subclass	Class Group	Subgroup
H01L00213205	н	H01	H01L	H01L0021	H01L00213205
H01L0021312	Н	H01	H01L	H01L0021	H01L0021312
H01L0021768	н	H01	H01L	H01L0021	H01L0021768
H01L0023522	Н	H01	H01L	H01L0023	H01L0023522

IPC Class Table - DWPI:

Assignee/Applicant:

JP F Terms:

| 5F033HH07 | 5F033HH08 | 5F033HH11 | 5F033HH12 | 5F033HH13 | 5F033HH14 | 5F033HH15 | 5F033HH19 | 5F033HH33 | 5F033JJ01 | 5F033JJ07 | 5F033JJ08 | 5F033JJ11 | 5F033JJ12 | 5F033JJ13 | 5F033JJ14 | 5F033JJ15 | 5F033JJ19 | 5F033JJ33 | 5F033MM02 | 5F033MM12 | 5F033MM13 | 5F033NN06 | 5F033NN07 | 5F033PP06 | 5F033PP15 | 5F033PP26 | 5F033QQ08 | 5F033QQ09 | 5F033QQ10 | 5F033QQ11 | 5F033QQ21 | 5F033QQ27 | 5F033QQ28 | 5F033QQ37 | 5F033QQ48 | 5F033RR04 | 5F033RR06 | 5F033RR09 | 5F033RR21 | 5F033RR25 | 5F033SS01 | 5F033SS02 | 5F033SS03 | 5F033SS15 | 5F033TT04 | 5F033TT07 | 5F033XX12 | 5F033XX15 | 5F033XX24 | 5F058AA10 | 5F058AD02 | 5F058AD04 | 5F058AD05 | 5F058AD09 | 5F058AD01 | 5F058BD19 | 5F058BD19 | 5F058BD10 | 5F05

JP FI Codes:

| H01L0021312-N | H01L002188-K | H01L002190-S

Assignee - Original:

A	\Box	Tabl	I I
MIN		Tab	IC.

ECLA:

Abstract:

Language of Publication:

JA

Gazette Date	Code	INPADOC Legal Status Impact
2015-03-17	R250	+
Description: RECEIPT OF	ANNUAL FEES JAPANESE INTERME	DIATE CODE: R250
2014-01-17	R350	æ
	TIFICATION OF DEGISTRATION OF T	RANSFER JAPANESE INTERMEDIATE CODE: R350

2014-01-08		S111	.e.
Description: R313113	REQUEST FOR CHANGE C	F OWNERSHIP OR PART OF OWNERSH	IIP JAPANESE INTERMEDIATE CODE
2013-11-18		R350	
Description:	WRITTEN NOTIFICATION C	FREGISTRATION OF TRANSFER JAPA	ANESE INTERMEDIATE CODE: R350
2013-11-08		S533	
	WRITTEN REQUEST FOR F	REGISTRATION OF CHANGE OF NAME	JAPANESE INTERMEDIATE CODE:
2013-04-02		FPAY	+
Description:	RENEWAL FEE PAYMENT	(PRS DATE IS RENEWAL DATE OF DATA	ABASE) PAYMENT UNTIL: 20140428
2013-03-28		FPAY	+
Description:	RENEWAL FEE PAYMENT	(PRS DATE IS RENEWAL DATE OF DATA	ABASE) PAYMENT UNTIL: 20130428
2012-05-08		FPAY	+
Description:	RENEWAL FEE PAYMENT	(PRS DATE IS RENEWAL DATE OF DATA	ABASE) PAYMENT UNTIL: 20130428
2012-04-05		FPAY	+
Description:	RENEWAL FEE PAYMENT	(PRS DATE IS RENEWAL DATE OF DATA	ABASE) PAYMENT UNTIL: 20120428
2011-04-05		FPAY	+
Description:	RENEWAL FEE PAYMENT	(PRS DATE IS RENEWAL DATE OF DATA	ABASE) PAYMENT UNTIL: 20120428
2010-04-06		FPAY	+
Description:	RENEWAL FEE PAYMENT	(PRS DATE IS RENEWAL DATE OF DATA	ABASE) PAYMENT UNTIL: 20110428
2009-03-31		FPAY	+
Description:	RENEWAL FEE PAYMENT	PRS DATE IS RENEWAL DATE OF DATA	ABASE) PAYMENT UNTIL: 20100428
2008-04-22		FPAY	+
	RENEWAL FEE PAYMENT	(PRS DATE IS RENEWAL DATE OF DATA	ABASE) PAYMENT UNTIL: 20090428
2008-03-27		FPAY	ı
	DENEMAL EEE DAVAEUT		ARASEN DAVINGNIT LINTIL : 20080428
nescribaou:	ILINEVVAL FEE PATIVIENT	(PRS DATE IS RENEWAL DATE OF DATA	ADAGE) FATINENT UNTIL: 20080428

Post-Issuance (US):

Reassignment (US) Table:

Maintenance Status (US):

Litigation (US):

Opposition (EP):

License (EP):

EPO Procedural Status:

Front Page Drawing:



Record 2/7 JP2000294643A METHOD FOR FORMATION OF WIRING STRUCTURE | The formation method of a wiring structure

Publication Number:

JP2000294643A 20001020 JP03078811B1 20000821

Title:

METHOD FOR FORMATION OF WIRING STRUCTURE | The formation method of a wiring structure

Title - DWPI:

Interconnection structure for a semiconductor integrated circuit

Priority Number.

JP199879371A

Priority Date:

1998-03-26

Application Number:

JP200066163A

Application Date:

1999-03-19

Publication Date:

2000-10-20

IPC Class Table:

IPC	Section	Class	Subclass	Class Group	Subgroup
H01L00213205	Н	H01	H01L	H01L0021	H01L00213205
H01L0021302	н	H01	H01L	H01L0021	H01L0021302
H01L00213065	Н	H01	H01L	H01L0021	H01L00213065
H01L0021768	Н	H01	H01L	H01L0021	H01L0021768
H01L0023522	н	H01	H01L	H01L0023	H01L0023522

IPC Class Table - DWPI:

IPC - DWPI	Section - DWPI	Class - DWPI	Subclass - DWPI	Class Group - DWPI	Subgroup - DWPi
H01L0021302	Н	H01	H01L	H01L0021	H01L0021302
H01L00213065	H	H01	H01L	H01L0021	H01L00213065
H01L0021312	н	H01	H01L	H01L0021	H01L0021312
H01L00213205	Н	H01	H01L	H01L0021	H01L00213205

H01L0021768	Н	H01	H01L	H01L0021	H01L0021768
H01L0023522	Н	H01	H01L	H01L0023	H01L0023522
H01L0021311	н	H01	H01L	H01L0021	H01L0021311

Assignee/Applicant:

MATSUSHITA ELECTRIC IND CO LTD

JP F Terms:

| 5F004DB00 | 5F004DB03 | 5F004DB23 | 5F004DB25 | 5F004EA03 | 5F004EA06 |
5F004EA07 | 5F004EB01 | 5F004EB03 | 5F033HH08 | 5F033HH09 | 5F033HH11 | 5F033HH12 |
5F033HH13 | 5F033HH14 | 5F033HH15 | 5F033HH19 | 5F033HH33 | 5F033JJ08 | 5F033JJ09 |
5F033JJ11 | 5F033JJ12 | 5F033JJ13 | 5F033JJ14 | 5F033JJ15 | 5F033JJ19 | 5F033JJ33 |
5F033KK08 | 5F033KK09 | 5F033KK11 | 5F033KK12 | 5F033KK13 | 5F033KK14 | 5F033KK15 |
5F033KK19 | 5F033KK33 | 5F033MM02 | 5F033NN06 | 5F033PP06 | 5F033PP15 | 5F033PP26 |
5F033QQ10 | 5F033QQ11 | 5F033QQ12 | 5F033QQ21 | 5F033QQ24 | 5F033QQ25 | 5F033QQ27 |
5F033QQ28 | 5F033QQ35 | 5F033QQ37 | 5F033QQ48 | 5F033RR06 | 5F033RR09 |
5F033RR12 | 5F033RR21 | 5F033RR25 | 5F033RR26 | 5F033SS03 | 5F033SS11 | 5F033SS15 |
5F033SS22 | 5F033TT04 | 5F033TT07 | 5F033XX24

JP FI Codes:

| H01L0021302-105A | H01L0021302-301N | H01L0021302-301S | H01L0021302-J | H01L002188-B | H01L002190-A | H01L002190-B | H01L002190-S

Assignee - Original:

MATSUSHITA ELECTRIC IND CO LTD

Any CPC Table:

ECLA:

Abstract:

PROBLEM TO BE SOLVED: To obtain a method for formation of wiring structure by which an interlayer insulating film having a low specific inductive capacity can be formed by adopting an ordinary resist process.

SOLUTION: In the method for formation of wiring structure, a first organic film 603, a silicon oxide film 604, and a second organic film 605 are sequentially deposited on a semiconductor substrate 600, and then, a mask pattern 608 is formed on the second organic film 605. Then the organic film 605 is patterned by etching the film 605 by using a second resist pattern 609 and the mask pattern 608 as a mask and, at the same time, the second resist pattern 609 is removed. In addition, the silicon oxide film 604 is patterned by etching the film 604 by using the patterned second organic film 605A as a mask. Thereafter, a wiring groove is formed in the second organic film 605A by etching the film 605A by using the mask pattern 608 as a mask and the first organic film 603 by using the silicon oxide film 604 as a mask and, at the same time, a contact hole is formed in the first organic film 603.

COPYRIGHT: (C)2000,JPO&Japio

SUBJECT of the Invention

A normal resist process is employ|adopted and it enables it to form an interlayer insulation film with a low dielectric constant.

PROBLEM to be solved

After depositing the 1st organic membrane 603, the silicon oxide film 604, and the 2nd organic membrane 605 one by one on the semiconductor substrate 600, the mask pattern 608 is formed on the 2nd organic membrane 605.

It etches with respect to organic insulating film 605 by setting the 2nd resist pattern 609 and the mask pattern 608 as a mask, and while patternizing the 2nd organic membrane 605, the 2nd resist pattern 609 is removed.

It etches by setting as a mask 2nd organic membrane 605A patternized with respect to the silicon oxide film 604, and the silicon oxide film 604 is patternized.

While etching by setting the mask pattern 608 as a mask with respect to the 2nd organic membrane 605A,

A contact hole is formed in the 1st organic membrane 603, while etching by setting a silicon oxide film as a mask with respect to the 1st organic membrane 603 and forming a wiring groove|channel in the 2nd organic membrane 605A.

[MAT_IMAGE 000002]

PROBLEM TO BE SOLVED: To obtain a method for formation of wiring structure by which an interlayer insulating film having a low specific inductive capacity can be formed by adopting an ordinary resist process. SOLUTION: In the method for formation of wiring structure, a first organic film 603, a silicon oxide film 604, and a second organic film 605 are sequentially deposited on a semiconductor substrate 600, and then, a mask pattern 608 is formed on the second organic film 605. Then the organic film 605 is patterned by etching the film 605 by using a second resist pattern 609 and the mask pattern 608 as a mask and, at the same time, the second resist pattern 609 is removed. In addition, the silicon oxide film 604 is patterned by etching the film 604 by using the patterned second organic film 605A as a mask. Thereafter, a wiring groove is formed in the second organic film 605A by etching the film 605A by using the mask pattern 608 as a mask and the first organic film 603 by using the silicon oxide film 604 as a mask and, at the same time, a contact hole is formed in the first organic film 603.

Language of Publication:

JA

Gazette Date	Code	INPADOC Legal Status Impact
2014-01-17	R350	.e.
Description: WRITTEN NO	TIFICATION OF REGISTRATION OF TR	RANSFER JAPANESE INTERMEDIATE CODE: R350

2013-11-18	R350	·*·
Description: WRITTEN NO	DTIFICATION OF REGISTRATION OF TRANSFER J	IAPANESE INTERMEDIATE CODE: R350
2013-11-08	S533	~
Description: WRITTEN RE	EQUEST FOR REGISTRATION OF CHANGE OF NAM	ME JAPANESE INTERMEDIATE CODE:
2012-06-05	FPAY	+
Description: RENEWAL F	EE PAYMENT (PRS DATE IS RENEWAL DATE OF D	DATABASE) PAYMENT UNTIL: 20130616
2012-05-31	FPAY	+
Description: RENEWAL F	EE PAYMENT (PRS DATE IS RENEWAL DATE OF D	DATABASE) PAYMENT UNTIL: 20120616
2011-05-31	FPAY	+
Description: RENEWAL F	EE PAYMENT (PRS DATE IS RENEWAL DATE OF D	DATABASE) PAYMENT UNTIL: 20120616
2010-06-01	FPAY	+
Description: RENEWAL F	EE PAYMENT (PRS DATE IS RENEWAL DATE OF D	DATABASE) PAYMENT UNTIL: 20110616
2010-05-27	FPAY	+
Description: RENEWAL F	EE PAYMENT (PRS DATE IS RENEWAL DATE OF D	PAYMENT UNTIL: 20100616
2009-06-02	FPAY	+
Description: RENEWAL F	EE PAYMENT (PRS DATE IS RENEWAL DATE OF D	DATABASE) PAYMENT UNTIL: 20100616
2008-06-10	FPAY	+
Description: RENEWAL F	EE PAYMENT (PRS DATE IS RENEWAL DATE OF D	DATABASE) PAYMENT UNTIL: 20090616
2008-06-05	FPAY	+
		DATABASE) PAYMENT UNTIL: 20080616

Post-Issuance (US):

Reassignment (US) Table:

Maintenance Status (US):


Litigation (US):


Opposition (EP):

License (EP):

EPO Procedural Status:

Front Page Drawing:





Record 3/7 JP2000294644A METHOD FOR FORMATION OF WIRING STRUCTURE | The formation method of a wiring structure

Publication Number:

JP2000294644A 20001020 JP03078812B1 20000821

Title:

METHOD FOR FORMATION OF WIRING STRUCTURE | The formation method of a wiring structure

Title - DWPI:

Interconnection structure for a semiconductor integrated circuit

Priority Number.

JP199879371A

Priority Date:

1998-03-26

Application Number:

JP200066179A

Application Date:

1999-03-19

Publication Date:

2000-10-20

IPC Class Table:

IPC	Section	Class	Subclass	Class Group	Subgroup
H01L00213205	Н	H01	H01L	H01L0021	H01L00213205
H01L0021302	н	H01	H01L	H01L0021	H01L0021302
H01L00213065	Н	H01	H01L	H01L0021	H01L00213065
H01L0021768	Н	H01	H01L	H01L0021	H01L0021768
H01L0023522	Н	H01	H01L	H01L0023	H01L0023522

IPC Class Table - DWPI:

IPC - DWPI	Section - DWPI	Class - DWPI	Subclass - DWPI	Class Group - DWPI	Subgroup - DWPi
H01L0021302	Н	H01	H01L	H01L0021	H01L0021302
H01L00213065	Н	H01	H01L	H01L0021	H01L00213065
H01L0021312	н	H01	H01L	H01L0021	H01L0021312
H01L00213205	Н	H01	H01L	H01L0021	H01L00213205

H01L0021768	Н	H01	H01L	H01L0021	H01L0021768
H01L0023522	Н	H01	H01L	H01L0023	H01L0023522
H01L0021311	Н	H01	H01L	H01L0021	H01L0021311

Assignee/Applicant:

MATSUSHITA ELECTRIC IND CO LTD

JP F Terms:

| 5F004AA08 | 5F004AA16 | 5F004DA00 | 5F004DB00 | 5F004DB03 | 5F004DB07 |
5F004DB23 | 5F004DB25 | 5F004EA03 | 5F004EB01 | 5F004EB03 | 5F004EB08 | 5F033HH08 |
5F033HH09 | 5F033HH11 | 5F033HH12 | 5F033HH13 | 5F033HH14 | 5F033HH15 | 5F033HH19 |
5F033HH33 | 5F033JJ08 | 5F033JJ09 | 5F033JJ11 | 5F033JJ12 | 5F033JJ13 | 5F033JJ14 |
5F033JJ15 | 5F033JJ19 | 5F033JJ33 | 5F033KK08 | 5F033KK09 | 5F033KK11 | 5F033KK12 |
5F033KK13 | 5F033KK14 | 5F033KK15 | 5F033KK19 | 5F033KK33 | 5F033MM02 | 5F033NN06 |
5F033PP06 | 5F033PP15 | 5F033PP26 | 5F033QQ10 | 5F033QQ11 | 5F033QQ12 | 5F033QQ21 |
5F033QQ25 | 5F033QQ27 | 5F033QQ28 | 5F033QQ35 | 5F033QQ37 | 5F033QQ48 | 5F033RR06 |
5F033RR09 | 5F033RR12 | 5F033RR21 | 5F033RR25 | 5F033RR26 | 5F033SS03 | 5F033SS11 |
5F033SS15 | 5F033SS22 | 5F033TT04 | 5F033TT07 | 5F033XX24

JP FI Codes:

| H01L0021302-105A | H01L0021302-301N | H01L0021302-301S | H01L0021302-301Z | H01L0021302-J | H01L002188-B | H01L002190-A | H01L002190-B | H01L002190-S

Assignee - Original:

MATSUSHITA ELECTRIC IND CO LTD

Any CPC Table:

ECLA:

Abstract:

PROBLEM TO BE SOLVED: To provide a method for formation of wiring structure by which an interlayer insulating film having a low specific inductive capacity can be formed by adopting an ordinary resist process.

SOLUTION: In the method for formation of wiring structure, a first organic matter-bearing silicon oxide film 303, an SOG film 304 having a low specific inductive capacity, and a second organic matter-containing silicon oxide film 305 are sequentially deposited on a semiconductor substrate 300, and then, a mask pattern 308 is formed on the silicon oxide film 305. Then contact holes 310 are formed in the silicon oxide film 303 by etching the silicon oxide film 305, SOG film 304, and silicon oxide film 303 by using a second resist pattern 309 as a mask. After the pattern 309 is removed thereafter, wiring grooves 311 are formed in the SOG film 304 by etching the silicon oxide film 305 and SOG film 304 by using a mask pattern 308 as a mask.

COPYRIGHT: (C)2000, JPO& Japio

SUBJECT of the Invention

A normal resist process is employ|adopted and it enables it to form an interlayer insulation film with a low dielectric constant.

PROBLEM to be solved

On the semiconductor substrate 300, the 1st organic containing silicon oxide film 303, low dielectric constant SOG film 304, and the 2nd organic containing silicon oxide film 305 were deposited one by one,

Then, the mask pattern 308 is formed on the 2nd organic containing silicon oxide film 305. It etches by setting the 2nd resist pattern 309 as a mask with respect to the 2nd organic containing silicon oxide film 305, low dielectric constant SOG film 304, and the 1st organic containing silicon oxide film 303, and the contact hole 310 is formed in the 1st organic containing silicon oxide film 303.

The 2nd resist pattern 309 was removed,

Then, it etches by setting the mask pattern 308 as a mask with respect to the 2nd organic containing silicon oxide film 305 and low dielectric constant SOG film 304, and the wiring groove|channel 311 is formed in low dielectric constant SOG film 304.

[MAT_IMAGE_000002]

PROBLEM TO BE SOLVED: To provide a method for formation of wiring structure by which an interlayer insulating film having a low specific inductive capacity can be formed by adopting an ordinary resist process. SOLUTION: In the method for formation of wiring structure, a first organic matter-bearing silicon oxide film 303, an SOG film 304 having a low specific inductive capacity, and a second organic matter-containing silicon oxide film 305 are sequentially deposited on a semiconductor substrate 300, and then, a mask pattern 308 is formed on the silicon oxide film 305. Then contact holes 310 are formed in the silicon oxide film 303 by etching the silicon oxide film 305, SOG film 304, and silicon oxide film 303 by using a second resist pattern 309 as a mask. After the pattern 309 is removed thereafter, wiring grooves 311 are formed in the SOG film 304 by etching the silicon oxide film 305 and SOG film 304 by using a mask pattern 308 as a mask.

Language of Publication:

JA

	ALCONO DE CONTROL DE C
R350	.e.
IFICATION OF REGISTRATION OF T	RANSFER JAPANESE INTERMEDIATE CODE: R350
S111	_
R CHANGE OF OWNERSHIP OR PAR	RT OF OWNERSHIP JAPANESE INTERMEDIATE CODE
R350	æ
	S111 R CHANGE OF OWNERSHIP OR PAR


2013-11-08	_	S533	-
Description: R313533	WRITTEN REQUEST FOR F	REGISTRATION OF CHANGE OF NAME	JAPANESE INTERMEDIATE CODE:
2012-06-05		FPAY	+
Description:	RENEWAL FEE PAYMENT	PRS DATE IS RENEWAL DATE OF DATA	BASE) PAYMENT UNTIL: 20130616
2012-05-31		FPAY	+
Description:	RENEWAL FEE PAYMENT	PRS DATE IS RENEWAL DATE OF DATA	ABASE) PAYMENT UNTIL: 20120616
2011-05-31		FPAY	+
Description:	RENEWAL FEE PAYMENT	PRS DATE IS RENEWAL DATE OF DATA	BASE) PAYMENT UNTIL: 20120616
2010-06-01		FPAY	+
Description:	RENEWAL FEE PAYMENT	PRS DATE IS RENEWAL DATE OF DATA	BASE) PAYMENT UNTIL: 20110616
2010-05-27		FPAY	+
Description:	RENEWAL FEE PAYMENT	PRS DATE IS RENEWAL DATE OF DATA	BASE) PAYMENT UNTIL: 20100616
2009-06-02		FPAY	+
Description;	RENEWAL FEE PAYMENT	PRS DATE IS RENEWAL DATE OF DATA	BASE) PAYMENT UNTIL: 20100616
2008-06-10		FPAY	+
Description:	RENEWAL FEE PAYMENT	PRS DATE IS RENEWAL DATE OF DATA	BASE) PAYMENT UNTIL: 20090616
2008-06-05		FPAY	+
Description:	RENEWAL FEE PAYMENT	PRS DATE IS RENEWAL DATE OF DATA	ABASE) PAYMENT UNTIL: 20080616


Post-Issuance (US):
Reassignment (US) Table:
Maintenance Status (US):
Litigation (US):
Opposition (EP):

License (EP):

EPO Procedural Status:

Front Page Drawing:





Record 4/7 US6197696B1 Method for forming interconnection structure

Publication Number:

US6197696B1 20010306

Title:

Method for forming interconnection structure

Title - DWPI:

Interconnection structure for a semiconductor integrated circuit

Priority Number.

JP199879371A

Priority Date:

1998-03-26

Application Number:

US1999274114A

Application Date:

1999-03-23

Publication Date:

2001-03-06

IPC Class Table:

IPC	Section	Class	Subclass	Class Group	Subgroup
H01L0021768	н	H01	H01L	H01L0021	H01L0021768

IPC Class Table - DWPI:

IPC - DWPI	Section - DWPI	Class - DWPI	Subclass - DWPI	Class Group - DWPI	Subgroup - DWPI
H01L0021302	Н	H01	H01L	H01L0021	H01L0021302
H01L00213065	H	H01	H01L	H01L0021	H01L00213065
H01L0021312	Н	H01	H01L	H01L0021	H01L0021312
H01L00213205	н	H01	H01L	H01L0021	H01L00213205
H01L0021768	Н	H01	H01L	H01L0021	H01L0021768
H01L0023522	Н	H01	H01L	H01L0023	H01L0023522
H01L0021311	н	H01	H01L	H01L0021	H01L0021311

Assignee/Applicant:

Matsushita Electric Industrial Co. Ltd., Osaka, JP

JP F Terms:

JP FI Codes:

Assignee - Original:

Matsushita Electric Industrial Co. Ltd.

Any CPC Table:

Туре	Invention	Additional	Version	Office
Current	H01L 21/76835	-	20130101	EP
Current	H01L 21/76811		20130101	EP
Current	H01L 21/76813		20130101	EP
Current	H01L 21/76814		20130101	EP
Current	H01L 21/76826		20130101	EP
Current	H01L 21/76829		20130101	EP
Current	H01L 21/76831		20130101	EP
Current	H01L 21/76895		20130101	EP

ECLA:

H01L0021768B12 | H01L0021768B2D6 | H01L0021768B2D8 | H01L0021768B2F | H01L0021768B8P | H01L0021768B10 | H01L0021768B10B | H01L0021768C10
Abstract:

In a method for forming an interconnection structure, first, second and third insulating films and a thin film are sequentially formed over lower-level metal interconnects. Then, the thin film is masked with a first resist pattern and etched to form a mask pattern with openings for interconnects. Next, the third insulating film is masked with a second resist pattern and dry-etched such that the third insulating film and the first and second resist patterns are etched at a high rate and that the second insulating film is etched at a low rate to form openings for contact holes in the third insulating film and remove the first and second resist patterns. Then, the second insulating film is masked with the third insulating film and dry-etched such that the second insulating film is etched at a high rate and that the first and third insulating films are etched at a low rate to form the openings for contact holes in the second insulating film. Then, the third and first insulating films are masked with the mask pattern and the second insulating film, respectively, and dry-etched such that the first and third insulating films are etched at a high rate and that the mask pattern and the second insulating film rate and that the mask pattern and the second insulating film are etched at a low rate to form wiring grooves and contact holes in the third and first insulating films, respectively. Finally, upper-level metal interconnects and contacts are formed.

Language of Publication:

ΕN

Gazette Date	Code	INPADOC Legal Status Impact
2014-02-03	AS	· -
Description: ASSIGNMENT GC	DO KAISHA IP BRIDGE 1, JAPA	N ASSIGNMENT OF ASSIGNORS INTEREST;

2012-08-20	FPAY	ŧ	
Description: FEE PAYMEN	ит	<u>.</u>	
2008-08-27	FPAY	+	
Description: FEE PAYMEN	IT		
2004-08-04	FPAY	+	
Description: FEE PAYMEN	п		
1999-03-23	AS		

Post-Issuance (US):

Reassignment (US) Table:

GODO KAISHA IP BRIDGE 1,TOKYO,JP PANASONIC CORPORATION (FORMERLY MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.) Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Corresponent: SUGHRUE MION, PLLC 2100 PENNSYLVANIA AVE. NW SUITE 800 WASHINGTON, DC 20037-3213 MATSUSHITA ELECTRIC INDUSTRIAL CO. LTD.,OSAKA 571-8501,JP PANASONIC 2014-01-17 032152/0514 2014-02-03 2014-01-17 032152/0514 2014-02-03 2014-01-17 032152/0514 2014-02-03 2014-01-17 032152/0514 2014-02-03	Assignee	Assignor	Date Signed	Reel/Frame	Date
Corresponent: SUGHRUE MION, PLLC 2100 PENNSYLVANIA AVE. NW SUITE 800 WASHINGTON, DC 20037-3213 MATSUSHITA ELECTRIC AOI, NOBUO 1999-03-19 009862/0097 1999-03-23 INDUSTRIAL CO. LTD.,OSAKA 571-8501,JP		CORPORATION (FORMERLY MATSUSHITA ELECTRIC INDUSTRIAL	2014-01-17	032152/0514	2014-02-03
INDUSTRIAL CO. LTD.,OSAKA 571-8501,JP	Conveyance: ASSIGNMENT	OF ASSIGNORS INTEREST (S	EE DOCUMENT FO	OR DETAILS).	
LTD.,OSAKA 571-8501,JP		ION, PLLC 2100 PENNSYLVAN	IA AVE. NW SUITE	800 WASHINGTON,	DC 20037-3213
	Corresponent SUGHRUE M				
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).	Corresponent SUGHRUE M MATSUSHITA ELECTRIC INDUSTRIAL CO.				

Maintenance Status (US):


Litigation (US):


Opposition (EP):

License (EP):

EPO Procedural Status:

Front Page Drawing:





Record 5/7 US6287973B2 Method for forming interconnection structure

Publication Number:

US6287973B2 20010911 US20010001739A1 20010524

Title:

Method for forming interconnection structure

Title - DWPI:

Interconnection structure for a semiconductor integrated circuit

Priority Number.

JP199879371A | US1999274114A

Priority Date:

1998-03-26 | 1999-03-23

Application Number:

US2001756242A

Application Date:

2001-01-09

Publication Date:

2001-09-11

IPC Class Table:

IPC	Section	Class	Subclass	Class Group	Subgroup
H01L0021768	н	H01	H01L	H01L0021	H01L0021768

IPC Class Table - DWPI:

IPC - DWPI	Section - DWPI	Class - DWPI	Subclass - DWPI	Class Group - DWPI	Subgroup - DWPI
H01L0021302	Н	H01	H01L	H01L0021	H01L0021302
H01L00213065	н	H01	H01L	H01L0021	H01L00213065
H01L0021312	Н	H01	H01L	H01L0021	H01L0021312
H01L00213205	Н	H01	H01L	H01L0021	H01L00213205
H01L0021768	Н	H01	H01L	H01L0021	H01L0021768
H01L0023522	Н	H01	H01L	H01L0023	H01L0023522
H01L0021311	Н	H01	H01L	H01L0021	H01L0021311

Assignee/Applicant:

Matsushita Electric Industrial Co. Ltd., Osaka, JP

JP F Terms:

JP FI Codes:

Assignee - Original:

Matsushita Electric Industrial Co. Ltd.

Any CPC Table:

Туре	Invention	Additional	Version	Office
Current	H01L 21/76835	-	20130101	EP
Current	H01L 21/76811		20130101	EP
Current	H01L 21/76813		20130101	EP
Current	H01L 21/76814		20130101	EP
Current	H01L 21/76826		20130101	EP
Current	H01L 21/76829		20130101	EP
Current	H01L 21/76831		20130101	EP
Current	H01L 21/76895		20130101	EP

ECLA:

H01L0021768B12 | H01L0021768B2D6 | H01L0021768B2D8 | H01L0021768B2F | H01L0021768B8P | H01L0021768B10 | H01L0021768B10B | H01L0021768C10
Abstract:

In a method for forming an interconnection structure, first, second and third insulating films and a thin film are sequentially formed over lower-level metal interconnects. Then, the thin film is masked with a first resist pattern and etched to form a mask pattern with openings for interconnects. Next, the third insulating film is masked with a second resist pattern and dry-etched such that the third insulating film and the first and second resist patterns are etched at a high rate and that the second insulating film is etched at a low rate to form openings for contact holes in the third insulating film and remove the first and second resist patterns. Then, the second insulating film is masked with the third insulating film and dry-etched such that the second insulating film is etched at a high rate and that the first and third insulating films are etched at a low rate to form the openings for contact holes in the second insulating film. Then, the third and first insulating films are masked with the mask pattern and the second insulating film, respectively, and dry-etched such that the first and third insulating films are etched at a high rate and that the mask pattern and the second insulating film respectively, and contact holes in the third and first insulating films, respectively. Finally, upper-level metal interconnects and contacts are formed.

Language of Publication:

EN

INPADOC Legal Status Impact


·	SHA IP BRIDGE 1, JAPAN ASSIGNMENT N (FORMERLY MATSUSHITA ELECTRIC	
2013-02-19	FPAY	+
Description: FEE PAYMENT		
2009-02-11	FPAY	+
Description: FEE PAYMENT		
2005-02-17	FPAY	+
Description: FEE PAYMENT		
		- 12

Post-Issuance (US):

Reassignment (US) Table:

Assignee	Assignor	Date Signed	Reel/Frame	Date
GODO KAISHA IP BRIDGE 1,TOKYO,JP	PANASONIC CORPORATION (FORMERLY MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.)	2014-01-17	032152/0514	2014-02-03
Conveyance: ASSIGNMENT	OF ASSIGNORS INTEREST (S	EE DOCUMENT F	OR DETAILS).	

Maintenance Status (US):	
_itigation (US):	
Opposition (EP):	
icense (EP):	
EPO Procedural Status:	
Front Page Drawing:	



Record 6/7 EP945900B1 Method for forming interconnection structure (Verfahren zur Herstellung einer Verbindungsstruktur (Méthode de formation d'une structure d'interconnexion

Publication Number:

EP945900B1 20060809 EP945900A1 19990929

Title:

Method for forming interconnection structure (Verfahren zur Herstellung einer Verbindungsstruktur (Méthode de formation d'une structure d'interconnexion

Interconnection structure for a semiconductor integrated circuit

Priority Number.

JP199879371A

Priority Date:

Title - DWPI:

1998-03-26

Application Number:

EP1999105946A

Application Date:

1999-03-24

Publication Date:

2006-08-09

IPC Class Table:

IPC	Section	Class	Subclass	Class Group	Subgroup
H01L0021768	н	H01	H01L	H01L0021	H01L0021768

IPC Class Table - DWPI:

IPC - DWPI	Section - DWPI	Class - DWPI	Subclass - DWPI	Class Group - DWPI	Subgroup - DWP
H01L0021302	Н	H01	H01L	H01L0021	H01L0021302
H01L00213065	Н	H01	H01L	H01L0021	H01L00213065
H01L0021312	Н	H01	H01L	H01L0021	H01L0021312
H01L00213205	Н	H01	H01L	H01L0021	H01L00213205
H01L0021768	Н	H01	H01L	H01L0021	H01L0021768
H01L0023522	H	H01	H01L	H01L0023	H01L0023522
H01L0021311	Н	H01	H01L	H01L0021	H01L0021311

Assignee/Applicant:

MATSUSHITA ELECTRIC INDUSTRIAL CO. LTD, Kadoma shi, Osaka 571 8501, JP, 01855508 JP F Terms:

JP FI Codes:

Assignee - Original:

MATSUSHITA ELECTRIC INDUSTRIAL CO. LTD

Any CPC Table:

Туре	Invention	Additional	Version	Office	
Current	H01L 21/76835	_	20130101	EP	
Current	H01L 21/76811		20130101	EP	
Current	H01L 21/76813		20130101	EP	
Current	H01L 21/76814		20130101	EP	
Current	H01L 21/76826		20130101	EP	
Current	H01L 21/76829		20130101	EP	
Current	H01L 21/76831		20130101	EP	
Current	H01L 21/76895		20130101	EP	

ECLA:

H01L0021768B12 | H01L0021768B2D6 | H01L0021768B2D8 | H01L0021768B2F | H01L0021768B8P | H01L0021768B10 | H01L0021768B10B | H01L0021768C10 | Abstract:

In a method for forming an interconnection structure, first, second and third insulating films and a thin film are sequentially formed over lower-level metal interconnects. Then, the thin film is masked with a first resist pattern and etched to form a mask pattern with openings for interconnects. Next, the third insulating film is masked with a second resist pattern and dry-etched such that the third insulating film and the first and second resist patterns are etched at a high rate and that the second insulating film is etched at a low rate to form openings for contact holes in the third insulating film and remove the first and second resist patterns. Then, the second insulating film masked with the third insulating film is dry-etched such that the second insulating film is etched at a high rate and that the first and third insulating films are etched at a low rate to form the openings for contact holes in the second insulating film. Then, the third and first insulating films masked with the mask pattern and the second insulating film, respectively, are dry-etched such that the first and third insulating films are etched at a high rate and that the mask pattern and the second insulating film grooves and contact holes in the third and first insulating film are etched at a low rate to form wiring grooves and contact holes in the third and first insulating films, respectively. Finally, upper-level metal interconnects and contacts are formed.

Language of Publication:

ΕN

Gazette Date	Code	INPADOC Legal Status Impact

2015-03-31	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE NL
2014-08-29	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE DE
2014-06-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE GB
2014-05-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE FR
2014-04-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE NL
2013-08-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE NL
2013-04-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE GB
2013-04-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE FR
2013-04-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE DE
2012-07-31	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE NL
 2012-07-31	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE DE
2012-06-29	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	OFFICE GB
A P. LEWIS CO.		

2012-04-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	LOFFICE FR
 2011-07-29	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	L OFFICE GB
2011-07-29	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	LOFFICE DE
2011-05-31	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	L OFFICE NL
2011-05-31	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	L OFFICE FR
2010-08-31	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	L OFFICE DE
2010-08-31	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	LOFFICE NL
2010-06-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	L OFFICE GB
2010-05-31	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	LOFFICE FR
2009-10-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	L OFFICE FR
2009-08-31	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	L OFFICE DE
2009-06-30	PGFP	+
Description: POSTGRANT	T: ANNUAL FEES PAID TO NATIONAL	L OFFICE GB

USPTO Maintenance Report

Patent Bibliogr	raphic Data			05/1	2/2015 12:56 PM
Patent Number:	6197696		Application Number:	09274114	
Issue Date:	03/06/2001		Filing Date:	03/23/1999	
Title:	METHOD FOR	FORMING INT	ERCONNECTI	ON STRUCTU	RE
Status:	4th, 8th and 12th	n year fees paid		Entity:	LARGE
Window Opens:	N/A	Surcharge Date:	N/A	Expiration:	N/A
Fee Amt Due:	Window not open	Surchg Amt Due:	Window not open	Total Amt Due:	Window not open
Fee Code:					
Surcharge Fee Code:					
Most recent events (up to 7):	08/20/2012 07/05/2012 07/05/2012 08/27/2008 08/04/2004 09/12/2001	Payment of Maintenance Fee, 12th Year, Large Entity. Payor Number Assigned. Payer Number De-assigned. Payment of Maintenance Fee, 8th Year, Large Entity. Payment of Maintenance Fee, 4th Year, Large Entity. Payor Number Assigned End of Maintenance History			
Address for fee purposes:	PANASONIC PATENT CENTER 20000 Mariner Avenue, Suite 200 Torrance CA 90503				