

VERIFICATION OF TRANSLATION

I, Yukiko Toyoda Buntin
of 1950 Roland Clarke Place
Reston, VA 20191

declare that I am well acquainted with both the Japanese and English languages, and that the attached is an accurate partial translation, to the best of my knowledge and ability, of Japanese Patent Application Publication No. H9-97838 (translation of first and last pages only), published April 8, 1997.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the above-captioned application or any patent issued thereon.

Signature _____



Yukiko Toyoda Buntin

Date _____

6-28-2017

Exhibit 2065

TSMC v. IP Bridge

(19) Japan Patent Office (JP) (12) Patent Publication (A)

(11) Patent Application Publication No:

H9-97838

(43) Publication Date: April 8, 1997

(51) Int.Cl. ⁶	Classification Symbol	JPO Ref. FI	Technical display area
H 01L 21/768	H01L 21/90	D	
21/8238	27/08	321E	
27/092			

Examination Request – None – Number of Claims 26 (17 pages total)

(21) Application No: H8-191740

(22) Filing Date: July 22, 1996

(31) Priority Claim No: H7-192181

(32) Priority Date: July 27, 1995

(33) Priority Claim Country: Japan (JP)

(71) Applicant: 000005821

Matsushita Electric Industrial Co., Ltd.
1006, Oaza Kadoma, Kadoma-shi, Osaka

(72) Inventor: Mizuki SEGAWA

c/o Matsushita Electric Industrial Co., Ltd.
1006, Oaza Kadoma, Kadoma-shi, Osaka

(72) Inventor: Isao MIYANAGA

c/o Matsushita Electric Industrial Co., Ltd.
1006, Oaza Kadoma, Kadoma-shi, Osaka

(72) Inventor: Toshiki YABU

c/o Matsushita Electric Industrial Co., Ltd.
1006, Oaza Kadoma, Kadoma-shi, Osaka

(74) Agent: Patent Attorney: Hiroshi MAEDA (and 2 other)

To be continued on the last page


(54) Title of Invention

SEMICONDUCTOR DEVICE AND FABRICATION THEREOF


(57) 【要約】

【課題】 半導体装置における接合耐圧の低下や接合リーク電流の増大を招くことなく、半導体装置の集積度を向上させ、占有面積を低減する。


【解決手段】 シリコン基板1の活性領域よりも階段状に高い素子分離2bを形成し、活性領域上にゲート酸化膜3、ゲート電極4a、ゲート上保護膜15a、サイドウォール7a等からなるFETを形成する。基板の全面上に絶縁膜12を堆積し、絶縁膜12の上に、活性領域から素子分離2bの一部及びゲート上保護膜15aに亘る領域の上を開孔したレジスト膜25dを形成する。接続孔14の形成領域に素子分離2b等と干渉しないための合わせマージンが不要となる。素子分離2bが活性領域よりも階段状に高いので、接続孔14形成時のオーバーエッチングによって、活性領域内の不純物濃度の低い部分に接するほど素子分離2bが深く除去されるのが防止される。



【図10】



【図11】



Continued from the first page

(72) Inventor: Takashi NAKABAYASHI
c/o Matsushita Electric Industrial Co., Ltd.
1006, Oaza Kadoma, Kadoma-shi, Osaka

(72) Inventor: Takashi UEHARA
c/o Matsushita Electric Industrial Co., Ltd.
1006, Oaza Kadoma, Kadoma-shi, Osaka