# SILICON PROCESSING FOR THE VLSI ERA

VOLUME 2:
PROCESS INTEGRATION

## STANLEY WOLF Ph.D.

Professor, Department of Electrical Engineering California State University, Long Beach Long Beach, California

## LATTICE PRESS

Sunset Beach, California



#### **DISCLAIMER**

This publication is based on sources and information believed to be reliable, but the authors and Lattice Press disclaim any warranty or liability based on or relating to the contents of this publication.

Published by:

Lattice Press, Post Office Box 340 Sunset Beach, California 90742, U.S.A.

Cover design by Roy Montibon, Visionary Art Resources, Inc., Santa Ana, CA.

Copyright © 1990 by Lattice Press.

All rights reserved. No part of this book may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording or by any information storage and retrieval system without written permission from the publisher, except for the inclusion of brief quotations in a review.

Library of Congress Cataloging in Publication Data Wolf, Stanley

Silicon Processing for the VLSI Era Volume 1: Process Integration

Includes Index
1. Integrated circuits-Very large scale integration. 2. Silicon. I. Title

86-081923

ISBN 0-961672-4-5

9876

PRINTED IN THE UNITED STATES OF AMERICA



## **CONTENTS**

## PREFACE

CHAP. 1 - PROCESS INTEGRATION FOR VLSI AND ULSI	1
1.1 PROCESS INTEGRATION 5	
<ul> <li>1.1.1 Process Sequence Used to Fabricate an Integrated-Circuit MOS Capacitor, 5</li> <li>1.1.2 Specifying a Process Sequence, 6</li> <li>1.1.3 Levels of Process Integration Tasks, 7</li> </ul>	
1.2 PROCESS-DEVELOPMENT AND PROCESS-INTEGRATION ISSUES 8	
REFERENCES 11	
CHAP. 2 - ISOLATION TECHNOLOGIES FOR INTEGRATED CIRCUITS	1 2
2.1 BASIC ISOLATION PROCESSES FOR BIPOLAR ICs 13	
2.1.1 Junction Isolation, 13 2.1.1.1 Junction Isolation in the SBC Process 2.1.1.2 Collector-Diffusion Isolation	
2.2 BASIC ISOLATION PROCESS FOR MOS ICS (LOCOS ISOLATION) 17	
<ul> <li>2.2.1 Punchthrough Prevention between Adjacent Devices in MOS Circuits, 20</li> <li>2.2.2 Details of the Semirecessed Oxide LOCOS Process, 20</li> </ul>	
2.2.2.1 Pad-Oxide Layer. 2.2.2.2 CVD of Silicon Nitride Layer.	

2.2.2.3 Mask and Etch Pad-Oxide/Nitride Layer to Define Active

Regions.



viii CONTENTS

	2.3.1 Modeling the LOCOS
2.4	ADVANCED SEMIRECE PROCESSES 31
	<ul><li>2.4.1 Etched-Back LOCOS,</li><li>2.4.2 Polybuffered LOCOS,</li><li>2.4.3 SILO (Sealed-Interface</li><li>2.4.4 Laterally Sealed LOCO</li><li>2.4.5 Bird's Beak Suppression</li><li>2.4.6 Planarized SILO with Home</li></ul>
2.5	ADVANCED FULLY REC PROCESSES 39
	2.5.1 SWAMI (Sidewall-Mas 2.5.2 SPOT (Self-Aligned PI 2.5.3 FUROX (Fully Recess

- 2.2.2.4 Channel-Stop Implant.
- 2.2.2.5 Problems Arising from the Channel-Stop Implants.
- 2.2.2.6 Grow Field Oxide.
- 2.2.2.7 Strip the Masking Nitride/Pad-Oxide Layer.
- 2.2.2.8 Regrow Sacrificial Pad Oxide and Strip (Kooi Effect).
- 2.2.3 Limitations of Conventional Semi-Recessed Oxide LOCOS for Small-Geometry ICs, 27

#### 2.3 FULLY RECESSED OXIDE LOCOS PROCESSES 28

Process. 31

## ESSED OXIDE LOCOS ISOLATION

- 31
- 32
- Local Oxidation), 33
- S Isolation, 35
- on in LOCOS by Mask-Stack Engineering, 38
- High-Energy Channel-Stop Implant, 38

## ESSED OXIDE LOCOS **ISOLATION**

- sked Isolation Technique), 39
- anar-Oxidation Technology), 41
- ed Oxide), 41
- 2.5.4 OSELO II, 43

#### 2.6 NON-LOCOS ISOLATION TECHNOLOGIES I: (TRENCH ETCH AND REFILL)

- 2.6.1 Shallow Trench and Refill Isolation, 45
  - 2.6.1.1 BOX Isolation.
  - 2.6.1.2 Modifications to Improve BOX Isolation.
- 2.6.2 Moderate-Depth Trench and Refill Isolation, 48
  - 2.6.2.1 U-Groove Isolation.
  - 2.6.2.2 Toshiba Moderate-Depth Trench Isolation for CMOS.
- 2.6.3 Deep, Narrow Trench and Refill, 51
  - 2.6.3.1 Reactive Ion Etching of the Substrate.
  - 2.6.3.2 Refilling the Trench.
  - 2.6.3.3 Planarization after Refill.



CONTENTS

## 2.7 NON-LOCOS ISOLATION TECHNOLOGIES, II: SELECTIVE EPITAXIAL GROWTH (SEG) 58

- 2.7.1 Refill by SEG of Windows Cut into Surface Oxide, 59
- 2.7.2 Simultaneous Single-Crystal/Poly Deposition (SSPD), 60
- 2.7.3 Etching of Silicon Trenches and Refilling with SEG to Form Active Device Regions, 61
- 2.7.4 Selective-Epitaxial-Layer Field Oxidation (SELFOX), 61
- 2.7.5 SEG Refill of Trenches (as an Alternative to Poly Refill), 62
- 2.7.6 Epitaxial Lateral Overgrowth (ELO), 62

## 2.8 MISCELLANEOUS NON-LOCOS ISOLATION TECHNOLOGIES 63

- 2.8.1 Field-Shield Isolation. 63
- 2.8.2 Buried Insulator between Source/Drain Polysilicon (BIPS), 64

## 2.9 SUMMARY: CANDIDATE ISOLATION TECHNOLOGIES FOR SUBMICRON DEVICES 65

- 2.9.1 Basic Requirements of VLSI and ULSI Isolation Technologies, 65
- 2.9.2 The Need for Planarity, 65
- 2.9.3 How the Various Isolation Technologies Meet the Requirements, 66

## 2.10 SILICON-ON-INSULATOR (SOI) ISOLATION TECHNOLOGIES 66

- 2.10.1 Dielectric Isolation. 67
- 2.10.2 Wafer Bonding, 70
- 2.10.3 Silicon-on-Sapphire (SOS), 72
- 2.10.4 Separation by Implanted Oxygen (SIMOX), 72
- 2.10.5 Zone-Melting Recrystallization (ZMR), 75
- 2.10.6 Full Isolation by Porous Oxidized Silicon (FIPOS), 76
- 2.10.7 Novel SOI CMOS Processes with Selective Oxidation and Selective Epitaxial Growth, 77

#### REFERENCES 79



# DOCKET

## Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

### API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

#### **LAW FIRMS**

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

#### **FINANCIAL INSTITUTIONS**

Litigation and bankruptcy checks for companies and debtors.

## **E-DISCOVERY AND LEGAL VENDORS**

Sync your system to PACER to automate legal marketing.

