

Name	Order ID	Order Date	Client Reference   Billing Number	Service
Megan Mo trup	38696	01.31.2017 2:12 pm	No ref	Regu ar Order

Document Details
<p><u>Source</u> : Extended Abstracts of the E ectrochem ca Soc ety Meet ng</p> <p><u>Volume</u> :</p> <p><u>Issue</u> :</p> <p><u>Date</u> : 1994 Spr ng</p> <p><u>Pages</u> : 267</p> <p><u>Author</u> : De eon bus S et a</p> <p><u>Title</u> : Opt m zat on of a sha ow trench so at on ref process for h gh dens ty non vo at e memor es us ng 100% chem ca mechan ca po sh ng</p>

Order Options
<input type="checkbox"/> Title Page f Ava ab e <input type="checkbox"/> Datestamp <input type="checkbox"/> Eng sh On y
<input type="checkbox"/> Table of Contents f Ava ab e <input type="checkbox"/> Co or f Ava ab e <input type="checkbox"/> Extra Clean
<input type="checkbox"/> Copyright Page f Ava ab e <input type="checkbox"/> Hardcopy On y <input type="checkbox"/> nc ude Supp . Mater a f Ava ab e
<input type="checkbox"/> D g ta On y <input type="checkbox"/> HTML/Text OK         Notes

COPYRIGHT
<ul style="list-style-type: none"> <li>Documents De vered s a member of the Copyright Clearance Center and adheres to copyr ght aw</li> <li>For more nformat on please v st <a href="http://www.documentsdelivered.com/copyrightpolicy/">www.documentsdelivered.com/copyrightpolicy/</a></li> </ul>

# EXTENDED ABSTRACTS

VOLUME 94-1

SPRING MEETING

SAN FRANCISCO, CALIFORNIA

MAY 22-27, 1994

Battery  
Corrosion  
Dielectric Science and Technology  
Electrodeposition  
Electronics  
Energy Technology  
Fullerenes  
High Temperature Materials  
Industrial Electrolysis and Electrochemical Engineering  
Luminescence and Display Materials  
Organic and Biological Electrochemistry  
Physical Electrochemistry  
Sensor



THE ELECTROCHEMICAL SOCIETY, INC.  
10 South Main St., Pennington, NJ 08534-2896

Copyright 1994

by

The Electrochemical Society, Inc.

Presentation of a paper at a Technical Meeting of this Society does not guarantee publication in full by the Society. Extended Abstracts contained herein may not be reprinted and may not be digested by publications other than those of The Electrochemical Society in excess of 1/6 of the material presented.

\*\*\*\*\*

Not all illustrations to be presented during paper delivery are reproduced here. Production limitations to this volume caused illustration reduction to a point where a phenomenon described by the author may have, in some cases, been lost in reproduction. All magnifications are those existing before photographic reduction.

Library of Congress Catalog Number 94-70880

ISBN 1-56677-081-5

Printed in the United State of America

Abstract No. 171

**Optimization of a shallow trench isolation refill process for high density non volatile memories using 100% chemical-mechanical polishing. The BOX-ON process.**

S.DELEONIBUS, M.HETZMANN, O.DEMOLLIENS, Y.GOBIL, F.MARTIN, A.-M.PAPON.

LETI (CEA-Technologies Avancées)- Dépt de Microélectronique CENG BP85X Avenue des Martyrs 38041 Grenoble Cedex France.

A simple shallow trench fabrication process is given for high density Non Volatile memories. This process uses 70° sloped trenches to improve refill by CVD oxide, isolation area local stress, and finally the sidewall leakage. For the first time, the defects generated by chemical and mechanical polishing are related to electrical behaviour and high resolution TEM analysis. A solution to limit the defect generation is given.

#### 1. INTRODUCTION

Shallow trench isolation for memory devices has received some interest in the past ten years[1], [2], [3], [4]. Non volatile devices[3] could be the best candidates because high voltage sustaining is needed. Nevertheless, process complexity is an issue when dealing with planarization. Mixed resist<sup>1</sup> etch-back and chemical-mechanical polishing has been proposed to solve the long distance and short distance planarization [2] and implement the same isolation in the DRAM memory array and peripheries. The process complexity is still a problem. In this paper, we demonstrate the feasibility of a simple process comprising sloped trench etching, void-free and charge free insulator, 100% chemical-mechanical polishing[5] that can match a damage free isolation in the memory array and the peripheries of high density 64 Mbit non-volatile devices.

#### 2. PROCESS FLOW

The process flow of this process is given in figure 1. After a masking step using a silicon nitride/silicon dioxide stack (180nm/17.5nm), mask and trench etching are performed in a P5000 equipment, using an HBr/Cl<sub>2</sub> chemistry in order to get 70° sloped grooves. After resist removal eliminating also the polymer residues, a sidewall oxidation is performed to control the silicon surface quality and screening of a possible sidewall implantation. The refill material is then deposited in a LPCVD reactor at 900°C using an SiH<sub>2</sub>Cl<sub>2</sub>/N<sub>2</sub>O based mixture. Chlorine is out-diffused using low temperature steam densification to avoid "pancakes shapes"[6] after gate oxidation. The planarization step is achieved by using a 100% chemical-mechanical polishing (CMP) process on a PRESI equipment. Silicon nitride is used as an etch-stopper with an oxide to nitride selectivity of 4. Scrubbing is performed after this step to remove the generated particles. The influence of the subsequent HF dip is examined in the following. The active mask stack is removed by using standard a BOE. H<sub>3</sub>PO<sub>4</sub>, HF dip sequence before an implant sacrificial oxide growth and strip. The BOX-ON process is thus completed. The following process steps are derived from standard CMOS.

#### 3. TRENCH REFILL AND SHAPE RELATED STRESS.

Figures 2 and 3 show SEM cross sections of 1 µm pitch arrays respectively for 70° and 90° sloped grooves after refill. These two extreme cases show that: 1) no void is obtained in the 0.45 µm opening of the 70° sloped samples; 2) no stress figure is observed in same example using a BOE revelation; 3) in the 90°

sloped trench (figure 2) voiding and stress figures can appear despite the densification. This confirms that the trench slope is an important parameter to achieve void free and a stress relaxed isolation oxide. Despite that, still voiding could be observed with conformal types refilling oxides in corner diffusions [7]. A sloped trench near to a Nabla shape [4] is also important to control the sidewall inversion of narrow active devices.

#### 4. 100% CHEMICAL-MECHANICAL POLISHING PLANARIZATION

Figure 4 shows the SEM cross sections of short range and long range planarization respectively obtained after the chemical-mechanical polishing process step. The process is a good compromise to obtain a good planarization in a small and large patterns in which chemical-mechanical polishing can lack of homogeneity. The electrical impact of chemical-mechanical polishing use on silicon dioxide is expressed in figure 5 by achieving C(V) measurements on n+ poly gated MOS capacitors. The evolution of the insulator to silicon interface flat band voltage induced at the different steps of process is given on the graph starting from sidewall oxidation to the gate oxidation step. We can evidence the strong impact of the chemical mechanical polishing step on the induced charges. The charge density is a lot dependent on the densification state of the material. Finally, the charge density can be nearly returned to its initial stage (charge density lower or equal to  $2 \times 10^{10} \text{ cm}^{-2}$ ) by removing the mask and achieving high temperature gate oxidation. The differences between densified and undensified materials are correlated to High Resolution Transmission Electron Microscopy observations (figures 6 and 7). In these  $5 \times 10^6$  times magnified observations the poly gate to refill silicon dioxide interface is observed at the step of chemical-mechanical polishing for densified (figure 6) and undensified (figure 7) materials. We clearly point out the difference of interface roughness. The surface is short range perturbed on 7 to 8 atomic planes in the oxide bulk in the undensified case. Middle range induced damage is also obtained in the undensified case whilst the densified samples surface aspect is close to the as-deposited samples surface. We evidence, as Trogolo et al.[8], that chemical-mechanical polishing can damage the oxide surface but still this damage can be minimized by using proper densification of the material. For the first time, this is correlated to electrical results and the great impact of the densification process is reported. The saturation of possible dangling bonds by densification can explain why the surface dissolution and hydration by the CMP induces less damage on the densified material. The damaged areas can be a source of contamination (mobile and metallic ions) that can reach the oxide/silicon interface later in process. The removal of the damaged layer is necessary to achieve a contamination free process.

#### References

- [1] Fuse et al. IEDM Tech. Digest, pp.732-735,1987
- [2] Davari et al. IEDM Tech. Digest, pp.61-64,1989
- [3] Hisuname et al. IEDM Tech. Digest, pp.583-586,1989
- [4] Shibahara et al. IEDM Tech. Digest, pp 275-278,1992
- [5] Pierce et al. ECS Spring Tech. Digest, pp. 595-6,1991
- [6] Watanabe et al. J ECS, vol.128,n°12,pp2630-35,1981
- [7] Deleonibus ESSDERC Tech. Digest, pp.391-398,1993
- [8] Trogolo & Rajan, ECS Fall Tech.Digest,pp.382-3,1992




Figure 1 Box-ON process flow




Figure 3 90° sloped trenches after 1000 nm deposition of high temperature CVD SiO<sub>2</sub> and densification. Stress figures and voiding can be revealed in 1µm pitch /0.65µm space features.




Figure 5. Flat-band voltage versus oxide thickness after different process steps of the Box-ON process. The evolution for densified and undensified material is given.




Figure 2 70° sloped trenches after 1000 nm deposition of high temperature CVD SiO<sub>2</sub>. Chemical revelation does not evidence any local stress or voiding in 1µm pitch /0.45µm space features.




Figure 4 Short /Long range planarization topography after 100% chemical-mechanical polishing on 90° sloped grooves.




Figure 6




Figure 7

HRTEM observation of poly gate /CVD oxide interface on MOS capacitors for: densified-polished SiO<sub>2</sub>(figure 6); undensified-polished SiO<sub>2</sub>( figure 7).