



Name	Order ID	Order Date	Client Reference Billing Number	Service
Megan Mo trup	38696	01.31.2017 2:12 pm	No ref	Regu ar Order

Document Details				
Source : Extended Abstracts of the E ectrochem ca Soc ety Meet ng				
<u>Vo ume</u> :				
ssue :				
Date : 1994 Spr ng				
Pages : 267				
<u>Author</u> : De eon bus S et a				
<u>T t e</u> : Opt m zat on of a sha ow trench so at on ref process for h gh dens ty non vo at e memor es us ng 100% chem ca mechan ca po sh ng				
Order Options				

□ T t e Page f Ava ab e	Datestamp	🗌 Eng sh On y
Tab e of Contents f Ava ab e	🗌 Co or f Ava ab e	🗆 Extra C ean
Copyr ght Page f Ava ab e	🗌 Hardcopy On y	nc ude Supp. Mater a fAva ab e
🗆 D g ta On y	HTML/Text OK	Notes

COPYRIGHT

Documents De vered s a member of the Copyr ght C earance Center and adheres to copyr ght aw
For more nformat on p ease v st www documentsde vered com/copyr ght po cy/





Find authenticated court documents without watermarks at docketalarm.com.

EXTENDED ABSTRACTS

VOLUME 94-1

SPRING MEETING SAN FRANCISCO, CALIFORNIA

MAY 22-27, 1994

Battery Corrosion Dielectric Science and Technology Electrodeposition Electronics Energy Technology Fullerenes High Temperature Materials Industrial Electrolysis and Electrochemical Engineering Luminescence and Display Materials Organic and Biological Electrochemistry Physical Electrochemistry Sensor

THE ELECTROCHEMICAL SOCIETY, INC. 10 South Main St., Pennington, NJ 08534-2896

Μ

O

Δ

Find authenticated court documents without watermarks at docketalarm.com.

Copyright 1994

by

The Electrochemical Society, Inc.

Presentation of a paper at a Technical Meeting of this Society does not guarantee publication in full by the Society. Extended Abstracts contained herein may not be reprinted and may not be digested by publications other than those of The Electrochemical Society in excess of 1/6 of the material presented.

Not all illustrations to be presented during paper delivery are reproduced here. Production limitations to this volume caused illustration reduction to a point where a phenomenon described by the author may have, in some cases, been lost in reproduction. All magnifications are those existing before photographic reduction.

Library of Congress Catalog Number 94-70880

ISBN 1-56677-081-5

Printed in the United State of America

DOCKET

ALARM

Abstract No. 171

Optimization of a shallow trench isolation refill process for high density non volatile memories using 100% chemical-mechanical polishing. The BOx-ON process.

S.DELEONIBUS, M.HEITZMANN, O.DEMOLLIENS, Y.GOBIL MARTIN, A.-M. PAPON.

LETI (CEA-Technologies Avancées)- Dépt de Microélectronique CENG BP85X Avenue des Martyrs 38041 Grenoble Cedex France.

A simple shallow trench fabrication process is given for high density Non Volatile memories. This process uses 70° sloped trenches to improve refill by CVD oxide, isolation area local stress, and finally the sidewall leakage. For the first time, the defects generated by chemical and mechanical polishing are related to electrical behaviour and high resolu-tion TEM analysis. A solution to limit the defect generation is given.

is given. **I. INTRODUCTION** Support the solution for memory devices has received some interest in the past ten years[1], [2], [3], [4]. Non volatile devices[3] could be the best candidates because high voltage sustaining is needed. Nevertheless, process complexity is an issue when dealing with planarization. Mixed resist⁶ etch-back and chemical-mechanical polishing has been proposed to planarization [2] and implement the same isolation in the DRAM memory array and peripheries. The process complexity is still a problem. In this paper, we demonstrate the feasability of a simple process comprising sloped trench etching, void-free and charge free insulator, 100% chemical-mechanical polishing[5] that can match a damage free isolation in the memory array and the peripheries of high density 64 Mbit non-volatile

DOCKET

density 64 Mbit non-volatile devices. **J. PROCESS FLOW** The process flow of this process is given in figure J. After a masking step using a silicon nitride/silicon dioxide stack (180nm/17.5nm), mask and trench techning are performed in a P5000 equipment, using an HBr.C12 chemistry in order to get 70° sloped grooves. After resist removal eliminating also the polymer residues, a sidewall oxidation is performed to control the silicon surface quality and screening of a possible sidewall implantation. The refill material is then deposited in a LPCVD reactor at 900°C using an SiH2C12.N20 based mixture. Chlorine is out-diffused using low temperature steam densification to avoid "pancakes shapes"[6] after gate oxidation. The planarization step is achieved by using a 100% chemical-mechanical polishing (CMP) process on a PRESI equipment. Silicon nitride is used as an etch-stopper with an oxide to niride selectivity of 4. Sorubbing is performed after this step to remove the generated particles. The influence of the subsequent HF dpi sequence before an implant sacrificial oxide growth and strip. The B0x-0N process is thus completed. The following process steps are derived irm standard CMOS. **3. TRENCH REFILL AND SHAPE RELATED STRESS**

3. TRENCH REFILL AND SHAPE RELATED STRESS. Eigures 2. and 3 show SEM cross sections of 1 µpm pitch arrays respectively for 70° and 90° sloped grooves after refill. These two extreme cases show that: 1) no void is obtained in the 0.45 µm opening of the 70° sloped samples: 2) no stress figure is observed in same example using a BOE revelation; 3) in the 90°

sloped trench (figure 2) voiding and stress figures can appear despite the densification . This confirms that the trench slope is an important parameter to achieve void free and a stress relaxed isolation oxide. Despite that, still voiding could be observed with conformal types refilling oxides in corner diffusions [7]. A sloped trench near to a Nabla shape [4] is also important to control the sidewall inversion of narrow active devices. devices.

4. 100% CHEMICAL-MECHANICAL POLISHING PLANARIZATION

4. 100% CHEMICAL-MECHANICAL POLISHING CHANARIZATION The provided of the process sections of short range and long range planarization respectively pobtained after the chemical-mechanical polishing process step. The process is a good compromise to obtain a good planarization in a small and large patterns in which chemical-mechanical polishing can lack of homogeneity. The electrical impact of chemical-mechanical polishing use on silicon dioxide is expressed in figure 5. by achieving C(V) measuremets on n+ poly gated MOS capacitors. The evolution of the insulator to silicon interface flat band voltage induced at the different steps of process is given on the graph starting from sidewall oxidation to the gate oxidation step. We can evidence the strong impact of the chemical-mechanical polishing use to is initial stage (charge density lower or equal to 2x1010 cm²) by removing the mask and achieving high temperature gate oxidation. The differences between densified and undensified materials are correlated to High Resolution Transmission Electron Microscopy observations (figures 6 and 7). In these 5x10⁶ times magnified observations the poly gate to the fill silicon dioxide interface is observed at the step of hudingendentical polishing for densified (figure 6) and undensified (figure 7) materials. We clearly point out the difference of interface roughness. The surface is hort range perturbed on 7 to 8 atomic planes in the oxide bulk in the undensified case. Middle range chemical-mechanical polishing for densified (figure 6) and undensified (figure 2) materials. We clearly point out the difference of interface roughness . The surface is short range perturbed on 7 to 8 atomic planes in the oxide bulk in the undensified case. Middle range induced damage is also obtained in the undensified case whilst the densified samples surface aspect is close to the as-deposited samples surface. We evidence, as Trogolo et al.[8], that chemical-mechanical polishing can damage the oxide surface but still this damage can be minimized by using proper densification of the material. For the first time, this is correlated to electrical results and the great impact of the densification process is reported. The saturation of possible dangling bonds by densification can explain why the surface dissolution and hydration by the CMP induces less damage on the densified material. The damaged areas can be a source of contamination (mobile and metallic ions) that can reach the oxide/silcon interface later in process. The removal of the damaged layer is consensue to achieve a contamination free process. **References**

Reference: Reference: a contamination free process. Reference: Ref 278,1992

278,1992 [5]Pierce et al. ECS Spring Tech. Digest, pp. 595-6,1991 [6]Watanabe et al. JECS,vol.128,n°12,pp2630-35,1981 [7]Deleonibus ESSDERC Tech. Digest, pp.391-398,1993 [8]Trogolo &Rajan,ECS Fall Tech.Digest,pp.382-3,1992





Figure 3 90° sloped trenches after 1000 nm deposition of high temperature CVD SiO2 and densification. Stress figures and voiding can be revealed in 1µm pitch /0.65µm space teatures.



Figure 5. Flat-band voltage versus oxide thickness after different process steps of the Box-ON process. The evolution for densified and undensified material is given.



DOCKE.

Δ

R

Μ

Α



Figure 2 70° sloped trenches after 1000 nm deposition of high temperature CVD SiO2. Chemical revelation does not evidence any local stress or voiding in 1µm pitch /0.45µm space features.



Figure 4 Short /Long range planarization topography after 100% chemical-mechanical polishing.on 90° sloped grooves.



Figure 6

HRTEM observation of poly gate /CVD oxide interface on MOS capacitors for: densifiedpolished SiO2(figure 6); undensified-polished SiO2(figure 7).