

## 200 mm Process Integration for a 0.15 $\mu\text{m}$ Channel-Length CMOS Technology Using Mixed X-Ray / Optical Lithography

S. Subbanna, E. Ganin, E. Crabbé, J. Comfort, S. Wu, P. Agnello, B. Martin, M. McCord, H. Ng, T. Newman, P. McFarland, J. Sun, J. Snare, A. Acovic, A. Ray, R. Gehres, R. Schulz, S. Greco, K. Beyer, L. Liebmann, R. DellaGuardia <sup>†\*</sup>, and A. Lamberti<sup>†\*</sup>.

IBM, MicroElectronics Division,  
Semiconductor Research and Development Center,  
<sup>†</sup> Advanced Lithography Facility,  
Hopewell Junction, NY 12533.

### ABSTRACT

In this work, an integrated 0.35  $\mu\text{m}$  CMOS technology with 0.15  $\mu\text{m}$  effective channel length ( $L_{EFF}$ ) is demonstrated in a 200 mm line. X-ray lithography is used for the critical gate level, along with conventional deep-UV and mid-UV lithography for other levels. Shallow Trench Isolation (STI) is used to achieve 0.35  $\mu\text{m}$  design rules. The NFET and PFET devices are designed for operation with a scaled power supply of 1.8 V. This technology provides 50% performance improvement relative to a 2.5V, 0.5  $\mu\text{m}$  design rule, 0.25  $\mu\text{m}$   $L_{EFF}$  high-performance CMOS technology.

### INTRODUCTION

Achieving a technology with nominal electrical channel length ( $L_{EFF}$ ) of 0.15  $\mu\text{m}$  [1] requires gate lithography with a nominal dimension of 0.20-0.25  $\mu\text{m}$ . In addition, for 0.35  $\mu\text{m}$  high-performance, high-density logic, the key technology issues to be considered are 0.35-0.40  $\mu\text{m}$  isolation, 4.0-5.0 nm gate dielectric integrity, shallow implanted S/D junction formation for acceptable device rolloff, gate conductor resistance and borderless contact/ local interconnect formation for high density [2][3].

### PROCESS

A shallow-trench process (STI) [4] is used to achieve an isolation thickness of 0.35  $\mu\text{m}$  from infinite width down to 0.40  $\mu\text{m}$  spaces. After the isolation trench is etched in the silicon and filled with LPCVD TEOS, a combination of resist planarization, RIE, and chemo- mechanical polish is used to form the oxide isolation. After growing the screen oxide, the wells are implanted. Non-uniform well profiles are used in order to obtain acceptable on-current and threshold voltage rolloff [1].

For the critical gate-level lithography, we have employed X-ray lithography using a synchrotron source and a 200mm wafer aligner with a stage capable of < 0.20  $\mu\text{m}$  mix and match overlay. A 1.0  $\mu\text{m}$  chemically-amplified positive resist (APEX) is used. This X-ray exposure facility allows routine integration of a single-level X-ray exposure for images down to 0.125  $\mu\text{m}$  with conventional 0.35  $\mu\text{m}$  DUV process capability at a much higher level of throughput than electron-beam lithography systems can provide. The X-ray mask was fabricated using a 0.6  $\mu\text{m}$  gold absorber with pattern sizes down to 0.125  $\mu\text{m}$  on a 18 mm x 32 mm field size. Fig. 1 shows the resultant resist profile for a typical 0.20  $\mu\text{m}$  line. Table 1 summarizes image CD data for 0.125 and 0.20  $\mu\text{m}$  features. Fig. 2 shows an image placement error plot for demonstrating an average overlay error less than 100nm with a worst case overlay of 124nm for a 123 site measurement sample. Fig. 3 shows an SEM view of the 0.2  $\mu\text{m}$  gates (with sidewall spacer). Fig. 4 shows a TEM cross-section of a completed device ( $L_{MASK} = .20 \mu\text{m}$ ) Figure 5 shows excellent across-wafer  $L_{EFF}$  distribution for NFETs achieved for a nominal effective channel length of 0.15  $\mu\text{m}$  with X-ray lithography. A W-stud local interconnect (< 1  $\Omega/\text{sq.}$ ) with borderless contact to isolation provides wiring for embedded SRAM and high-density logic applications [2],[3].

For an effective channel length of 0.15  $\mu\text{m}$ , a gate oxide thickness of about 5 nm and shallow source-drain junctions with a depth of 60-80 nm are required. The corresponding power-supply voltage would be 1.8V [5]. The viability of a 5 nm gate oxide in a fully integrated process is demonstrated by the gate leakage histograms for NFET and PFET shown in Figure 6. One of the challenging integration issue for 0.15  $\mu\text{m}$  CMOS is the controlled fabrication of sub-100 nm S/D junctions.

28.8.1

We have chosen to explore the extension of conventional ion-implantation techniques in order to fully utilize existing fabrication capabilities for this generation. Figure 7 shows resultant SIMS profiles for shallow n-type and p-type junctions fabricated using Ge pre-amorphization to control channelling and annealed with a 1000°C rapid thermal anneal. This figure also shows the halo implants that are used for short channel effect (SCE) control. Fig. 8 shows short channel threshold voltage ( $V_{T,SAT}$ ,  $V_{DD} = 1.8V$ ) for NFETs and PFETs respectively. Both NFET and PFET devices exhibit  $V_{T,SAT}$  rolloff of less than 225 mV down to channel lengths of about 0.12  $\mu m$ . The halo implants also sharpen the dopant profile on the shallow S/D as a means to both improve short channel behavior and reduce the parasitic resistance.

Key concerns for 0.15  $\mu m$  devices using implanted S/D extensions is their leakage behaviour with limited annealing cycles and silicidation for series resistance reduction. Figure 9 shows the leakage current histograms for N-junctions with only a 1000°C anneal. Figure 10 shows the leakage current histogram for P-junctions, with a larger tail. The overall leakage contribution to off-current is still negligible, however. Figure 11 shows the  $I_{ON} - I_{OFF}$  tradeoff for NFETs and PFETs and indicates acceptable off-current behavior for nominal 0.15  $\mu m$  NFET and PFET devices, with on-currents of 0.45 mA/ $\mu m$  and 0.22 mA/ $\mu m$  respectively ( $V_{DD} = 1.8V$ ). We have used a thick sidewall to position deep junctions which can be silicided to reduce device series resistance and contact resistance. The resultant transconductance  $G_{M,SAT}$  at 1.8V is 350 mS/mm for NFET and 180 mS/mm for PFET while the external resistances are 340 and 570 ohm- $\mu m$  respectively. The gate conductor sheet resistance distribution for both  $TiSi_2$  silicide and polycide device structures at 0.25  $\mu m$  linewidth is shown in Fig. 12. Here, the performance improvement for the polycide structure must be balanced against the additional process complexity of the gate stack.

The delay vs. supply voltage behavior shown in Figure 13 for both standard CMOS and pass-transistor logic gates demonstrate the low-voltage and low-power performance potential for this technology. Figure 14 shows the delay for unloaded ( $FI=FO=1$ ,  $C_L = 0$ ) and loaded ( $FI=FO=3$ ,  $C_L = 165fF$ ) ring oscillators as a function of channel length. The minimum delays of 30 ps unloaded and 150 ps loaded at 1.8V represent about 50% performance improvement relative to a state-of-the-art 2.5 V, 0.25  $\mu m$   $L_{EFF}$  high-performance

CMOS technology [2]. These results highlight the application of mixed X-ray/DUV lithography for evaluation of 200mm process integration for 0.15 $\mu m$   $L_{EFF}$  CMOS devices.

## SUMMARY

In summary, we have used X-ray lithography for the gate level to enable fabrication of CMOS devices with 0.15  $\mu m$  nominal effective channel length, integrated with shallow trench isolation using 0.35  $\mu m$  design rules in a 200mm process targeted for operation with a scaled power supply of 1.8 V. This technology provides about 50% performance improvement relative to a 2.5V, 0.5  $\mu m$  design rule, 0.25  $\mu m$   $L_{EFF}$  CMOS technology [2]. This technology is suitable for high-end microprocessors with embedded high-speed SRAM cache.

## ACKNOWLEDGEMENTS

The authors would like to thank the IBM Advanced Silicon Technology Center (ASTC) and Advanced Lithography Facility (ALF) for the X-Ray lithography processing and for processing and fabricating these devices. We would also like to thank Bijan Davari for his help and support, Robin Assenza, Debbie Ryan, and Dave Robertson for technical assistance, and David Harame for helpful discussions. This work was partially funded by ARPA and administered by NAVAIR (contract number N00019-91-C-0207).

## REFERENCES

- + On business leave of absence to LORAL, FSC.
- [1.] G. Shahidi et al., "A High-Performance 0.15  $\mu m$  CMOS", 1993 Symp. VLSI Tech. Dig. Tech. Papers, pp. 93-94 (1993).
- [2.] C. Koburger et al., "Simple, Fast, 2.5 V CMOS Logic with 0.25  $\mu m$  Channel Lengths and Damascene Interconnect", 1994 Symp. VLSI Tech. Dig. Tech. Papers, pp. 85-86 (1994).
- [3.] F. White et al., "Damascene Stud Local Interconnect in CMOS Technology", Tech. Digest IEDM, pp. 301-304 (1992).
- [4.] B. Davari et al., "A New Planarization Technique Using a Combination of RIE and Chemical-Mechanical Polish (CMP)", Tech. Digest IEDM, pp. 61-64 (1989).
- [5.] R. Dennard et al., "Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions", IEEE J. Solid-State Ccts, SC-9, pp. 256-268 (1974).

## 28.8.2




Fig. 1. SEM image of 0.20um features in 1.0um APEX.




Fig. 3. SEM showing 0.2um gates crossing over STI to silicon (with 0.12um spacer).





Fig. 6. Gate oxide leakage histograms for N (top) and P (bottom) capacitors.

Wafer	Design	Actual	3 $\sigma$
3	125nm	137nm	15nm
19	125nm	132nm	22nm
3	200nm	175nm	19nm
19	200nm	175nm	8nm
4	200nm	181nm	12nm
8	200nm	181nm	23nm
10	200nm	184nm	21nm
16	200nm	182nm	18nm
18	200nm	179nm	8nm
20	200nm	180nm	10nm

Table 1. Image CD data summary for 0.125  $\mu\text{m}$  and 0.20  $\mu\text{m}$  features.




Fig. 4. Cross-section TEM of completed 0.20  $\mu\text{m}$   $L_{\text{MASK}}$  device.





Fig. 7. SIMS profiles of N-extension (top) and P-extension (bottom).




Fig. 2. Overlay vectors XRAY/DUV mix-and-match.




Fig. 5. Electrical channel-length distribution (20 chips, across wafer).





Fig. 8(a). Threshold voltage as a function of channel length for NFETs (top) and PFETs (bottom).




Fig. 9. Junction leakage histogram for N-junction.




Fig. 10. Junction leakage histogram for P-junction.




Fig. 12(a). Gate conductor Sheet resistance for 0.25  $\mu\text{m}$  Salicide lines.




Fig. 12(b). Gate conductor Sheet resistance for 0.25  $\mu\text{m}$  Polycide lines.





Fig. 11. Off current as a function of on-current for NFETs (top) and PFETs (bottom).




Fig. 13. Ring-oscillator delay for standard and pass-transistor logic ring oscillators.




Fig. 14(a). Ring-oscillator delay for unloaded inverters ( $F_I = F_O = 1$ )




Fig. 14(b). Ring-oscillator delay for loaded gates (2-way NAND,  $F_I = F_O = 3$ ,  $C_L = 165$  fF).

28.8.4