

AS

VESA®

VUMA Proposal

(Draft)

Video Electronics Standards Association

2150 North First Street, Suite 440
San Jose, CA 95131-2029

Phone: (408) 435-0333
FAX: (408) 435-8225

**VESA Unified Memory Architecture
Hardware Specifications Proposal**

Version: 1.0p

Document Revision: 0.4p

October 31, 1995

Important Notice: This is a draft document from the Video Electronics Standards Association (VESA) Unified Memory Architecture Committee (VUMA). It is only for discussion purposes within the committee and with any other persons or organizations that the committee has determined should be invited to review or otherwise contribute to it. It has not been presented or ratified by the VESA general membership.

Purpose

To enable core logic chipset and VUMA device designers to design VUMA devices supporting the Unified Memory Architecture.

Summary

This document contains a specification for VUMA devices' hardware interface. It includes logical and electrical interface specifications. The BIOS protocol is described in VESA document VUMA VESA BIOS Extensions (VUMA-SBE) rev. 1.0.

Scope

Because this is a draft document, it cannot be considered complete or accurate in all respects although every effort has been made to minimize errors.

Intellectual Property

© Copyright 1995 - Video Electronics Standards Association. Duplication of this document within VESA member companies for review purposes is permitted. All other rights are reserved.

Trademarks

All trademarks used in this document are the property of their respective owners. VESA and VUMA are trademarks owned by the Video Electronics Standards Association.

Patents

The proposals and standards developed and adopted by VESA are intended to promote uniformity and economies of scale in the video electronics industry. VESA strives for standards that will benefit both the industry and end users of video electronics products. VESA cannot ensure that the adoption of a standard; the use of a method described as a standard; or the making, using, or selling of a product in compliance with the standard does not infringe upon the intellectual property rights (including patents, trademarks, and copyrights) of others. VESA, therefore, makes no warranties, expressed or implied, that products conforming to a VESA standard do not infringe on the intellectual property rights of others, and accepts no liability direct, indirect or consequential, for any such infringement.

VUMA Proposed Standard

VESA Confidential

Support For This Specification

If you have a product that incorporates VUMA™, you should ask the company that manufactured your product for assistance. If you are a manufacturer of the product, VESA can assist you with any clarification that you may require. All questions must be sent in writing to VESA via:

(The following list is the preferred order for contacting VESA.)

VESA World Wide Web Page: www.vesa.org
Fax: (408) 435-8225
Mail: VESA
2150 North First Street
Suite 440
San Jose, California 95131-2029

Acknowledgments

This document would not have been possible without the efforts of the members of the 1995 VESA Unified Memory Architecture Committee and the professional support of the VESA staff.

Work Group Members

Any industry standard requires information from many sources. The following list recognizes members of the VUMA Committee, which was responsible for combining all of the industry input into this proposal.

Chairperson

Rajesh Shakkarwar OPTi

Members

| | |
|-------------------|------------------------------|
| Jonathan Claman | S3 |
| Jim Jirgal | VLSI Technology Inc. |
| Don Pannell | Sierra Semiconductor |
| Wallace Kou | Western Digital |
| Derek Johnson | Cypress |
| Andy Daniel | Alliance Semiconductor |
| Long Nguyen | Oak Technology |
| Robert Tsay | Pacific Micro Computing Inc. |
| Sunil Bhatia | Mentor Arc |
| Peter Cheng | Samsung |
| Alan Mormann | Micron |
| Solomon Alemayehu | Hitachi America Ltd. |
| Larry Alchesky | Mitsubishi |
| Dean Hays | Weitek |

Revision History

| | |
|---|--------------|
| Initial Revision 0.1p | Sept. 21 '95 |
| Revision 0.2p Added sync DRAM support Electrical Section Boot Protocol Reformatted document | Oct 5 '95 |
| Revision 0.3p Graphics controller replaced with VUMA device MD[n:0] changed to t/s Modified Aux Memory description Added third solution to Memory Expansion Problem Sync DRAM burst length changed to 2/4 Modified all the bus hand off diagrams Added DRAM Driver Characteristics section | Oct 19 '95 |
| Revision 0.4p Sync DRAM Burst Length changed to 1/2/4 DRAM controller pin multiplexing added Changed AC timing parameters | Oct 19 '95 |

TABLE OF CONTENTS

| | |
|---|-----------|
| 1.0 INTRODUCTION..... | 6 |
| 2.0 SIGNAL DEFINITION..... | 6 |
| 2.1 SIGNAL TYPE DEFINITION..... | 7 |
| 2.2 ARBITRATION SIGNALS..... | 7 |
| 2.3 FAST PAGE MODE, EDO AND BEDO DRAMs..... | 7 |
| 2.4 SYNCHRONOUS DRAM..... | 8 |
| 3.0 PHYSICAL INTERFACE..... | 8 |
| 3.1 PHYSICAL SYSTEM MEMORY SHARING..... | 9 |
| 3.2 MEMORY REGIONS..... | 10 |
| 3.3 PHYSICAL CONNECTION..... | 11 |
| 4.0 ARBITRATION..... | 12 |
| 4.1 ARBITRATION PROTOCOL..... | 12 |
| 4.2 ARBITER..... | 12 |
| 4.3 ARBITRATION EXAMPLES..... | 15 |
| 4.4 LATENCIES..... | 18 |
| 5.0 MEMORY INTERFACE..... | 19 |
| 5.1 MEMORY DECODE..... | 19 |
| 5.2 MAIN VUMA MEMORY MAPPING..... | 20 |
| 5.3 FAST PAGE EDO AND BEDO..... | 23 |
| 5.4 SYNCHRONOUS DRAM..... | 27 |
| 5.5 MEMORY PARITY SUPPORT..... | 32 |
| 5.6 MEMORY CONTROLLER PIN MULTIPLEXING..... | 32 |
| 6.0 BOOT PROTOCOL..... | 32 |
| 6.1 MAIN VUMA MEMORY ACCESS AT BOOT..... | 33 |
| 6.2 RESET STATE..... | 34 |
| 7.0 ELECTRICAL SPECIFICATION..... | 35 |
| 7.1 SIGNAL LEVELS..... | 35 |
| 7.2 AC TIMING..... | 35 |
| 7.3 PULLUPS..... | 37 |
| 7.4 STRAPS..... | 37 |
| 7.5 DRAM DRIVER CHARACTERISTICS..... | 37 |

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.