
9/540610 3/31/00 2 5 7 7 7 7 Class Subclass ISSUE CLASSIFICATION						PATENT	NUMBER 4552
	U.S. UTIL	ITY Pater	t Applica	ation			
APPLICATION NO. CONTR	KW scanned	0.1.P.E.		AUG 3			
09/540610	RIOR CLASS	7 JOG L	ART UN	NIT 28/5	EXAMINER	$\Lambda \Lambda$	
James Nulty Christopher Pett		1 1 4	2012		- Contraction (the	
APPL	- di						
Méthod for elimi topographies dur E	nating late ing RF sput	ral space ter clear	r erosi ing	urn orn	encios	ed cont	act
					in an Araan	e anna an a	PTO-2040 12/99
			FICATIO)N			
ORIGINAL				EFERENCE	=(S)		
CLASS SUBCLASS	CLASS	SUI	BCLASS (ON			LOCK)	
257 774		774	775	776			
INTERNATIONAL CLASSIFICATI	ON 438	634	637	639	257		
HO1.L 23/48							
HOIL 23/52							
HOIL 29/40							
				Continued o	n Issue Slip	Inside File Ja	acket
	n	RAWINGS				ALLOWE	
	Sheets, Drwg.	Figs. Drwg.	Print Fig.	Total C			m for O.G.
		18	4L		2	/	
	9	10	<u>/</u>		I,	WANCE M	
L The term of this patent subsequent to (date)	Clouda	July /	4/15/04 (Date)		, COPALLO		
has been disclaimed.		AUMEISTER	(Date)	04	20/04		•
not extend beyond the expiration date of U.S Patent. No	PRIMARY	EXAMINER		/	ISSU	E FEE	MA
	(Primary Exa		4/17/54	Amou \$ 1630	nt Due)	Date	Paid
The terminalmonths of this patent have been disclaimed.	(Filling Exe Legal Instrument	n 41	1211 (Date)				ER
WARNING: The information disclosed herein may be res Possession outside the U.S. Patent & Tradem	tricted. Unauthorized dis	closure may be pr authorized employ	phibited by the l	United States	Code Title 35,	Sections 122,	181 and 368.
Form PTO-436A (Rev. 6/99)			FILED WITH:		(CRF)	FICHE	CD-ROM
ISSCHE FEE IN FU	an an An an An An An an An An An An An An An An An An An An An		مايىسى .	1		11 A	
A Construction of the second sec		(FACE)					-

PATENT APPLICATION		јс530 U.S. рто Ø9/540610	APR 120012
09540610	CONT	03/31/00 ENTS	X
	vate Received		Date Received
	Incl. C. of M.) or Data Mailad		(incl. C. of M.) or
	Date Mailed	40	Date Mailed
1. Application papers.	3-31-00	42	
7-7-10S)-3-00	43	
WAD Non - Frinal Rejection (3miths	,06-01.	Q45.	
EEX D Copm	10/4/01	46	
I undt B	11/4/01	47	• • • • • • • • • • • • • • • •
1/ 7. Tring Rejection (3 miths)	1-9-02	48.	· · · · · · · · · · · · · · · · · · ·
The Interview Summary	2	49	· · ·
st. of Time (1)	5:2002	50.	
10. amat CINE WAR	5.20.02	51	
6. 11. Advisory Action	6-13-02	52	
12 Fret. OF Time(3) (CPA	6-5-02	53	· · · · · · · · · · · · · · · · · · ·
13 Non-Final kejettan (3445)	9/uh8	54	,
14. Evet. 3mis,	3403	55	
2) 1103CAD	3/4/03	56	, ,
3 16. diesponse per boycon	5/4/03	57	· · · · · · · · · · · · · · · · · · ·
517 John (Kajecusa (3miles)	5/20/034	58	
18. 607-2		59	· · ·
15. Notice of Appoal		60	
26 <u>EY (C)</u> _		61	· · ·
21. And D	2/20/4	62	
Alez Allowance 4		63	,
23 Change of add Cist #	1-19-04 aliatal	64	
30 34 Formal Drawings (7 shts) set	<u> </u>	65	
25		66	· · · · · · · · · · · · · · · · · · ·
26		67	
27		68	
28		.69	
29		70	
30		71	
31			
33		73	
34		75	
35		76	•
36		77	
37		78	
38		79	
39		80	
40		81	
41		82	- <u></u>
	(LEFT OI	UTSIDE)	

S	SEAR	CHE)	· .				I NOTE		Y
Class	Sub.	Date	Exmr.		Searc	ched	÷ •	Date	Exn	nr
257	774	5/24/01	C.C.					5/24/01	c. C	
	775)			-		DERWENT		L	
	776	5 124/01						5/ 30/01	C- (<u> </u>
438	634	5/30/01			Consul	lted M.	with Munsor	1/4/07	C. (•
,	637					the second s	the second s	3/14/02	_	
	-639	1						4/6/04		
		5/30/07	C. C		Rui	Daum	ester			
	above - subclass	1/4/01-	c. c.							
earched.	above subclass	8/14/AZ	C. C.	•						
wohed	above suboless	5/13/05	C. c.							
257	774 775	4/7/04	C. C.							
	776 756									,
	1							1		
	762									
	763 765									
438	634									
	637 639						•			
•	257	4/7/04	c. c.	:						
•					,		•		1	
	·			1				•		
······		E SEAR		e"						
Class	Sub.	Date	Exmr. $c. c.$							
CLASS of	subclass	4/7/04								
•										
			i							

(RIGHT OUTSIDE)

ISSUE SLIP STAPLE AREA (for additional cross references)



1

If more than 150 claims or 10 actions staple additional sheet here

(LEFT INSIDE)

PATENT APPLICATION SERIAL NO.

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

04/07/2000 JARTIS 00000006 09540610 01 FC:101 690.00 GP

:

PTO-1556 (5/87) *U.S. GPO: 1999-459-082/19144



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

CONFIRMATION NO. 2171

Bib Data Sheet

SERIAL NUMBER 09/540,610	FILING DATE 03/31/2000 RULE	(CLASS 257	GROUP ART UNIT 2815			RNEY DOCKET NO. 6820.P097
APPLICANTS James E. Nulty, Christopher J. Pe	San Jose, CA; etti, Mountain View, CA;						
** CONTINUING DATA **********************************							
IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 06/02/2000							
Foreign Priority claimed 35 USC 119 (a-d) conditions me Verified and Acknowledged Exc	yes no et yes no Met after aminer's Signature Initi		STATE OR COUNTRY CA	SHEETS DRAWING 8	TOT CLA 1	IMS	INDEPENDENT CLAIMS 2
ADDRESS 43320 EVAN L∻W GROUP LL 566 WEST ADAMS, SU CHICAGO , IL 60661				• •			
TITLE STRUCTURE HAVING	REDUCED LATERAL SP	ACER EI	ROSION				
No.	: Authority has been give to charge/credi for following:	n in Pape t DEPOS	r IT ACCOUNT	□ All Fe □ 1.16 □ 1.17 time) □ 1.18 □ Other	Fees(F Fees(F Fees(Is	Processi	ng Ext. of

UNITED STATES PATENT AND TRADEMARK OFFICE

۰.

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS Polo Stats Alexandria, Vinginia 22313-1450 www.uspiu.gov

CONFIRMATION NO. 2171

SERIAL NUMBER 09/540,610	FILING DATE 03/31/2000 RULE		CLASS (257		GROUP ART UNIT 2815		ATTORNEY DOCKET NO. 16820.P097			
APPLICANTS										
James E. Nulty,	San Jo s e, CA;									
Christopher J. P	etti, Mountain View, CA;									
** CONTINUING DATA This application	**************************************	22/1995 PA	T 6,066,555		•					
** FOREIGN APPLICAT	TIONS **********************									
IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 06/02/2000										
Foreign Priority claimed	Foreign Priority claimed yes go STATE OR						SHEETS TOTAL			
35 USC 119 (a-d) conditions n Verified and Acknowledged E	- yes - no - merane	r Allowance lials	COUNTRY CA	DRA			IMS 3	CLAIMS 2		
ADDRESS 26263 SONNENSCHEIN NAT P.O. BOX 061080 WACKER DRIVE STAT CHICAGO , IL 60606-1080										
TITLE STRUCTURE HAVING	REDUCED LATERAL SPA		SION							
FILING FEE FEES: Authority has been given in Paper No. to charge/credit DEPOSIT ACCOUNT RECEIVED for following: 690 Other							ng Ext. of time)			

Page 1 of 1

PATE	INT A	States ND rk.Office			· · · · · · · · · · · · · · · · · · ·	-	· · · ·			
						i et e. Liet	·	Comn Was	niseloner for Petents shington, DC 20231 www.uspto.gov	
Bib Data Sheet							CON	FIRM/	ATION NO. 2171	
SERIAL NUMI 09/540,610				CLASS 257		GROUP ART UNIT 2815			ATTORNEY DOCKET NO. 16820.P097	
Christoph	DATA	San Jose, CA; etti, Mountain View, C/ ************************************	* Yes (**** NO N	×.	No. 01 No. 60	857773	51 (De Tssued	с. 22 Маў	, 1995) C.C. 23, 2002 C.C.	
Foreign Priority claim 35 USC 119 (a-d) co met Verified and Acknowledged ADDRESS	Priority claimed up yes up no 19 (a-d) conditions up yes up no Met after nd Allowapce dged Examiner's Signature Initials					INDEPENDENT CLAIMS 2				
26263										
T ITLE STRUCTURE H <i>I</i>	AVING	REDUCED LATERAL	. SPACE	R EROSION						
RECEIVED	No	: Authority has been gi to charge/cre for following	edit DEP	aper OSIT ACCOU	NT	□ _{1.1} time)	6 Fees (7 Fees (8 Fees (1er	Proce	essing Ext. of	

ť

Bib Data Sheet			Patent and Address: CC	Trademark	Office OF PATENTS A	Γ OF COMMERCE		
SERIAL NUMB 09/540,610	ER FILING DATE 03/31/2000 RULE _	CLASS 438	DOCKELN					
Christopher	ulty, San Jose, CA ; J. Petti, Mountain View, CA DATA ***********************************	* Yes Арр **** Снош с.С.	lication Patent	No. 08 No. 6061	577757 1555 iss	(Der. 22, 19 ued May 23, 2000,	(5) C. C. C. C.	
Foreign Priority claime 35 USC 119 (a-d) cond met Verified and Acknowledged ADDRESS	ditions	$\begin{array}{c c} \hline & \\ \hline \\ \hline$						
ADDRESS Blakely Sokoloff Taylor & Zafman 12400 Wilshire Boulevard Seventh Floor Los Angeles ,CA 90025								
TITLE STRUCTURE HAVING REDUCED LATERAL SPACER EROSION								
FILING FEE FEES: Authority has been given in Paper RECEIVED No to charge/credit DEPOSIT ACCOUNT								
690 No for following: Other Credit						ie)		

;

04-03-00

"Expre**ss Mail**" mailing label number <u>EL3</u> 4742US. Date of Deposit MARCH 31, 2000



PATENT APPLICATION TRANSMITTAL LETTER

To the Asolidan Commissioner for Patents:

Transmitted herewith for filing is the patent application of: NULTY, et al. for : METHOD FOR ELIMINATING LATERAL SPACER

EROSION ON ENCLOSED CONTACT TOPOGRAPHIES DURING RF SPUTTER CLEANING. Enclosed are:

 \boxtimes 8 sheet(s) of drawings, 34 pages of application (including title page), and the following Appendices : Declaration.

 \boxtimes Power of Attorney.

Verified statement to establish small entity status under 37 CFR §§ 1.9 and 1.27.

Assignment transmittal letter and Assignment of the invention to : _

 \mathbf{X} COPY OF DECLARATION FROM PARENT APPLICATION (08/577,751); PRELIMINARY AMENDMENT.

						Other II	nan		
Claims as Filed	Col. 1	Col. 2	Small En	itity	Small Entity				
For	No. Filed	No. Extra	Rate	Rate Fee			Fee		
Basic Fee				\$ 345	or	September (Mathematics States)	\$ 690		
Total Claims	14-20	0	x\$9=	\$	or	x\$18=	\$		
andep. Claims	2-3	0	x\$39=	\$	or	x\$78=	\$		
Multiple Depender	nt Claims Pres	sent	+\$130=	\$	or	+\$260=	\$		
If the difference in	n col. 1 is less	than zero,			or				
If the difference in enter "0" in col. 2.			Total	\$		Total	\$690		

Please charge my Deposit Account No. 23-1925 in the amount of \$: _ __. A duplicate copy of this sheet is enclosed.

A check in the amount of \$: 690.00 to cover the filing fee is enclosed.

The Assistant Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 23-1925. A duplicate copy of this sheet is enclosed.

 \boxtimes Any additional filing fees required under 37 CFR § 1.16.

 \boxtimes Any patent application processing fees under 37 CFR §1.17.

The Assistant Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 23-1925. A duplicate copy of this sheet is enclosed.

Any filing fees under 37 CFR § 1.16 for presentation of extra claims.

a 🗌

 \boxtimes

 \bowtie

-



Any patent application processing fees under 37 CFR § 1.17.

The issue fee set in 37 CFR § 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR § 1.311(b).

31/00

Paul E. Rauch, Ph.D

BRINKS HOFER GILSON & LIONE Registration No. 38,591

Rev. Nov-98 X:\PER\10200-12 Transmittal letter 000331.doc Case No. 10200/12

Our Reference: 16820.P097

APPLICATION FOR UNITED STATES PATENT

FOR

METHOD FOR ELIMINATING LATERAL SPACER EROSION ON ENCLOSED CONTACT TOPOGRAPHIES DURING RF SPUTTER CLEANING

Inventors: JAMES E. NULTY CHRISTOPHER J. PETTI

^..

Prepared by:

BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 Wilshire Boulevard Seventh Floor Los Angeles, CA 90025 (310) 207-3800

I hereby certify that this correspondence is
being deposited with the United States Postal
Service as Express Mail (Label No: <u>TB 756154652</u>)
in an envelope addressed to: Commissioner of Patents
and Trademarks, Washington, D.C. 20231 on: DESEMBER 22, 1995
12/22/95

Date

Name

ł

BACKGROUND OF THE INVENTION

Field of the Invention:

The invention relates to semiconductor device processes, and more particularly, to improved methods for etching openings in insulating layers and a semiconductor device with well defined contact openings.

Background of the Invention

In the fabrication of semiconductor devices, numerous conductive device regions and layers are formed in or on a semiconductor substrate. The conductive regions and layers of the device are isolated from one another by a dielectric. Examples of dielectrics include silicon dioxide, SiO₂, tetraethyl orthosilicate glass ("TEOS"), silicon nitrides, Si_XN_y, silicon oxynitrides, SiO_xN_y(H_z), and silicon dioxide/silicon nitride/silicon dioxide ("ONO"). The dielectrics may be grown, or may be deposited by physical deposition (e.g., sputtering) or by a variety of chemical deposition methods and chemistries (e.g., chemical vapor deposition ("CVD")). Additionally, the dielectrics may be undoped or may be doped, for example with boron, phosphorous, or both, to form, for example, borophosphosilicate glass ("BPSG"), phosphosilicated glass ("PSG"), and borophosphosilicate tetraethyl orthosilicate glass ("BPTEOS").

At several stages of the fabrication of semiconductor devices, it is necessary to make openings in the dielectric to allow for contact to underlying regions or layers. Generally, an opening through a dielectric exposing a diffusion region or an opening through a dielectric layer between polysilicon and the first metal layer is called a "contact opening", while an opening in other oxide layers such as an opening through an intermetal dielectric layer is referred to as a "via". For purposes

JCS/WTB/mp

16820.P097

5

10

15

of the claimed invention, henceforth "contact opening" or "contact region" will be used to refer to contact openings and/or via. The opening may expose a device region within the silicon substrate, such as a source or drain, or may expose some other layer or structure, for example, an underlying metallization layer, local interconnect layer, or structure such as a gate. After the opening has been formed exposing a portion of the region or layer to be contacted, the opening is generally cleaned with a sputter etch, e.g., a Radio-Frequency ("RF") sputter etch, and then the opening is filled with a conductive material deposited in the opening and in electrical contact with the underlying region or layer...

To form the openings a patterning layer of photoresist is first formed over the dielectric layer having openings corresponding to the regions of the dielectric where the dielectric layer openings are to be formed. In most modern processes a dry etch is then performed wherein the wafer is exposed to a plasma, formed in a flow of one or more gases. Typically, one or more halocarbons and/or one or more other halogenated compounds are used as the etchant gas. For example, CF4, CHF3 (Freon 23), SF6, NF3, and other gases may be used as the etchant gas. Additionally, gases such as O₂, Ar, N₂, and others may be added to the gas flow. The particular gas mixture used will depend on, for example, the characteristics of the dielectric being etched, the stage of processing, the etch tool being used, and the desired etch characteristics, i.e., etch rate, sidewall slope, anisotropy, etc.

Many of the etch characteristics are generally believed to be affected by polymer residues that deposit during the etch. For this reason, the fluorine to carbon (F/C) ratio in the plasma is considered an important determinant in the etch. In general, a plasma with a high F/C ratio will have a faster etch rate than a plasma with a low F/C ratio. At very low rates, i.e., high carbon content, polymer deposition occurs and etching ceases. The etch rate as a function of the F/C ratio is

-2-

JCS/WTB/mp

16820.P097

SAMSUNG-1002.013

10

15

20

25

5

ť

typically different for different materials. The difference is used to create a selective etch, by using a gas mixture that puts the F/C ratio in the plasma at a value that leads to etching at a reasonable rate for one material, and that leads to no etching or polymer deposition for another. For example, an etchant that has an etch rate ratio or a selectivity ratio of two to one for silicon nitride compared to silicon dioxide is an effective stripper of silicon nitride from the semiconductor substrate, because it will selectively strip silicon nitride over silicon dioxide on a substrate surface. An etchant that has an etch rate ratio or a selectivity ratio of 0.85 to one for silicon nitride compared to silicon dioxide is not considered an effective stripper of silicon nitride from the semiconductor substrate surface. Stripper of silicon nitride from the semiconductor substrate stripper of silicon strip silicon nitride to the exclusion of silicon dioxide.

The selectivity of the etch process is a useful parameter for monitoring the process based on the etch rate characteristic of the particular etchant. As noted above, particular etchants or etchant chemistries attack different materials at different etch rates. With respect to dielectrics, for example, particular etchants attack silicon dioxide, BPTEOS, TEOS, and silicon nitride dielectrics at different rates. To make openings in a substrate comprising a contact region surrounded by different dielectric layers, e.g., a dielectric layer of TEOS surrounded by a dielectric layer of silicon nitride, a process will utilize different etchants to make openings through the different dielectrics. Thus, the different etch rates of particular dielectric layers for an etchant may be used to monitor the creation of an opening through a dielectric layer.

25

20

Further, by adjusting the feed gases, the taper of the sidewall in the etched opening of the dielectric can be varied. If a low sidewall angle is desired, the chemistry is adjusted to try to cause some polymer buildup on the sidewall. Conversely, if a steep sidewall angle is desired, the chemistry is adjusted to try to

-3-

16820.P097

5

10

prevent polymer buildup on the sidewall. Varying the etch gas pressure, for example, has a significant effect on the shape of the opening. This is because the etchant ions generally arrive in a direction perpendicular to the substrate surface, and hence strike the bottom surfaces of the unmasked substrate. The sidewalls of etched openings, meanwhile, are subjected to little or no bombardment. By increasing the pressure of the etch gas, the bombardment directed toward the sidewalls is increased; by decreasing the pressure of the etch gas, the bombardment directed toward the sidewalls is decreased. The changing of the etch chemistry is also directly related to selectivity. Etchants that provide a near 90° sidewall angle are generally not highly selective while highly selective etches typically produce a sloped sidewall.

Following the dielectric etch(es) and prior to any conductive material deposition in a contact region, native oxide on top of the conducting layers in the contact region is removed or cleaned through a non-chemical sputter etch, e.g., an RF sputter etch. In addition to alleviating the contact region of native oxide, the sputter etch can erode any insulating dielectric layer or layers. Thus, the parameters of the sputter etch must be carefully monitored so as not to excessively erode the insulating dielectric layer(s) and expose other underlying conductive material. Exposing insulated conductive material adjacent to the conductive material in the contact region results in poor quality contacts or a short circuit through the underlying conductive material. For a thorough discussion of oxide etching, see S. Wolf and R.N. Tauber, <u>Silicon Processing for the VLSI Era</u>, Vol. 1, pp. 539-85 (1986).

The preceding discussion focused on the making of openings, e.g., contact openings, in dielectric material on a semiconductor substrate. The same principles are used in constructing device regions with a dielectric layer or layers. As geometries shrink, the forming of discreet devices on a semiconductor substrate

-4-

JCS/WTB/mp

16820.P097

ł

5

10

15

20

25

becomes more specialized. Specialized deposition and etching techniques permit the density of semiconductor elements on a single chip to greatly increase, which translates into larger memory, faster operating speeds, and reduced production costs.

A typical metal oxide semiconductor (MOS) transistor, e.g., NMOS or PMOS transistor, generally includes source/drain regions in a substrate, and a gate electrode formed above the substrate between the source/drain regions and separated from the substrate by a relatively thin dielectric. Contact structures can be inserted to the source/drain regions and interlays can overlie the contact structures and connect neighboring contact structures. These contact structures to the diffusion region are isolated from the adjacent gate by dielectric spacer or shoulder portions. The dielectric spacer or shoulder portions also isolate the gate from the diffusion region.

Conventional contact structures limit the area of the diffusion region, because the contact hole is aligned to these regions with a separate masking step, and extra area must be allocated for misalignment. Proper alignment is necessary to avoid shorting the contact structure to the gate or the diffusion well. The larger contact area means a smaller density of elements on a structure. The larger contact area is also responsible for increased diffusion-to-substrate junction capacitance, which limits device speed.

A self-aligned contact eliminates the alignment problems associated with conventional contact structures and increases the device density of a structure. A self-aligned contact is a contact to a source or drain diffusion region. A self-aligned contact is useful in compact geometries because it can overlap a conducting area to which it is not supposed to make electrical contact and can overlap the edge of a diffusion region without shorting out to the well beneath. Consequently, less

-5-

JCS/WTB/mp

16820.P097

5

10

15

20

25

contact area is needed and gates or conductive material lines, e.g., polysilicon lines, can be moved closer together allowing more gates or lines on a given substrate than traditional contacts.

Figure 1 illustrates a self-aligned contact between two gate structures. Figure 1(A) is a planar top view of the contact. Figure 1(B) is a planar cross-sectional view of a self-aligned contact between a pair of gates taken through line 1(B) of Figure 1(A). Figure 1(C) is a planar cross-sectional view of a self-aligned contact between a pair of gates taken through line 1(C) of Figure 1(A).

The self-aligned contact is a contact to a source or drain diffusion region (n+ 10 or p+ silicon) 140 that can overlap the edge of the diffusion region 140 without shorting out to the well beneath the diffusion region 140. This can be seen most illustratively through Figure N(C). In Figure 1(C), the contact 130 does not lie directly in the diffusion region 140, but is misaligned and slightly overlaps the field oxide. In this illustration, the self-aligned contact is not directly over the diffusion region but extends over (i.e., overlaps) a well portion 170. The self-aligned contact does not short to the well portion 170 because the self-aligned contact is separated from the well 170 by the field oxide.

The self-aligned contact 130 is separated from a conducting polysilicon layer 110 by an encapsulating dielectric layer 120 such that the contact 130 can also overlap the polysilicon layer 110 without making electrical contact to the layer 110 or gate. The polysilicon layer 110 is separated from the source drain diffusion region 140 by a dielectric spacer or shoulder 150 of the same or different dielectric material as the dielectric layer 120 directly above the conducting polysilicon.

A distinct dielectric etch stop layer 125 overlies the encapsulating dielectric layer 120. The etch stop layer 125 permits subsequent etching of the substrate 25

JCS/WTB/mp

-6-

16820.P097

SAMSUNG-1002.017

15

20

mobil

without risk of exposing the device structures and layers because the device structuring and layers are protected from excessive etching by the etch stop layer. The diffusion contact is self-aligning because the structure can be etched to the substrate over the source/drain diffusion region 140 while the dielectric spacer 150 protects the polysilicon layer NO. Even if a photoresist that protects the polysilicon layer 110 from the etchant is misaligned with respect to the polysilicon layer 110, the dielectric spacer 150 prevents shorts to the polysilicon layer 110 when the contact 130 is provided for the diffusion region 140.

The current practice with respect to forming contact regions, particularly self-MUBRIE /aligned contact regions, that are in electrical contact with gates, interconnect lines, or other structures in small feature size structures utilize etchants with high selectivity to protect underlying regions, like the etch stop layer and the first insulating layer. Figure 2 demonstrates a typical prior art process of forming a self-aligned contact region adjacent to a gate. In Figure 2(A), a gate oxide layer 210 is formed on a substrate 200 with a conducting layer, for example a polysilicon layer 220, overlying 15 the gate oxide layer 210, and an insulating layer, for example a TEOS layer 230, overlying the polysilicon layer 220. Adjacent to the polysilicon layer is a contact opening region 270. The polysilicon layer 220 is separated from the contact region 270 by an insulating spacer portion, for example a TEOS spacer portion 235. A separate insulating or etch stop layer, for example a silicon nitride layer 240 overlies 20 the TEOS layer 230 and the contact region 25%. A blanket layer, for example a doped insulating layer like a BPTEOS layer 250, planarly overlies the etch stop layer 240.

A layer of photoresist material 280 overlies the planarized BPTEOS layer 250 to expose the contact opening 270. In Figure 2(A), a contact opening 270 has been opened through the BPTEOS layer 250. The etchant utilized to make the opening had a high selectivity toward BPTEOS relative to silicon nitride. When the contact

-7-

JCS/WTB/mp

25

16820.P097

SAMSUNG-1002.018

opening was through the BPTEOS material, the etchant did not etch or did not effectively etch the silicon nitride layer 240 material. Hence the description of the silicon nitride layer 240 as an etch stop layer. The silicon nitride etch stop layer protected the underlying TEOS layer so that the polysilicon remains completely

5 encapsulated.

!

25

10

Figure 2(A) illustrates an etch 260 to remove the silicon nitride etch stop layer 240. In the etch illustrated in Figure 2(A), a high selectivity etch toward silicon nitride relative to the underlying TEOS layer 230 material is practiced to efficiently etch the silicon nitride layer and to protect the underlying TEOS layer 230 from the etchant. An example of a high selectivity etch recipe to effectively strip silicon nitride as compared to the TEOS layer is 30 sccm CHF3 and 30 sccm O₂ at 60 mtorr and 100 watts of power. The result of the high selectivity etch is illustrated in Figure 2(B).

Figure 2(B) shows that the silicon nitride selective etch effectively removed
silicon nitride 240 from the contact opening 270. The selective etch for silicon
nitride compared to TEOS material, however, left the TEOS layer 230 with a spacer
portion 235 wherein the spacer portion is sloping or tapered toward the contact
opening. This result follows even where the spacer portion 235 is originally
substantially rectangular as in Figure 2(A). The properties of the highly selective
etch of the overlying etch stop layer will transform a substantially rectangular spacer
into a sloped spacer. Figure 2(B) presents a polysiticon layer 220 encapsulated in a
TEOS layer 230 with a spacer portion 235 adjacent to the contact opening 270, the
spacer portion 235 having an angle 290 that is less than 85°.

In addition to providing stopping points or selectivity between materials, the use of high selectivity etches to form sloped spacer portions is the preferred practice

-8-

JCS/WTB/mp

16820.P097

because the sloped shape will result in good step coverage by the metal that is deposited into it. The filling of contact openings or gaps (i.e., gap fill) is an important consideration because it relates directly to the reliability of a device. If an opening is not completely filled with a insulative material, for example, and a gap is created, a subsequent conductive material deposit can fill the gap which can lead to shorting. Sloped contact openings are easier to completely fill than boxy structures because the transition between sloped structures and openings is smooth compared to the abrupt transitions between boxy structures and openings. Because of concerns for complete gap fill and good step coverage, industry preference is for sloped spacers and planar deposition layers similar to that shown in Figure 2(b).

Once the contact opening is made, the opening is cleaned with a sputter etch, e.g., an RF sputter etch, before conductive material is added to fill the opening or gap. The RA sputter etch that is used to clean the contact opening in the process described above will attack and erode a portion of the insulating spacer surrounding the conducting portion and adjacent to the contact region. Figure 3 presents a prior art substrate with a gate and a contact region undergoing an RF sputter etch. In Figure 3, a gate oxide 31Q is formed on a substrate 300 with a polysilicon layer 320 overlying the gate oxide 3N and an insulating layer, for example a TEOS layer 330 overlying the polysilicon layer 320. A distinct insulating layer, for example a silicon nitride etch stop layer 340, overlies the TEOS layer 330 and this etch stop layer 340 is 20 covered by a third insulating layer, for example a BPTEOS blanket layer 350. Adjacent to the gate is a contact region 360. An etch of the silicon nitride etch stop layer 340 with a high selectivity etch for silicon nitride relative to the underlying TEOS layer material produced a gate with a cloping or tapered spacer portion 370 of TEOS material, illustrated in ghost lines. A subsequent RF sputter etch is utilized to clean the contact region 360.

-9-

ICS/WTB/mp

5

10

15

25

16820.P097

Although brief and designed to clean the contact region, the RF sputter etch will erode a portion of the insulating TEOS spacer. The dynamics of the sputter etch are that it proceeds vertically, directing high-energy particles at the contact region. The sloping or tapered spacer portion adjacent the polysilicon and separating the polysilicon from the diffusion region is struck by the high-energy particles of the RF sputter etch 380. Because the spacer portion 370 is sloping or diagonal, a significant surface area portion of the spacer portion 370 is directly exposed to the high-energy particles from the RF sputter etch 380. Further, with sloping spacers, or spacers having an angle relative to the substrate surface of less than 85° the vertical portion of the dielectric layer ((i.e., that portion above the polysilicon gate) decreases much less than the diagonal portion of the spacer. In terms of measuring TEOS material removal during the RF sputter etch in Figure 3, the difference between d_1 and d_2 is greater than the difference between v_1 and δ_2 . Thus, in conventional prior art selfaligned contact structures, the diagonal thickness of the TEOS spacer, rather than the vertical thickness of the TEOS layer, determines the minimum insulating layer thickness for the gate.

For gate structures having minimum diagonal insulative spacer portions of 500 Å or less, the result of the sputter etch 380 is that the sputter etch 380 laterally erodes the diagonal portion of the TEQS layer 370 adjacent to the contact region to a point where the polysilicon 320 is no longer isolated from the contact region 360 by an insulating layer. In that case, there is a short circuit through the underlying conductive material when the contact opening is filled with conductive material. This result follows because the conventional RF sputter etch utilized for cleaning the contact region results in an approximately 200-500 Å loss of the spacer material.

Further, process margins generally require that the device spacer have a final 25 minimum thickness (after all etches, doping, and deposits) of at least 500 Å. Thus,

JCS/WTB/mp

-10-

16820.P097

5

10

15

20

to eliminate alignment sensitivity for conventional small feature size structures, including self-aligned contact structures, requires a final (i.e., at the time of contact deposition) minimum insulating spacer of more than 500 Å and preferably on the order of 1000-1500 Å or greater to fulfill requirements for an adequate process margin, complete gap fill, and device reliability.

5

10

15

20

25

To construct structures having a minimum insulative spacer portion of more than 500 Å directly effects the number of structures that can be placed on a device, such as a chip. The construction of structures having a minimum insulative spacer portion of more than 500 Å requires that the pre-etch-stop-etch spacer be bigger or thicker to yield an effective spacer after the etching processes. In such cases, the structures must be separated a distance such that the contact area opening is sufficient enough for an effective contact. This spacing requirement directly limits the number of structures that can be included on a device. In small feature size structures, particularly structures utilizing self-aligned contacts, the width of contact openings is approximately 0. microns at the top of the planarized layer and 0.2 microns at the base of the contact opening. Figure 3 indicates the difference in contact opening widths for the same contact in prior art structures. w1 represents the width at the top of the planarized layer and w_2 represents the width at the base of the contact opening. Further, an aspect ratio can be defined as the height of a structure (field oxide plus conductive layer plus first insulative layer plus etch stop layer, if any) relative to the width of the base of a contact opening (i.e., the distance between adjacent spacers). Typical aspect ratios for self-aligned contact structures target ratios of 1.0-2.4. This prior art range is not achievable with any device reliability. To achieve aspect ratios of 1.0-2.4 requires minimum spacer portions of less than 1000 Å and preferably on the order of 500 Å. As noted above, the minimum spacer portions required for aspect ratios of 1.0-2.4 cannot withstand the

JCS/WTB/mp

-11-

16820.P097

SAMSUNG-1002.022

Mub B7

5

10

sputter etch and will result in the exposure of the underlying polysilicon gate and short circuiting with the contact.

There is a need for cost effective structures wherein the individual devices are as close together as possible while maintaining device reliability and an adequate process margin and assuring complete gap fill. There is a need for a device and for a process to manufacture such a device whereby there is provided a contact opening with no alignment sensitivity relative to a gate electrode or other structure and whereby the gate electrode does not fall within the contact opening but remains isolated from the contact opening by an insulating layer. The process must be compatible with gate electrode insulating spacers of less than 500 Å. The device resulting from the needed process should be capable of maintaining high quality contacts between the conductive material in the contact region and the adjacent conductive gate or other structure.

JCS/WTB/mp

-12-

16820.P097

SUMMARY OF THE INVENTION

,688 dy The invention relates to a process for minimizing lateral spacer erosion of an insulating layer on an enclosed contact region is disclosed and a device including a contact opening with a small alignment tolerance relative to a gate electrode or other structure. The process provides high quality contacts between a conductive 5 material in the contact region and a device region, such as a source or drain, or some other layer or structure. The process comprises the well known step of forming a conductive layer on the semiconductor body adjacent a contact region. This is followed by the forming of a first insulating layer adjacent said conductive layer and the contact region. A selected area is masked with photoresist and the first 10 insulating layer and the conductive layer are etched to form a device structure, such as a gate, adjacent the contact region. Next, insulating lateral spacers are added to the device structure to isolate the conductive portion of the device. The insulating spacers are etched so that the device comprises an insulating layer overlying a conductive layer with a lateral spacer portion adjacent the contact region wherein 15 the spacer portion has a substantially rectangular profile. A distinct insulating layer or etch stop layer is then formed adjacent to the first insulating layer and over the contact region. A third insulating layer or blanket layer is then optionally formed over the etch stop layer. The blanket layer may or may not be planarized.

20

25

If a blanket layer is included, an etchant is utilized to etch a contact opening through the exposed portion of the blanket layer to the etch stop layer. Next, a second etch or etch-stop etch is performed to remove the etch stop layer material from the contact region. The etch-stop etch is also almost completely anisotropic, meaning that the etchant etches in one direction—in this case, vertically (or perpendicular relative to the substrate surface) rather than horizontally. The etch

JCS/WTB/mp

-13-

16820.P097

removes the etch stop insulating layer and retains the substantially rectangular lateral spacer portion of the first insulating layer. The anisotropic etch etches primarily the exposed etch stop material that lies normal to the direction of the etch. Thus, the etch removes the etch stop material covering the area of the contact

5 region but does not significantly etch the etch stop material adjacent to the spacer(s). The etch stop layer on the spacer adds dielectric thickness between the conductive layer and any contacting conductor. In general, the etching conditions utilized for the etch-stop etch have a low selectivity for etching the etch stop layer compared to the underlying insulating material.

The etch-stop etch may be followed by a sputter etch to clean the contact region. Unlike prior art processes whereby the sputter etch erodes the underlying sloping lateral spacer portion of the first insulating layer adjacent to the conducting layer, the sputter etch does not significantly erode the substantially rectangular lateral spacer of the first insulating layer, thus allowing the conductive layer of the device structure to remain completely isolated or insulated by a spacer comprised of the first insulating layer and some etch stop layer material.

The structure contemplated by the invention is an effective device for small feature size structures, particularly self-aligned contacts. The structure consists of first and second conducting layers spaced apart by a region with an area defined in the substrate; an insulating layer encapsulating each conductive layer, wherein the insulating layer includes lateral spacer portions; and an etch stop layer adjacent the insulating layer and over the first and second conducting layers. The invention contemplates that the structure region has a first width between the first and second conducting layers, and a second width between the lateral spacer portions of the insulating layer adjacent to the first and second conducting layers, wherein the region has an aspect ratio of 1.0-2.4. The aspect ratio is defined as the height of the

JCS/WTB/mp

-14-

16820.P097

H

ť

10

15

20

25

apparatus relative to the second width of the region. Thus, the invention contemplates larger contact openings for effective contacts, reduced device feature size, and increased device density, while maintaining aspect ratios similar to larger, less dense devices in the prior art. The invention further contemplates that the structure has a minimum insulating layer thickness of 400 Å and that this minimum thickness is determined by the thickness of the insulating layer deposited vertically on the structure.

The device is capable of maintaining high quality, reliable contacts between the conductive material in the contact region and the underlying device region, such as a source or drain, or some other layer or structure. The device contemplates minimum contact opening base widths of 0.2 microns and minimum contact opening widths of 0.5 microns when measured from the top of a planarized layer, and aspect ratios (i.e., height of structure including the etch stop layer relative to the width of the base of a contact opening between the spacers) on the order of 1.0-2.4.

Additional features and benefits of the invention will become apparent from the detailed description, figures, and claims set forth below.

JCS/WTB/mp

-15-

16820.P097

5

10

15

God Di

BRIEF DESCRIPTION OF THE DRAWINGS

The features, aspects, and advantages of the present invention will become more thoroughly apparent from the following detailed description, appended claims, and accompanying drawings in which:

Figure 1 is a planar view of a self-aligned contact to diffusion. Figure 1(A) is a planar top view of a self-aligned contact. Figure 1(B) is a cross-sectional planar side view of a self-aligned contact to diffusion through line 1(B) of Figure 1(A). Figure 1(C) is a cross-sectional planar side view of a self-aligned contact to diffusion through line 1(C) of Figure 1(A).

Figure 2 is a cross-sectional side view of the formation of a prior art contact opening formation. Figure 2(A) illustrates a high selectivity etch of an etch stop insulating layer, and Figure 2(B) Nustrates the results of that etch.

Figure 3 is a cross-sectional side view of the formation of a prior art contact opening formation during a sputter cleaning etch.

15

10

Figure 3 is a cross-sectional view of an example of a semiconductor device during fabrication upon which the invention may be practiced.

Figure 4 presents a cross-sectional planar side view of the preparation of a series of gates on a semiconductor substrate surface.

Figure 4(A) illustrates a cross-sectional planar side view of an insulating layer adjacent to a conducting layer, both layers overlying two diffusion regions.

Figure 4(B) illustrates a cross-sectional planar side view of a series of gates consisting of insulating material adjacent conducting material.

JCS/WTB/mp

-16-

16820.P097

Figure 4(C) illustrates a cross-sectional planar side view of the deposition of additional insulating material over the series of gates, the additional insulating material to be used for the formation of spacer portions adjacent the contact or diffusion regions.

Figure 4(D) illustrates a cross-sectional planar side view of a series of gates completely encapsulated in insulating material wherein the spacers of the insulating material adjacent the contact or diffusion regions have substantially rectangular profiles.

Figure 4(E) illustrates a cross-sectional planar side view of a series of gates 1210 encapsulated with insulating material and an insulating etch stop layer overlying the insulating material,

Figure 4(F) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material and an insulating etch stop layer overlying the insulating material, wherein the diffusion region is implanted to include a silicide.

Figure 4(G) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, an etch stop layer overlying the insulating material, and a distinct planarized insulating layer overlying the etch stop layer.

Figure 4(H) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, an etch stop layer overlying the insulating material, a distinct planarized insulating blanket layer overlying the etch stop layer, and a photoresist patterning layer deposited over the blanket layer.

Figure 4(I) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, an etch stop layer overlying the insulating

JCS/WTB/mp

5

10

15

20

:

-17-

16820.P097

material, a distinct planarized insulating blanket layer overlying the etch stop layer, and contact openings etch through the blanket layer above the diffusion region.

Figure 4(J) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, an etch stop layer overlying the insulating material, a distinct planarized insulating blanket layer overlying the etch stop layer, and a contact opening to a diffusion region and a second contact opening through the blanket layer but separated from the diffusion region by an etch stop layer.

Figure 4(K) illustrates a close-up cross-sectional planar side view of a circled portion of Figure 4(J), the circled portion labeled 4(K) and illustrating the spacer portion of a contact region following an etch of the etch stop layer from the contact region.

Figure 4(L) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, an etch stop layer overlying the insulating material, a distinct planarized insulating blanket layer overlying the etch stop layer, and a conductive contact in a contact region extending to a diffusion region in the semiconductor substrate.

-18-

16820.P097

5

10

15

DETAILED DESCRIPTION OF THE INVENTION

The invention is a device and a process whereby there is provided a contact opening with a no alignment sensitivity relative to a gate electrode or other structure such that the gate electrode does not fall within the contact opening but remains isolated from the contact opening by an insulating layer. The structure 5 contemplated by the invention is an effective device for small feature size structures, particularly self-aligned contacts, because it is capable of maintaining high quality contacts between the conductive material in the contact region and the underlying device region, such as a source or drain, or some other layer or structure with minimum contact opening base widths (i.e., at the base of the contact openings) 10 of 0.2 microns and minimum contact opening widths of 0.5 microns when measured from the top of a planarized layer, minimum encapsulating layer thicknesses of 400 Å, and aspect ratios (i.e., height of structure including the etch stop layer relative to the width of the base of a contact opening between the spacers) in the range of 1.0-2.4. 15

In the following description, numerous specific details are set forth such as specific materials, thicknesses, processing steps, process parameters, etc., in order to provide a thorough understanding of the invention. It will be obvious, however, to one skilled in the art that these specific details need not be employed to practice the invention. In other instances, well known materials or methods have not been described in detail in order to avoid unnecessarily obscuring the invention. Furthermore, in the following discussion, several embodiments of the invention are illustrated with respect to specific structures, oxide layers, and oxide layer openings. It will be appreciated that each of the methods described herein can be utilized on a variety of structures and oxide layers, to form any type of opening, and

-19-

JCS/WTB/mp

16820.P097

25

each of the insulating layer etching methods described herein is not necessarily restricted to the structure and/or insulating layer in conjunction with which it is described. Further, any of the methods described herein may be performed as part of a multistep etch comprising additional etch processes.

Figure 4 presents a cross-sectional view of the preparation of a series of gates 6B13 or transistors on a semiconductor substrate surface. Referring to Figure 4(A), the semiconductor substrate 400 can be either p- or n-type, and includes diffusion regions 405, such as sources or drains, that are heavily doped with the opposite dopant type of the substrate. An n-type first conducting layer 415 of polysilicon 10 doped by implantation with phosphorous to a resistivity of 50-200 ohms/square is deposited over the diffusion regions. The polysilicon layer 415 is deposited by low pressure CVD ("LPCVD") using an LPCVD tube and SiH4 gas at 200-400 mtorr with a thickness of 2000-3000 Å. It should be appreciated by those skilled in the art that this conducting layer 415 could instead be a p-type conducting layer or a metallic conductor of, for example, W, Mo, Ta, and/or Ti, or that this conducting layer 320 15 could also be a silicide, consisting of WSi2, MoSi2, TaSi2, PtSi, PdSi, or that this conducting layer 320 can further be a laxered structure consisting of a silicide on top of doped polysilicon.

20

25

The polysilicon layer 415 overlays an insulating dielectric layer 410 such as doped or undoped silicon dioxide. The dielectric layer 410 may comprise a single oxide, or several layers formed by various methods. For example, one or more layers of oxide may be deposited by plasma enhanced chemical vapor deposition ("PECVD"), thermal CVD ("TCVD"), atmospheric pressure CVD ("APCVD"), subatmospheric pressure CVD ("SACVD"), for example utilizing, for example, TEOS and oxygen or TEOS and ozone chemistries. As used herein, reference to, for example, a PECVD TEOS oxide denotes an oxide layer deposited by PECVD utilizing

JCS/WTB/mp

-20-

16820.P097

TEOS chemistry. Additionally, one or more layers of dielectric layer 410 may be a spin-on-glass ("SOG") layer.

A TEOS dielectric layer 420 with a total thickness of approximately 3000 Å overlies the conducting layer 415. It should be appreciated by those of ordinary skill in the art that this TEOS layer 420 could instead be an insulating layer of, for 5 example, silicon dioxide, SiO₂, ONO, silicon nitride (Si_XN_y), or silicon oxynitride (SiO_XN_V) . Additionally, the insulating layer 420 may be undoped or may be doped, for example with boron, phosphorous, or both, to form, for example, borophosphosilicate glass ("BPSG"), phosphosilicated glass ("PSG"), and borophosphosilicate tetraethyl orthosilicate ("BPTEOS"). Further, the dielectric layer 420 may comprise a single layer oxide, like TEOS, or several layers formed by various methods.

Referring further to Figure 4(A), a photoresist masking layer 425 is deposited BIL over the TEOS dielectric layer 420. The photoresist masking layer 425 exposes diffusion regions 405 in the semiconductor substrate. Referring to Figure 4(B), a series of photolithographic etches are performed to remove the TEOS layer 420 material and the polysNicon layer 415 from the diffusion or contact regions. The etches are performed using a parallel plate plasma etcher with a power of 200-300 watts. First, a fluorocarbon photolithographic etch, CHF3/C2F6 at 50 mtorr, is performed to remove the insulating TEOS material from areas adjacent to and including the diffusion or contact regions. This is followed by a single polysilicon photolithographic etch using a chlorine plasma (Cl2/He) to define a polysilicon conducting layer 415 above the transistor or gate regions.

The process described thus far has been described in terms of multiple etching steps involving multiple passes through the etch chamber. It should be recognized

JCS/WTB/mp

-21-

16820.P097

SAMSUNG-1002.032

10

15

20

by one of ordinary skill in the art that the etching steps can be combined into a multiple-step etch whereby the etch may be accomplished with one pass through the etch chamber, the etcher changing chemistries and executing the multiple etches sequentially.

Referring to Figure 4(C) and 4(D), spacers are formed between the polysilicon layer 415 of the gates and the contact regions by depositing an additional of conformal layer of TEOS material 430 over the structure and etching spacer portions extending into the contact opening and adjacent to the polysilicon layer 415 approximately 1500 Å in width. The spacer portions 435 of the TEOS layer 430 are demarked by ghost lines in Figure 4(D). The spacers serve to insulate the polysilicon layers 415 from the conducting material that will fill the contact opening and prevent the gates from overlapping the diffusion regions. The spacers 435 serve to completely encapsulate the polysilicon layers 415 of the individual gates. As shown in Figure 4(C), care is taken to etch the spacers 435 such that the spacers 435 have a substantially rectangular profile. This is accomplished using a low bias and high pressure etch (2.8 torr, 140 sccm He, 30 sccm CHF3, 90 sccm CF4, and 850 watts power), that results in low polymer formation. At this point, the preferred embodiment of the invention contemplates that the TEOS layer can have a minimum vertical width of approximately 3000 Å and spacers with a minimum width of approximately 1000 Å.

Referring to Figure 4(E), the diffusion regions are next implanted with a suitable dopant utilizing conventional techniques. The dopant may be implants of arsenic, phosphorous, or boron. Subsequently, silicides, for example WSi2 and TiSi2, may also be formed. Figure 4(E) illustrates silicide formation 445 in the diffusion regions.

JCS/WTB/mp

-22-

16820.P097

SAMSUNG-1002.033

10

15

20

Referring to Figure 4(F), overlying the TEOS layer 420 is deposited a second distinct dielectric or etch stop layer 440, in this example, an silicon nitride (Si_XN_y) layer 440, with a total thickness of 700 angstroms. It should again be appreciated by those of ordinary skill in the art that this silicon nitride layer 440 could instead be an insulating layer of, for example, silicon dioxide, SiO₂, ONO, or SiO_xN_y(H_z). Additionally, the silicon nitride etch stop layer 340 may be undoped or may be doped, for example with boron, phosphorous, or both, to form, for example, borophosphosilicate glass ("BPSG"), phosphosilicated glass ("PSG"), and borophosphosilicate tetraethyl orthosilicate ("BPTEOS"). Further, the etch stop layer 440 may comprise a single silicon nitride layer or several layers formed by various methods. It is important that the etch stop layer be different or distinct from the underlying insulating layer.

The invention contemplates that at this point the structure has an aspect ratio of 1.0-2.4. As used herein, an aspect ratio is defined as the ratio of the height of a contact opening to the top of the horizontal portion of the etch stop layer to the base width of the contact opening between the insulating spacers. For example, an embodiment of the invention contemplates contact opening heights of 5300 Å (0.53 μ m) relative to widths of 0.32 μ m to give aspect ratios of 1.6.

20

25

Referring to Figure 4(G), an optional dielectric blanket layer 450 is next deposited adjacent to the etch stop layer 440. The blanket layer 450 may or may not be planarized. In Figure 4(G), the blanket layer 450 is planarized. The planarized blanket layer 450 facilitates the formation of an interconnect layer that might later be deposited over the contact regions. The blanket layer in Figure 4(G) is a doped silicate glass, for example BPTEOS. It should be appreciated by those of ordinary skill in the art that this BPTEOS layer 450 could instead be another doped insulating layer of, for example, BPSG or PSG, or an undoped insulating layer of silicon dioxide,

JCS/WTB/mp

-23-

16820.P097

SAMSUNG-1002.034

5

10

SiO₂, ONO, or SiQ_xN_y. Further, the blanket layer 450 may comprise a single oxide, like BPTEOS, or several layers formed by various methods.

Next, as shown in Figure 4(H), a photoresist pattern or mask layer is deposited adjacent to the blanket layer such that the contact regions overlying the diffusion regions are exposed. This is followed by a photolithographic etch of the BPTEOS blanket layer 450 in the contact regions. The etch is a fluorocarbon photolithographic etch (7 sccm CHF3) 6 sccm Freon 134a) at 29 mtorr. The etch reveals a pair of contact regions 460 and 465 above the diffusion regions.

Referring to Figure 4(J), a photoresist material 470 is overlayed in contact opening 465 adjacent to the etch stop layer to protect the etch stop material in contact 10 opening 465 from a subsequent photolithographic etch to remove the etch stop layer. Next, a photolithographic etch, (900 mtorr, 100 sccm, He, 85 sccm C2F6, and 225 watts power using a Lam 4400 Series plasma etching system) is performed to remove the etch stop layer 440 from contact opening 460. The etch conditions for this etch are low bombardment/high neutral flux conditions.

Figure 4(K) is a close-up view of the cross-sectional portion of contact opening 460 in Figure 4(J). The etch proceeds anisotropically, primarily removing etch stop material lying in a horizontal plane relative to the vertical direction of the etchant ions. The etchant removes material primarily from the base of the contact region 460, and does not remove all of the etch stop material adjacent to the spacer portion of the TEOS layer 420. Thus, the remaining etch stop material adjacent to the spacer portion of the TEOS layer serves as additional spacer material to insulate the polysilicon from a conductive contact that will subsequently be added to the contact region 460.

JCS/WTB/mp

-24-

16820.P097

15

20

5

The etchant utilized to remove silicon nitride from the contact region 460 has a low selectivity for etching the silicon nitride material compared to the underlying TEOS layer. The use of an etchant with a low selectivity for silicon nitride relative to TEOS does not significantly destroy the TEOS layer 420 spacer portion. The low selectivity etch yields a TEOS layer 420 spacer portion that retains a rectangular or "boxy" profile. Figure 4(K) illustrates that only a small portion 475 (illustrated in ghost lines) of the TEOS layer 420 spacer portion is removed during the etch. Of primary significance, the spacer portion of the TEOS layer 420 retains its substantially rectangular profile.

It is to be appreciated that the described etch stop layer etch conditions (i.e., low selectivity, low bombardment/high neutral flax) are exemplary of etch conditions that result in the retention of a boxy spacer. The invention relates to these process conditions as well as others that result in the retention of a boxy spacer. Thus, the etch-stop etch conditions should be regarded in an illustrative rather than restrictive sense.

The silicon nitride etch stop layer 440 etch is followed by a sputter etch to clean the contact opening 460. In a currently preferred embodiment, the sputter etch is carried out in an atmosphere of argon, a 8 mtorr pressure, with a 1000 volt bias. In a currently preferred embodiment, the sputter etch is carried out in a commercially available system such as the Applied Materials Endura 5500 systems. Alternatively, any system having a sputter etch mode may be used to practice the invention. As will be appreciated by a person of ordinary skill in the art, the parameters can be varied considerably while still achieving the objects of the invention. In a currently preferred embodiment, the etch is designed to etch approximately 200 Å per minute as measured on thermal oxide. Because of the retention of a substantially

JCS/WTB/mp

-25-

16820.P097

ubB16

5

10

15

20

25

rectangular or "boxy" spacer portion, the sputter etch does not significantly erode the spacer portion of the TEOS layer.

At this point, the invention contemplates that the minimum encapsulating dielectric layer, i.e., TEOS, thickness will be approximately 400 Å and that this minimum thickness will be at the corner most effected by the etch-stop layer etch and the sputter etch. In Figure 4(K) that minimum thickness is the diagonal denoted d.

Figure 4(L) presents a cross-sectional planar side view of the structure of the invention wherein a conductive contacts 480 have been deposited in the contact openings 460.

The process described above yields a structure wherein first and second conductive layers (e.g., polysilicon layers) are separated by a contact region with an area defined in the semiconductor substrate. An insulating layer is adjacent to and encapsulates the first and second conductive layers. The invention contemplates that the insulating layer has spacer portions between the conductive layers and the contact region. The invention contemplates that high quality contacts can be achieved wherein the spacer portions have a minimum insulative material thickness of 400 Å. In the preferred embodiment, the spacer portions of the insulating material further have substantially rectangular profiles. The invention also contemplates that a portion of the etch stop layer material may remain adjacent to the spacer portion of the insulating layer following an anisotropic etch of the etch stop material with a low selectivity etch for the etch stop material relative to the insulating layer material. The result is a contact opening with spacer sidewalls comprised, at least potentially, of a portion of etch stop layer material.

JCS/WTB/mp

-26**-**

16820.P097

5

MABN

10

15

20

(mulian) Curcle

5

10

15

The invention contemplates that effective contact openings may have base widths as small as 0.2 μ m (and as small as 0.5 μ m when measured from the top of the optional planarized layer), and base areas as small as 0.1 μ m². Thus, the invention contemplates aspect ratios for effective contact openings of 1.0-2.4, wherein an aspect ratio is defined as the ratio of the height of a contact opening to the top of the horizontal portion of the etch stop layer to the base width of the contact opening between the spacers. Figure 4(L) illustrates a height, *h*, and a width, *w*, from which an aspect ratio may be calculated for a contact region, and a height *h*₁, and a width, *w*₁, from which an aspect ratio may be calculated for a contact region.

In the preceding detailed description, the invention is described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

JCS/WTB/mp

-27-

16820.P097

CLAIMS

What is claimed is:

1 1. A process for minimizing lateral spacer erosion on a contact region, 2 said process comprising:

encapsulating a conducting layer in an insulating layer on said
semiconductor body adjacent said contact region, wherein said insulating layer
includes a substantially rectangular spacer portion adjacent said contact region;

depositing an etch stop layer adjacent said insulating layer and adjacent said contact region; and

etching a portion of said etch stop layer adjacent said contact region wherein said etching does not significantly erote said spacer portion of said insulating layer.

2. The process of claim 1, wherein said etching step utilizes a plasma etching system.

1 3. The process of claim 2, wherein an etching condition for said etching 2 step is a low bombardment/high neutral flux condition.

1 4. The process of claim 3, wherein said etching condition has a low 2 selectivity for said etch stop layer material relative to said first insulating layer 3 material.

JCS/WTB/mp

-28-

16820.P097

6

7

8

9

10

1

2

5. The process of claim 4, wherein said selectivity is less than or equal to 1:1.

6. The process of claim 2, wherein said plasma etching system is a Lam
 4400 Series plasma etching system.

7. The process of claim 6, wherein said etch stop layer etch is performed using a recipe of 900 mtorr, 100 sccm He, 85 sccm C/F6, and 225 watts power.

1 8. The process of claim 1, including cleaning said exposed portion of said 2 first insulating layer with a sputter etch after said etching of said etch stop layer 3 wherein said spacer portion of said first insulating layer retains its substantially 4 rectangular profile.

9. The process of claim 8, wherein said sputter etch is a radio-frequency sputter etch.

1 10. The process of claim 1, including depositing a blanket insulating layer 2 adjacent said etch stop layer forming a patterning layer on said blanket insulating 3 layer wherein said patterning layer exposes said contact region, and etching a 4 portion of said blanket insulating layer over said contact region with a suitable 5 etchant to expose a portion of said etch stop layer prior to said etching of said etch 6 stop layer.

JCS/WTB/mp

-29-

16820.P097

12

ć

1

2

1

2

1

2

1

11.

The process of Claim 10, wherein the blanket ayer is planarized.

1 12. A process for minimizing lateral spacer erosion on a contact region, 2 said process comprising:

encapsulating a conducting layer in an insulating layer on said
semiconductor body adjacent said contact region, wherein said insulating layer
includes a substantially rectangular spacer portion adjacent said contact region;

6 depositing an etch stop layer adjacent said insulating layer and adjacent 7 said contact region; and

8 etching a portion of said etch stop layer adjacent said contact region 9 wherein said etching delivers a minimal diagonal erosion rate of said spacer portion 10 relative to the vertical erosion rate of said insulating layer.

1 13. The process of flaim 12, wherein said etching step utilizes a plasma 2 etching system.

1 14. The process of claim 13, wherein an etching condition for said etching 2 step is a low bombardment, high neutral flux condition.

1 15. The process of claim 14, wherein said etching condition has a low 2 selectivity for said etch stop layer material relative to said first insulating layer 3 material.

JCS/WTB/mp

-30-

16820.P097

SAMSUNG-1002.041

!

1 16. The process of claim 15, wherein said selectivity is less than or equal to 2 1:1.

1 17. The process of claim 13, wherein said plasma etching system is a Lam 2 4400 series plasma etching system.

1 18. The process of claim 17, wherein said etch stop layer etch is performed 2 using a recipe of 900 mtorr, 100 sccm He, 85 sccm C₂F₆, and 225 watts power.

1 19. The process of claim 12/including cleaning said exposed portion of said 2 first insulating layer with a sputter etch after said etching of said etch stop layer 3 wherein said spacer portion of said first insulating layer retains its substantially 4 rectangular profile.

20. The process of claim 19, wherein said sputter etch is a radio-frequency sputter etch.

1 21. The process of claim 12, including depositing a blanket insulating layer 2 adjacent said etch stop layer, forming a patterning layer on said blanket insulating 3 layer wherein said patterning layer exposes said contact region, and etching a 4 portion of said blanket insulating layer over said contact region with a suitable 5 etchant to expose a portion of said etch stop layer prior to said etching of said etch 6 stop layer.

JCS/WTB/mp

-31-

16820.P097

1

2

1

22. The process of Claim 21, wherein the blanket layer is planarized.

23. A semiconductor apparatus comprising:

first and second conducting layers spaced apart by a region with an area
defined in the substrate;

an insulating layer adjacent said first and second conductive layers; and an etch stop layer adjacent said insulating layer and over said first and second conducting layers, and a second width between said insulating layer adjacent said first and second conducting layers and wherein said region has an aspect ratio of 1.0-2.4 said aspect ratio defined as the height of said apparatus relative to the second width of said region.

24. The semiconductor apparatus of claim 23, wherein said insulating layer has a spacer portion adjacent said region wherein said spacer portion has a substantially rectangular profile.

b¹⁴ 25. The semiconductor apparatus of claim 23, wherein said etch stop layer is silicon nitride.

26. The semiconductor apparatus of claim 23, wherein said etch stop layer is silicon dioxide.

JCS/WTB/mp

-32-

16820.P097

1

1

4

5

6

7

8

9

1

1

2

3

1

1

2

ABSTRACT

Ju 1918

A process for minimizing lateral spacer erosion of an insulating layer adjacent to a contact region and an apparatus whereby there is provided a contact opening with a small alignment tolerance relative to a gate electrode or other structure are disclosed. The process includes the steps of forming a conductive layer on said semiconductor body then depositing an insulating layer adjacent to the conductive layer. Next, substantially rectangular insulating spacers are formed adjacent to the gate. An etch stop layer is deposited adjacent said insulating layer followed by an etch to remove the etch stop layer material from the contact region. This etch is conducted under conditions wherein the etch removes the etch stop layer but retains the substantially rectangular lateral spacer profile of the first insulating layer. The apparatus is capable of maintaining high quality contacts between the conductive material in the contact region and the underlying device region, such as a source or drain, or some other layer or structure and is an effective structure for small feature size structures, particularly self-aligned contact structures.

JCS/WTB/mp

-33-

16820.P097

Our Ref.: ____016820.P097___

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD FOR ELIMINATING LATERAL SPACER EROSION ON ENCLOSED CONTACT TOPOGRAPHIES DURING RF SPUTTER CLEANING

the specification of which

Prior Foreign Application(s)

XXXX

is attached hereto.		
was filed on	December 22, 1995	as
Application Serial No.	08/577,751	
and was amended on		
-	(if applicable)	

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I do not know and do not believe that the same was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months prior to this application.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119, of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No

- 1 -

SAMSUNG-1002.045

Priority Claimed

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status patented, pending, abandoned)

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, a firm including: Keith G. Askoff, Reg. No. 33,828; Aloysius T.C. AuYeung, Reg. No. 35,432; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; William D. Davis, Reg. No. 38,428; Daniel M. De Vos, Reg. No. 37,813; Scot A. Griffin, Reg. No. 38,167; David R. Halvorson, Reg. No. 33,395; Brian D. Hickman, Reg. No. 35,894; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; Stephen L. King, Reg. No. 19,180; Daniel C. Mallery, Reg. No. 33,532; Michael J. Mallie, Reg. No. 36,591; Kimberley G. Nobles, Reg. No. 38,255; Ronald W. Reagin, Reg. No. 20,340; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Edward W. Scott IV, Reg. No. 36,000; Maria E. Sobrino, Reg. No. 38,318; John C. Stattler, Reg. No. 36,285; David R. Stevens, Reg. No. 38,626; Edwin H. Taylor, Reg. No. 25,129; Lester J. Vincent, Reg. No. 31,460; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my attorneys; and Gary B. Goates, Reg. No. 33,609; and Norman Zafman, Reg. No. 37,079; and Edwin A. Sloane, Reg. No. 34,728; my patent agents, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First	st Inventor James E. Nulty		·
Inventor's Signature _	Jan ENG	Date 476	191
Residence <u>San Jos</u> (City,	e, California 95128 State)	Citizenship	U.S.A. (Country)
Post Office Address	1037 Lenor Way		
	San Jose California 05128		

-2-

Full Name of Sole/First	st Inventor Christop	her J. Petti	
Inventor's Signature	(The	Date c	1/26/96
	View, California 94041	Citizenship	U.S.A.
	, State)		(Country)
Post Office Address	660 Sierra Avenue		
	Mountain View, Ca	lifornia 94041	

;

SAMSUNG-1002.047

- 3 -

MAR. 31. 2000 1:22PM	CYPRESS	SEMICONDUCTOR	
----------------------	---------	---------------	--


NO.	7892	.P	2/2
	Case	NU.	10200/12

١

Invento	s): <u>Nulty et al.</u>
Title:	METHOD FOR ELIMINATING LATERAL SPACER EROSION ON ENCLOSED CONTACT TOPOGRAPHIES DURING RF SPUTTER CLEANING
	POWER OF ATTORNEY
	The specification of the above-identified patent application:
\square	s attached hereto vas filed on as application Serial No
attorney	hereby revoke all previously granted powers of attorney in the above-identified patent application and appoint the following to prosecute said patent application and to transact all business in the Patent and Trademark Office connected therewith:
	Paul E. Rauch, Ph.D. – Reg. No. 38,591
	Andrew D. Fortney, Ph.D. – Reg. No. 34,600
	lease address all correspondence and telephone calls to Paul E. Rauch, Ph.D. in care of:
	Brinks Hofer Gilson & Lione P.O. Box 10395 Chicago, IL 60610 (312)321-4200
the pate	<u>ypress Semiconductor Corp.</u> , a <u>Delaware corporation</u> , certifies that it is the assignee of the entire right, title and interest in application identified above by virtue of either:
	n assignment from the inventor(s) of the patent application identified above, a copy of which is attached hereto. R
	n assignment from the inventor(s) of the patent application identified above. The assignment was recorded in the Patent ad Trademark Office at Reel, frame R
	chain of title from the inventor(s), of the patent application identified above, to the current assignee as shown below:
	 From To: The document was recorded in the Patent and Trademark Office at Reel, frame, or a copy thereof is attached.
	 From To: The document was recorded in the Patent and Trademark Office at Reel, frame, or a copy thereof is attached.
	Additional documents in the chain of title are listed on a supplemental sheet.
	te undersigned has reviewed the assignment or all the documents in the chain of title of the patent application identified to the best of undersigned's knowledge and belief, title is in the assignee identified above.
	e undersigned (whose title is supplied below) is empowered to act on behalf of the assignee.
and belie like so n	tereby declare that all statements made herein of my own knowledge are true, and that all statements made on information are believed to be true; and further, that these statements are made with the knowledge that willful false statements, and the le, are punishable by fine or imprisonment, or both, under Section 1001, Title 18 of the United States Code, and that such e statements may jeopardize the validity of the application or any patent issuing thereon.
Signatur	Date: 3/31/00
Name: Title:	Andrew D. Fortney, Ph.D., Esq. Senior Corporate Counsel/Director of Intellectual Property
Rev. Doc99	

.


C/windows/TEME/10200 12 Power of Altorney1.doc




SAMSUNG-1002.049

4

FIGURE





in the second second

250

270

86

Î

Ę,


230-220

248) 235




and the stand of t


!





Flame 3




4(B)












:













FIGURE 4 (cont.)

ť







4(K)





ţ







÷,




















!












FIGURE 4 (cont.)






!

SAMSUNG-1002.063

4(K)



ł

Por Andla

I hereby certify that this correspondence is being deposited with the United States Postal Service, with sufficient postage, as first class mail in an envelope addressed to: Assistant Commissioner for Patents Washington, D.C. 20231 on March 31, 2000 Date of Deposit

Paul E. Rauch, Ph.D. Name of applicant, assignee or Registered Representative Signature March 31, 2000 Date of Signature

Our Case No. 10200/12

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

)

)

)

In re Application of:

Nulty et al.

Examiner

Filing Date: Filed herewith

For METHOD FOR ELIMINATING LATERAL SPACER EROSION ON ENCLOSED CONTACT TOPOGRAPHIES DURING RF SPUTTER CLEANING Group Art Unit No.

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Prior to examination on the merits, please amend the above-identified application

as follows:

IN THE TITLE

Please replace the title with the following: --STRUCTURE HAVING REDUCED LATERAL SPACER EROSION--.

IN THE CLAIMS

Please amend the claims as follows:

Please cancel Claims 1-24, without prejudice to their further prosecution in a Divisional and/or Continuation application.

Claims 25-26, line 2 of each, please change "is" to --comprises--.

Please add the following new claims:

27. A structure, comprising:

(a)

corre erserso

N

a conductive layer disposed over a substrate;

(b) a first insulating layer on the conductive layer;

(c) a contact region in said first insulating layer;

(d) at least one insulating spacer in the contact region adjacent to the first insulating layer; and

(e) an etch stop material over said first insulating layer and adjacent to the insulating spacer, the etch stop material being distinct from the insulating spacer.

28. The structure of a m 27, wherein the insulating spacer has a substantially rectangular profile in the contact region.

29. The structure of Claim 27, wherein the insulating spacer has a surface portion in the contact region without overlying etch stop material.

30. The structure of Claim 29, wherein the insulating spacer surface portion without overlying etch stop material comprises an insulating spacer surface portion most distant from said substrate.

31. The structure of Claim 28, wherein the insulating spacer has a surface portion in the contact region without overlying etch stop material.

2

The structure of Claim 27, further comprising a second insulating layer on he etch stop layer and over the conductive layer.

33. The structure of Claim 32, further comprising a second conductive material in the contact region.

34 A structure, comprising the steps of:

a first electrically conductive material formed in and/or on a surface a) of a substrate;

a contact opening in a region adjacent to a second electrically (b) conductive material formed on the substrate;

an electrically insulative spacer in the contact opening adjacent to (C) the second electrically conductive material;

an etch stop layer over the electrically insulative spacer and the first (d) and second electrically conductive regions;

> (e) a blanket layer over the etch stop layer; and

an opening through a first part of the etch stop layer to the first (f) electrically conductive region.

The structure of Claim 34, wherein the electrically insulative spacer has a 35 substantially rectangular cross-sectional shape in a plane that is substantially perpendicular to the substrate surface

The structure of Claim 34, wherein the electrically insulating spacer has a 36. surface portion without overlying etch stop material.

The structure of Claim 36, wherein the electrically insulating spacer 37. surface portion without overlying etch stop material comprises a surface portion most distant from said substrate.

38. The structure of Claim 34, further comprising a second insulating layer on the etch stop layer and over the conductive layer.

3

material in the contact region.

REMARKS

Applicants submit the application is now in condition for examination on the merits. Early notice of such action is earnestly solicited.

4

Respectfully submitted,

1

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicant

BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, ILLINOIS 60610 (312) 321-4200

F:\Home\Prauch\10200 Cypress\ 10200 12 - Preliminary Amendment

GA42325

	ALP.	Ē								Sirv
	70-		RANSMITTAL LE						0. 10200/12	
Serial No 09/540,	I 11	- Fillar	g Date ch 31, 2000) t	Examine	ſ		Group	Art Unit	
		2000								
Nulty et Title of I	Invention	us etter								
Method	For Elimiter AD	Charal Spac	er Erosion On Enc	closed Conta	ect Topo	graphies R	F Sputter	· · ·		
			TO THE CO	OMMISSION	IER FOR	PATENTS				
Copy of	Transmitted he References A1-,		ransmittal Letter	(in duplicate	e); Infor	mation Dis	closure Sta	atement;	PTO Form 14	149; One
	Small entity st submitted.	atus of this	application unde	r 37 CFR §	1.27 h	as been es	tablished b	oy verified	l statement p	reviously
	A verified state	ement to est	ablish small entity	y status und	ler 37 C	FR §§ 1.9	and 1.27 i	s enclose	d.	
	Petition for a _	montl	n extension of tim	ie.						
\boxtimes	No additional f	ee is require	d.							
	The fee hee he	on onlouinto	d as shown belov	. <i>.</i>						
لا	The fee has be	en calculate	u as shown belov	v.					Other	Thee
		•				Sma	l Entity		Other Small	
	Claims Remaining After Amendment		Highest No. Previously Paid For	Present Extra		Rate	Add'l Fee	or	Rate	Add'l Fee
Total		Minus				x \$9=			x \$18=	
Indep.		Minus				x 39 =		1	x \$78=	
	sentation of Mul		laim			+.\$130		-1	+ \$260=	
						=				
						Total	\$		total	\$
						add'l fee		<u> </u>	add'l fee	L
	Please charge duplicate copy	-	count No. 23-19: t is enclosed.	25 (BRINKS	HOFEF	GILSON	& LIONE)	in the an	nount of \$	A
	A check in the	amount of \$	to cover 1	the filing fee	e is encl	osed.				
\boxtimes	1.16 and any p	atent applic	by authorized to ation processing it Account No. 23	fees under 3	37 CFR	§ 1.17 ass	ociated wi	th this co	mmunication	
\boxtimes		harge any as	CFR § 1.136(a) ssociated fees wh t is enclosed.							
				Respect	fully sul	omitted,				
				./	P	')				
				- H	(L				-11/12
				Faul E.	Rauch, I	Ph.D.			REC	EIVE
				Registra Attorne		38,591			I Laws	0 7 200
BRINKS I	HOFER GILSON	& LIONE		ALCONIE!	, .o. Ap	phount			JUL	0 / 200

TECHNOLOGY CENTER 2800

P.O. BOX 10395 CHICAGO, ILLINOIS 60610 (312) 321-4200


00

s

6/28 Date rev. Dec,-99 Document3

ł





Our Case No. 10200/12

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Nulty et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For METHOD FOR ELIMINATING LATERAL SPACER EROSIION ON ENCLOSED CONTACT TOPOGRAPHIES RF SPUTTER CLEANING

ature

RECEIVED

JUL 0 7 2000 TECHNOLOGY CENTER 2800

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Pursuant to the obligation under 37 C.F.R. 1.56 and in conformance with 37 C.F.R. 1.97-1.99, Applicants hereby submit references A1-A25 listed on the attached form PTO-1449 for consideration by the Examiner. Copies of the references are enclosed herewith.

The filing of this Information Disclosure Statement does not constitute an admission that the information cited herein is, or is considered to be, material to patentability as defined in 37 C.F.R. Section 1.56(b). Further, Applicants reserve the right to contest these references as prior art against the present application, and

Applicants do not believe that the disclosure of these references, even if finally determined to be the matter attraction of the series applicants' invention or that these references make Applicants' invention obvious.

Applicants respectfully request that the Examiner review the entire disclosure of these documents and make them of record.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicants

BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, ILLINOIS 60610 (312) 321-4200

RECEIVED

JUL 0 7 2000 TECHNOLOGY CENTER 2800

FORM PTO-1449	JUL 0 3 2000 🖉	SERIAL NO.	CASE NO.
	St. St.		10,610 10200-12
APPLICANT'S IN	TS AND FOR IGNEROUS FOR IFORMATION DISCLOSURE STATEMENT	FILING DATE March 31,	, 2000 GROUP ART UNI T
(use several sheets if no	ecessary)	APPLICANT(S) Nulty et a	al

REFERENCE DESIGNATION U.S. PATENT DOCUMENTS EXAMINER DOCUMENT FILING CLASS/ INITIAL NUMBER DATE NAME SUBCLASS DATE 1992 <u>C.</u>C. A1 Re.35,111 12/05/95 Lionetal- Liou et al 4381 595 11 A2 4,660,276 04/28/87 1985 Hsu 438/595 <u>. (</u>. 81 A3 4,806,201 02/21/89 Mitchell et al. 4381 595 11988 3 \mathcal{C} <u>5</u>7 4,956,312 09/1990 Van Laarhoven A4 437/180 1989 \mathcal{C} Α5 5,037,777 08/06/91 Mele et al. 43163 1990 C 03/1992 37/195 A6 5,100,838 Dennison 101 1990 C 4 A7 5,166,096 11/24/92 Cote et al. 438/595 11/ 1992 <u>`, C</u> A8 435/7.21 1989 5,264,341 11/23/93 Son et al. <u>Maciak et a</u> C 8 1 A9 5.275.972 1/04/94 Ogawa et al. 1992 43/639 8 . C A10 5,306,952 04/26/94 Matsuura et al. 257/165 1992 10/ C. 11/15/94 A11 5,364,817 Lo-et-al-Lur et al. 437/190 5/ 1994 C. C A12 5,366,929 11/22/94 Cleeves et al. 437/195 1993 5 (.(5,378,646 01/03/95 A13 4381 595 Huang et al. 1 1994 c.c.A14 01/17/95 Young <u>C.C.</u> 5,382,483 1992 30/ 3 4 <u>C. C.</u> A15 01/25/95 Kenney et al. 437 1189 29,1992 5,384,281 Dec 11/14/95 431639 A16 5,466,636 Cronin et al. 9 1992 <u>, (</u>, A17 01/1996 4 5,482,894 Havemann 37/195 1996 C ٢ 1995 A18 5,521,121 05/28/96 Tsai et al. 37//90 C Ξ. (, Ű 41 A19 5,562,801 10/08/96 Nulty 56/643.1 12/1994 C, CA20 10/29/96 Yano et al. 5,569,628 11996 3 7/190 16 <u>(.(</u> 4 437/190 438/622 A21 5,587,331 12/24/96 Jun 12 11996 <u>(.c</u> 1998 A22 5,756,396 05/1998 Lee et al. Ŝ <u>66.</u> 634 A23 5,759,867 04/21/95 Armacost et al. 4381 199 1)

EXAMINER INITIAL		OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)
<u>C</u> .C.	A24	J. Givens et al., "Selective dry etching in a high density plasma for 0.5 μm complimentary metal-oxide-semiconductor technology," J. Vac. Sci. Technol. B 12(1), Jan/Feb 1994, pp. 427-432.
<i>C</i> . <i>C</i> .	A25	K.K. Shih et al., "Hafnium dioxide etch-stop layer for phase-shifting masks," J. Vac. Sci. Technol. B 11(6), Nov/Dec 1993, pp. 2130-2131.

EXAMINER

DATE CONSIDERED

30, 200

Ma

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Rev. Dec.-99

F:\HOME\PRAUCH\10200 - CYPRESS\10200 - 12\1449 FORM.doc

the



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

L

FILING DATE APPLICATION NO. FIRST NAMED INVENTOR ATTORNEY DOCKET NO. 16820.P097 J NUL TY 03/31/00 09/540.610 EXAMINER 7 MMC1/0601 CHU.C BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD ART UNIT PAPER NUMBER SEVENTH FLOOR 2815 LOS ANGELES CA 90025 L 06/01/01 DATE MAILED:

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

PTO-90C (Rev.11/00)

1- File Copy

		A	pplication No.	Applicant(s)	
			9/540,610	NULTY ET AL.	
	Office Action Sum	mary Ex	kaminer	Art Unit	
		CI	nris C. Chu	2815	
Period fo	- The MAILING DATE of this c	communication appears	on the cover sheet w	ith the correspondence add	ress
A SH THE - Exte after - If the - If No - Failu - Any	ORTENED STATUTORY PE MAILING DATE OF THIS CO insions of time may be available under th SIX (6) MONTHS from the mailing date a period for reply specified above is less to period for reply specified above, the r irre to reply within the set or extended per reply received by the Office later than thr	OMMUNICATION. te provisions of 37 CFR 1.136 (a) of this communication. than thirty (30) days, a reply with maximum statutory period will ap riod for reply will, by statute, caus ree months after the mailing date). In no event, however, may in the statutory minimum of th ply and will expire SIX (6) MC se the application to become /	a reply be timely filed irty (30) days will be considered timely NTHS from the mailing date of this co ABANDONED (35 U.S.C. § 133).	
earn Status	ed patent term adjustment. See 37 CFR	1.704(b).			
1)	Responsive to communica	tion(s) filed on			
2a)	This action is FINAL.	2b)🛛 This a	ction is non-final.		
3)	Since this application is in closed in accordance with				e merits
Disposit	ion of Claims				
4)🖂	Claim(s) <u>25 - 39</u> is/are pen	nding in the application.			
	4a) Of the above claim(s)	is/are withdrawn f	rom consideration.		
5)	Claim(s) is/are allowe	ed.			
6)🖂	Claim(s) <u>25 - 39</u> is/are rejec	ted.			
7)	Claim(s) is/are object	ted to.	· · ·		
8)	Claims are subject t	to restriction and/or ele	ction requirement.		
Applicati	on Papers				
9)🖂	The specification is objected	d to by the Examiner.			
	The drawing(s) filed on <u>31 A</u>	-	cted to by the Examir	ner.	
11)	The proposed drawing corre	ection filed on is	a) approved b)	disapproved.	
12)	The oath or declaration is ol	bjected to by the Exam	iner.		
Priority (ınder 35 U.S.C. § 119				
·	Acknowledgment is made of	f a claim for foreign prid	ority under 35 U.S.C.	$\delta 119(a)$ -(d) or (f)	
,	☐ All b) Some * c) N				
		e priority documents ha	ve been received		
	—			Application No.	
	3. Copies of the certified			•••	Stage
	application from the	he International Bureau	I (PCT Rule 17.2(a)).		51490
	See the attached detailed Off				
14)	Acknowledgement is made of	of a claim for domestic	priority under 35 U.S	S.C. § 119(e).	
Attachmen	t(s)				
15) 🔀 Noti 16) 🔀 Noti	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing rmation Disclosure Statement(s) (PT			w Summary (PTO-413) Paper No of Informal Patent Application (PT	
.S. Patent and Tr PTO-326 (Re		Office Action	Summary	Part of	Paper No
		•			

SAMSUNG-1002.074

the second se

DETAILED ACTION

1. The preliminary amendment, which is filed on March 31, 2000, has been entered.

2. This application discloses and claims only subject matter disclosed in prior Application No. 08577751, filed Dec. 22, 1995, (now Patent No. 6066555, issued May 23, 2000) and names an inventor or inventors named in the prior application. Accordingly, this application may constitute a continuation or division. Should applicant desire to obtain the benefit of the filing date of the prior application, attention is directed to 35 U.S.C. 120 and 37 CFR 1.78.

Drawings

3. Figures $1 \sim 3$ should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g).

4. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the contact region in the first insulating layer must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

5. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference sign(s) not mentioned in the description: reference number "455" in Fig. 4H is not disclosed in the specification. Correction is required.

6. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they do not include the following reference sign(s) mentioned in the description:

On page 20, line 15 and line 17 of the specification refers to conducting layer "320."

On page 20, line 20 of the specification refers to the dielectric layer "410."

On page 21, line 13 of the specification refers to a photoresist masking layer "425."

On page 23, line 6 of the specification refers to the silicon nitride etch stop layer "340."

On page 24, line 9 of the specification refers to a photoresist material "470."

On page 27, line 8 of the specification refers to a height "h1."

On page 27, line 9 of the specification refers to a width "w1."

Above reference signs are not referenced in the figures.

Correction is required.

7. Applicant is required to submit a proposed drawing correction in reply to this Office action. However, formal correction of the noted defect can be deferred until the application is allowed by the examiner.

Specification

8. Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 250 words. It is important that the abstract not exceed 250 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

9. The abstract of the disclosure is objected to because it contains legal phraseology such as "said" and "means". Correction is required. See MPEP § 608.01(b).

10. The disclosure is objected to because of the following informalities:

On page 16, lines $14 \sim 18$, there are two brief descriptions for Figure 3. Which brief description is the brief description of Figure 3?

On pages 24, line 3, "Figure 4(H)" should be --Figure 4(I)--. This is because, the various reference characters they designate to Figure 4(H) on the page 24 of the specification appear to be inaccurate. Base on the description, i.e., reference characters 450, 460, etc., it appears that applicant is describing Figure 4(I). Therefore, the reference to Figure 4(H) should be changed to Figure 4(I).

The disclosure is missing a detailed description of Figure 4(H).

Appropriate correction is required.

Claim Objections

11. Claims 25 and 26 are objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form. Further, since claims 25 and 26 depend from canceled

Page 4

claim, for purposes of examination claims 25 and 26 will be treated as depending from claim 27. However, correction is required as mentioned in beginning of this paragraph.

12. Claim 34 is objected to because of the following informalities: spelling error on line 6 and on line 8, "insulative" should be --insulate-- or --insulating--. Appropriate correction is required.

Claim Rejections - 35 USC § 112

13. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

14. Claims 25 ~ 39 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 1, it can not be determined what the applicant regards as "a contact region in the first insulating layer." The instant specification, specifically, the description of Fig. 4(I) discloses contact regions 460 and 465. However, these contact regions are not placed in the first insulating layer 420.

Regarding claim 34, this claim appears to be an apparatus claim; therefore, it is not understood why this claim recites the phrase "the steps of" in the preamble. Further, the claim recites the limitation "the first and second electrically conductive regions" in lines 8 and 9. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 102

15. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

 Claims 25 and 27 ~ 39 are rejected under 35 U.S.C. 102(b) as being anticipated by Dennison et al.

Regarding claim 25, Dennison et al. discloses the etch stop layer (20) is silicon nitride (column 3, line 35).

Regarding claim 27, note Fig. 2 of Dennison et al., where the reference shows a structure (10), comprising: a conductive layer (12 and column 3, lines $29 \sim 33$) disposed over a substrate; a first insulating layer (18) on the conductive layer; a contact region (the area of 34) in the first insulating layer; at least one insulating spacer (18) in the contact region adjacent to the first insulating layer (see Fig. 2); and an etch stop material (20 and column 3, line 35) over the first insulating layer and adjacent to the insulating spacer (see Fig. 2), the etch stop material being distinct from the insulating spacer (see Fig. 2 and column 3, lines $32 \sim 38$).

Regarding claim 28, Fig. 2 of Dennison et al., where the reference shows the insulating spacer (18) has a substantially rectangular profile in the contact region (see Fig. 2).

Regarding claims 29 and 36, Fig. 2 of Dennison et al., where the reference shows the insulating spacer (18) has a surface portion in the contact region without overlying etch stop material (see Fig. 2).

Page 6

Regarding claims 30 and 37, Fig. 2 of Dennison et al., where the reference shows the insulating spacer (18) surface portion without overlying etch stop material comprises an insulating spacer surface portion most distant from the substrate (see Fig. 2).

Regarding claim 31, Fig. 2 of Dennison et al., where the reference shows the insulating spacer (18) has a surface portion in the contact region without overlying etch stop material (see Fig. 2).

Regarding claims 32 and 38, Fig. 2 of Dennison et al., where the reference shows a structure (10), further comprising a second insulating layer (28) on the etch stop layer and over the conductive layer (see Fig. 2).

Regarding claims 33 and 39, Fig. 2A of Dennison et al., where the reference shows a structure (10), further comprising a second conductive material (40) in the contact region (see Fig. 2A).

Regarding claim 34, Fig. 2 of Dennison et al., where the reference shows a structure, comprising the step of: a first electrically conductive material (24) formed in and/or on a surface of a substrate; a contact opening (the area of 34) in a region adjacent to a second electrically conductive material (the area of 40 in Fig. 2A) formed on the substrate; an electrically insulative spacer (18) in the contact opening adjacent to the second electrically conductive material; an etch stop layer (20) over the electrically insulative spacer and the first and second electrically conductive regions (see Fig. 2); a blanket layer (28) over the etch stop layer; and an opening through a first part of the etch stop layer to the first electrically conductive region (see Fig. 2).

Page 7

Regarding claim 35, Fig. 2 of Dennison et al., where the reference shows the electrically insulative spacer (18) has a substantially rectangular cross-sectional shape in a plane that is substantially perpendicular to the substrate surface (see Fig. 2).

Claim Rejections - 35 USC § 103

17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

18. Claim 26 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dennison et al. in view of Gonzalez.

Dennison et al. discloses the claimed invention except the etch stop layer is silicon dioxide. However, Gonzalez discloses the etch stop layer is silicon dioxide (31 in Fig. 18). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Dennison et al. by using the etch stop layer is silicon dioxide as taught by Gonzalez. The ordinary artisan would have been motivated to modify Dennison et al. in the manner described above for at least the purpose of preventing diffusion of element between layers.

1d

Conclusion

19. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Howard and Kimura disclose multi-layer and contact regions in a semiconductor device.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is (703) 305-6194. The examiner can normally be reached on M-F (9:30 - 6:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7382 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Chris C. Chu Examiner Art Unit 2815

EDDIE LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

c.c. May 30, 2001 FORM PTO 948 (REV. 01-97)

ť

U.S. DEPARTMENT OF COMMERCE-Patent and Trademark Office

NOTICE OF DRAFTPERSON'S PATENT DRAWING REVIEW

Application No. 09/540 (of)

PATENT DRA	WING REVIEW
The drawing filied (insert date) 3 3 1 DDare:	
A not objected to by the Draftperson under 37 CFR 1.84 or 1. B objected to by the Draftperson under 37 CFR 1.84 or 1.152 drawings whe necessary. Corrected drawings must be submitted according to the	as indicated below. The Examiner will require submission of new, corrected
 1. DRAWINGS. 37 CFR 1.84(a): Acceptable categories of drawings: Black ink. Color. Color drawing are not acceptable until petition is granted. Fig.(s)	 SECTIONAL VIEWS. 37 CFR 1.84(h)(3) Hatching not indicated for sectional portions of an object. Fig.(s) Sectional designation should be noted with Arabic or Roman numbers. Fig.(s) 8. ARRANGEMENT OF VIEWS. 37 CFR 1.84(i) Words do not appear on a horizontal, left-to-right fashion when page is either upright or turned, so that the top becomes the right side, except for graphs. Fig.(s) Views not on the same plane on drawing sheet. Fig.(s) 9. SCALE 37 CFR 1.84(k) Scale not large enough to show mechansim with crowding when drawing is reduced in size to two-thirds in reproduction. Fig.(s) 0. CHARACTER OF LINES, NUMBERS, & LETTERS. 37 CFR 1.84(l) Lines, numbers & letters not uniformly thick and well defined, clean, durable and black (poor line quality). Fig.(s) Fig.(s) 11. SHADING. 37 CFR 1.84(m) Solid black shading not permitted. Fig.(s) Solid black shading not permitted. Fig.(s) Fig.(s) Fig.(s) Fig.(s) 14. NUMBERS, LETTERS, & REFERENCE CHARACTERS. 37 CFR 1.48(p) Numbers and reference characters not plain and legible. Fig.(s) Fig.(s) Fig.(s) 13. LEAD LINES. 37 CFR 1.84(q) Lead lines rouse ach other. Fig.(s) 14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR 1.84(p) Views not numbered consecutively, and in Ababic numerals beginning with number 1. Fig.(s) 15. NUMBERING OF VIEWS. 37 CFR 1.84(u) Views not numbered consecutively, and in Ababic numerals, beginning with number 1. Fig.(s) 16. CORRECTIONS, 37 CFR 1.84(w) Corrections not made from PTO-948 dated 17. DESIGN DRAWINGS. 37 CFR 1.84(m) Solid black shading not used for color contrast.
COMMENTS	Fig.(s)
REVIEWERDATE 5	30/0/ TELEPHONE NO. 308-20//

SAMSUNG-1002.083

REMINDER

MILLANE.

- 11 t t t t

Drawing changes may also require changes in the specification, e.g., if Fig. I is changed to Fig. IA, Fig. IB, Fig. IC, etc., the specification, at the Brief Description of the Drawings, must likewise be changed. Please make such changes by 37 CFR 1.312 Amendment at the time of submitting drawing changes.

INFORMATION ON HOW TO EFFECT DRAWING CHANGES

1. Correction of Informalities--37 CFR 1.85

File new drawings with the changes incorporated therein. The application number or the title of the invention, inventor's name, docket number (if any), and the name and telephone number of a person to call if the Office is unable to match the drawings to the proper application, should be placed on the back of each sheet of drawings in accordance with 37 CFR I .84(c). Applicant may delay filing of the new drawings until receipt of the Notice of Allowability (PTOL-37). Extensions of time may be obtained under the provisions of 37 CFR 1 .136. The drawing should be filed as a separate paper with a transmittal letter addressed to the Drawing Review Branch.

2. Timing of Corrections

an production of the

Applicant is required to submit acceptable corrected drawings within the three-month shortened statutory period set in the Notice of Allowability (PTOL-37). If a correction is determined to be unacceptable by the Office, applicant must arrange to have acceptable correction resubmitted within the original three-month period to avoid the necessity of obtaining as extension of time and paying the extension fee. Therefore, applicant should file corrected drawings as soon as possible. POR BRICK CALCELERA

Failure to take corrective action within set (or extended) period will result in ABANDONMENT of the Application. Colline Sec.

3. Corrections other than Informalities Noted by the Drawing Review Branch on the Form PTO 948

All changes to the drawings, other than informalities noted by the Drawing Review Branch, MUST be approved by the examiner before the application will be allowed. No changes will be permitted to be made, other than correction of informalities, unless the examiner has approved the proposed changes.

SA TEN SK

		Notice of Reference	re Cited		Application 09/540,610	Control No.	Applicant(s)/ Reexaminati NULTY ET A	on	r	
		Nouce of Neterences Offen			Examiner Art Unit					
					Chris C. Chu 2815			Page 1 of 1		
r	r	December 1 Northeast		U.S. PA	TENT DOCU	MENTS			·	
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY			Name		Classi	fication	
	A	US-5338700-A	08-1994	Dennis	on et al.			438	253	
<u> </u>	В	US-5234856-A	08-1993	Gonzal	es			438	244	
	С	US-6046505-A	04-2000	Howard				257	776	
	D	US						/		
	E	US								
	F	US								
	G	US								
	н	US								
	1	US								
	J	US						,		
	к	US								
	L	US								
	М	US								
				FOREIGN	PATENT DOC	UMENTS				
1		Document Number	Date MM-YYYY	c	ountry	Name		Classi	fication	
*		Country Code-Number-Kind Code	141141-1111	<u> </u>						
*	N	JP-11111691-A	04-1999	Japan		Kimura				
*	N O									
*		JP-11111691-A								
*	0	JP-11111691-A								
*	O P	JP-11111691-A 								
*	O P Q	JP-11111691-A 								
*	O P Q R	JP-11111691-A 								
	O P Q R S	JP-11111691-A	04-1999	Japan		Kimura				
*	O P Q R S T	JP-11111691-A	04-1999	Japan		Kimura	Pertinent Pages)			
	O P Q R S	JP-11111691-A	04-1999	Japan		Kimura	Pertinent Pages)			
	O P Q R S T	JP-11111691-A	04-1999	Japan		Kimura	Pertinent Pages)			
	O P Q R S T U	JP-11111691-A	04-1999	Japan		Kimura	Pertinent Pages)			
	O P Q R S T U	JP-11111691-A	04-1999	Japan		Kimura	Pertinent Pages)			
	O P Q R S T U V	JP-11111691-A	04-1999	Japan		Kimura	Pertinent Pages)			

,

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 4

										\$ Z
	61PE	Т	RAIN TTAL LE	TTER					lo. 10200/12	· · · · · · · · · · · · · · · · · · ·
Serial N			g Date		mine			Group	Ref. No. PM9 Art Unit	5012D
Invente	r(s)	Mar	ch 31, 2000	Chri	is C.	Chu		2815		
Nulty Title of	NOT 18BONNE	<u>۶</u>								.=
STRUC	TURE HAVING RE	DUCED LA	TERAL SPACER E						T.	
				MMISSIONER			**		÷	3
Extensio			ransmittal Letter and Return Postca		Ame	endment ar	nd Respons	e, Petiti	on for One (· 1
	Small entity sta submitted.	atus of this	application under	7 37 CFR § 1.2	27 hi	as been est	ablished by	y verified	l statement p	reviously
	A verified state	ement to est	ablish small entity	y status under	37 C	FR §§ 1.9	and 1.27 is	enclose	d.	
\boxtimes	Petition for a <u>o</u>	<u>ne</u> month e>	tension of time.							E
\boxtimes	No additional fe	ee is require	d.							
	The fee has be	en calculate	d as shown belov	v:						
						Crea e l	I Frantiska		Other	
	Claims		Highest No.		٦	Smail	l Entity	or	Small	
	Remaining After Amendment		Previously Paid For	Present Extra	ŗ	Rate	Add'l Fee		Rate	Add'l Fee
Total		Minus			_	x \$9=]	x \$18=	
Indep.		Minus			_	<u> x 42 =</u>		4	x \$84=	
First Pre	sentation of Mult	tiple Dep. C	aim			+ \$140 · =			+ \$280=	
				-		Total add'l fee	\$		Total add'l fee	\$
	Please charge duplicate copy		count No. 23-19: t is enclosed.	25 (BRINKS H	OFEF	GILSON 8	& LIONE) ii	n the an	nount of \$	A
\boxtimes	A check in the	amount of \$	110 to cover the	filing fee is en	close	ed.				
\boxtimes	1.16 and any p	atent applic	by authorized to ation processing t Account No. 23	fees under 37	CFR	§ 1.17 asso	ociated wit	h this co	mmunication	
\boxtimes	•••	harge any as	CFR § 1.136(a) sociated fees wh t is enclosed.	•						•
				Respectfull	ly sui	omitted				
				φ)	?	\checkmark			
		x		Paul E. Rau Registration	n No.	38,591				
BRINKS P.O. BOX	HOFER GILSON 8 X 10395	& LIONE		Attorney fo	л а р	picant				

P.O. BOX 10395 CHICAGO, ILLINOIS 60610 (312) 321-4200

:

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail, with sufficient postage, in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231, on October 1, 2001.

10/1/01 Date: Signature: rev. Dec.-01 Document5

I hereby certificate this correspondence is being deposited with betUnited whiles Postal Service, with sufficient postage, as first class mail in an envelope addressed to: Commissioner for Patents

Washington, D.C. 20231 on October 1, 2001 Date of Deposit

Paul E. Rauch, Ph.D. - Reg. No. 38,591 Name of applicant, assignee or Registered Representative Signature 01 Date of Signature

#5/5× 11/9/0/ Jurler

BHGL Case No. 10200/12 Client Ref. No. PM95012D

1EDWANDLD-

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Nulty et al.

Serial No: 09/540,610

Filed: March 31, 2000

Examiner: Chris C.Chu

Group Art Unit: 2815

For: STRUCTURE HAVING REDUCED LATERAL SPACER EROSION

PETITION AND FEE FOR EXTENSION OF TIME (37 CFR § 1.136(a))

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

 \boxtimes

This is a petition for an extension of the time to respond to <u>Office Action</u> dated <u>June $\frac{1}{2}$, 2001</u> for a period of <u>1</u> month.

Applicant is: a small entity, verified statement is:

attached already filed

10/05/2001 HVU0NG1 00000126 09540610

01 FC:115

110.00 OP

<u>BHGL</u> <u>.se No. 10200/12</u> Client Ref. No. PM95012D

 \bigcirc other than small entity

Extension <u>Months</u>	Other Than <u>Small Entity</u>	<u>Small Entity</u>
One Month	\$110.00	\$55.00
Two Months	\$400.00	\$200.00
Three Months	\$920.00	\$460.00
Four Months	\$1,440.00	\$720.00
Five Months	\$1,960.00	\$980.00

Fee Payment

Dated: October 1, 2001



Attached is a check for \$110 for the Petition fee.

Charge Petition fee to Deposit Account No. 23-1925. A duplicate copy of this Petition is attached.

Charge any additional fee required or credit for any excess fee paid to Deposit Account No. 23-1925. A duplicate copy of this Petition is attached.

Respectfully submitted,

Paul E. Rauch Registration No. 38,591 Attorney for Applicant

BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, IL 60610 (312) 321-4200

Rev. Oct.-01

- 2 -



I hereby cost to the United States Postal Service, with sufficient postage, as first class mail in an envelope addressed to:

Commissioner for Patents Washington, D.C. 20231 on October 1, 2001 Date of Deposit

Paul E. Rauch, Ph.D., Reg. No. 38,591	
Name of applicant, assignee or	
Registered Representative	
PED-	
Signature	-
October 1, 2001	
Date of Signature	

1191ª

Our Case No. 10200/12 Client Ref. No. PM95012D

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Nulty et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For STRUCTURE HAVING REDUCED LATERAL SPACER EROSION Examiner Chris C. Chu

Group Art Unit No. 2815

AMENDMENT AND RESPONSE

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Responsive to the Office Action mailed June 1, 2001, Applicants respectfully request reconsideration in light of the following amendments and remarks.

IN THE SPECIFICATION

Please insert the following statement in the application on page 1, before line 1:

+This application is a divisional of application Ser. No. 08/577,751, now U.S. Pat. No. 6,066,555, filed December 22, 1995.-

Please replace the following paragraphs:

pg. 1, In. 19-pg. 2, In. 9

At several stages of the fabrication of semiconductor devices, it is necessary to make openings in the dielectric to allow for contact to underlying regions or layers. Generally, an opening through a dielectric exposing a diffusion region or an opening through a dielectric layer between polysilicon and a first metal layer is called a "contact opening", while an opening in other oxide layers such as an opening through an intermetal dielectric layer is referred to as a "via". For purposes of the claimed invention, henceforth "contact opening" or "contact region" will be used to refer to contact openings and/or via. The opening may expose a device region within the silicon substrate, such as a source or drain, or may expose some other layer or structure, for example, an underlying metallization layer, local interconnect layer, or structure such as a gate. After the opening has been formed exposing a portion of the region or layer to be contacted, the opening is generally cleaned with a sputter etch, e.g., a Radio-Frequency ("RF") sputter etch, and then the opening is filled with a conductive material deposited in the opening and in electrical contact with the underlying region or layer.

pg. 4, In. 23-pg. 5, In. 3

The preceding discussion focused on the making of openings, e.g., contact openings, in dielectric material on a semi-conductor substrate. The same principles are used in constructing device regions with a dielectric layer or layers. As geometries shrink, the forming of discrete devices on a semiconductor substrate becomes more specialized. Specialized deposition and etching techniques permit the density of semiconductor elements on a single chip to greatly increase, which translates into larger memory, faster operating speeds, and reduced production costs.

pg. 6, In. 4-8

84

;

Figure 1 illustrates a self-aligned contact 130 between two gate structures. Figure 1(A) is a planar top view of the contact 130. Figure 1(B) is a planar crosssectional view of the self-aligned contact 130 between a pair of gates taken through line 1(B) of Figure 1(A). Figure 1(C) is a planar cross-sectional view of the self-aligned contact 130 between a pair of gates taken through line 1(C) of Figure 1(A).

pg. 6, In. 9-17

The self-aligned contact 130 is a contact to a source or drain diffusion region (n+ or p+ silicon) 140 that can overlap the edge of the diffusion region 140 without shorting out to a well beneath the diffusion region 140. This can be seen most illustratively through Figure 1(C). In Figure 1(C), the contact 130 does not lie directly in the diffusion region 140, but is misaligned and slightly overlaps the field oxide (designated by FOX in Fig. (1C). In this illustration, the self-aligned contact 130 is not directly over the diffusion region 140 but extends over (i.e., overlaps) a well portion 170. The self-aligned contact 130 does not short to the well portion 170 because the self-aligned contact 130 is separated from the well 170 by the field oxide.

pg. 6, ln.18-23

The self-aligned contact 130 is separated from a conducting polysilicon layer 110 by an encapsulating dielectric layer 120 such that the contact 130 can also overlap the polysilicon layer 110 without making electrical contact to the layer 110 or gate. The polysilicon layer 110 is separated from the source/drain diffusion region 140 by a dielectric spacer or shoulder 150 of the same or different dielectric material as the dielectric layer 120 directly above the conducting polysilicon layer 110.

pg. 6, ln. 24-pg. 7, ln. 8

A distinct dielectric etch stop layer 125 overlies the encapsulating dielectric layer 120. The etch stop layer 125 permits subsequent etching of the substrate without risk of exposing the device structures and layers because the device structuring and layers

3

are protected from excessive etching by the etch stop layer 125. The diffusion contact is self-aligning because the structure can be etched to the substrate over the source/drain diffusion region 140 while the dielectric spacer 150 protects the polysilicon layer 110. Even if a photoresist that protects the polysilicon layer 110 from the etchant is misaligned with respect to the polysilicon layer 110, the dielectric spacer 150 prevents shorts to the polysilicon layer 110 when the contact 130 is provided for the diffusion region 140.

pg. 7, In. 11-22

BY

The current practice with respect to forming contact regions, particularly selfaligned contact regions, that are in electrical contact with gates, interconnect lines, or other structures in small feature size structures is to utilize etchants with high selectivity to protect underlying regions, like the etch stop layer and the first insulating layer. Figure 2 illustrates a typical prior art process of forming a self-aligned contact region adjacent to a gate. In Figure 2(A), a gate oxide layer 210 is formed on a substrate 200 with a conducting layer, for example a polysilicon layer 220, overlying the gate oxide layer 210, and an insulating layer, for example a TEOS layer 230, overlying the polysilicon layer 220. Adjacent to the polysilicon layer 220 is a contact opening region 270. The polysilicon layer 220 is separated from the contact region 270 by an insulating spacer portion, for example a TEOS spacer portion 235. A separate insulating or etch stop layer, for example a silicon nitride layer 240, overlies the TEOS layer 230 and the contact region 270. A blanket layer, for example a doped insulating layer like a BPTEOS layer 250, planarly overlies the etch stop layer 240.

pg. 7, In. 23-pg. 8, In. 5

A layer of photoresist material 280 overlies the planarized BPTEOS layer 250 to expose the contact opening 270. In Figure 2(A), a contact opening 270 has been opened through the BPTEOS layer 250. The etchant utilized to make the opening had a high selectivity toward BPTEOS relative to silicon nitride. When the contact opening 270 was formed through the BPTEOS material, the etchant did not etch or did not effectively etch the silicon nitride layer 240 material. Hence, the description of the

silicon nitride layer 240 is described as an etch stop layer. The silicon nitride etch stop layer 240 protected the underlying TEOS layer 230 and spacer portion 235 so that the polysilicon layer 220 completely encapsulated.

pg. 8, ln. 6-13

BS

Ble

Figure 2(A) illustrates an etch 260 to remove the silicon nitride etch stop layer 240. In the etch 260 illustrated in Figure 2(A), a high selectivity etch toward silicon nitride relative to the underlying TEOS layer 230 material is practiced to efficiently etch the silicon nitride layer 240 and to protect the underlying TEOS layer 230 from the etchant. An example of a high selectivity etch recipe to effectively strip silicon nitride as compared to the TEOS layer is 30 sccm CHF₃ and 30 sccm O₂ at 60 mtorr and 100 watts of power. The result of the high selectivity etch is illustrated in Figure 2(B).

pg. 8, ln. 14-ln. 23

Figure 2(B) shows that the silicon nitride selective etch effectively removed silicon nitride layer 240 from the contact opening 270. The selective etch for silicon nitride compared to TEOS material, however, left the TEOS layer 230 with a spacer portion 235 wherein the spacer portion 235 is sloping or tapered toward the contact opening 270. This result follows even where the spacer portion 235 is originally substantially rectangular as in Figure 2(A). The properties of the highly selective etch of the overlying etch stop layer 240 will transform a substantially rectangular spacer into a sloped spacer. Figure 2(B) presents a polysilicon layer 220 encapsulated in a TEOS layer 230 with a spacer portion 235 adjacent to the contact opening 270, the spacer portion 235 having an angle 290 that is less than 85°.

pg. 8, In. 24-pg. 9, In. 10

In addition to providing stopping points or selectivity between materials, the use of high selectivity etches to form sloped spacer portions is the preferred practice because the sloped shape will result in good step coverage by the metal that is deposited into it. The filling of contact openings or gaps (i.e., gap fill) is an important consideration because it relates directly to the reliability of a device. If an opening is not

completely filled with an insulative material, for example, and a gap is created, a subsequent conductive material deposit can fill the gap which can lead to shorting. Sloped contact openings are easier to completely fill than boxy structures because the transition between sloped structures and openings is smooth compared to the abrupt transitions between boxy structures and openings. Because of concerns for complete gap fill and good step coverage, industry preference is for sloped spacers and planar deposition layers similar to that shown in Figure 2(B).

pg. 9, In. 11-26

Once the contact opening is made, the opening is cleaned with a sputter etch, e.g., an RF sputter etch, before conductive material is added to fill the opening or gap. The RF sputter etch that is used to clean the contact opening in the process described above will attack and erode a portion of the insulating spacer surrounding the conducting portion and adjacent to the contact region. Figure 3 illustrates a prior art substrate with a gate and a contact region undergoing an RF sputter etch 380. In Figure 3, a gate oxide 310 is formed on a substrate 300 with a polysilicon layer 320 overlying the gate oxide 310 and an insulating layer, for example a TEOS layer 330 overlying the polysilicon layer 320. A distinct insulating layer, for example a silicon nitride etch stop layer 340, overlies the TEOS layer 330 and this etch stop layer 340 is covered by a third insulating layer, for example a BPTEOS blanket layer 350. Adjacent to the gate is a contact region 360. An etch of the silicon nitride etch stop layer 340 with a high selectivity etch for silicon nitride relative to the underlying TEOS layer material produced a gate with a sloping or tapered spacer portion 370 of TEOS material, illustrated in ghost lines. A subsequent RF sputter etch 380 is utilized to clean the contact region 360.

pg. 10, In. 1-16

Although brief and designed to clean the contact region, the RF sputter etch 380 will erode a portion of the insulating TEOS spacer portion 370. The dynamics of the sputter etch 380 are that it proceeds vertically, directing high-energy particles at the contact region. The sloping or tapered spacer portion 370 adjacent the polysilicon layer

6

320 and separating the polysilicon layer 320 from the contact region 360 is struck by the high-energy particles of the RF sputter etch 380. Because the spacer portion 370 is sloping or diagonal, a significant surface area portion of the spacer portion 370 is directly exposed to the high-energy particles from the RF sputter etch 380. Further, with sloping spacers, or spacers having an angle relative to the substrate surface of less than 85° the vertical portion of the dielectric layer (i.e., that portion above the polysilicon layer 320) decreases much less than the diagonal portion of the spacer. In terms of measuring TEOS material removal during the RF sputter etch 380 in Figure 3, the difference between d_1 and d_2 is greater than the difference between v_1 and v_2 . Thus, in conventional prior art self aligned contact structures, the diagonal thickness of the TEOS layer 330, determines the minimum insulating layer thickness for the gate.

pg. 10, ln. 17-pg. 11, ln. 5

For gate structures having minimum diagonal insulative spacer portions of 500 Å or less, the result of the sputter etch 380 is that the sputter etch 380 laterally erodes the diagonal portion of the TEOS spacer portion 370 adjacent to the contact region to a point where the polysilicon layer 320 is no longer isolated from the contact region 360 by an insulating layer. In that case, there is a short circuit through the underlying conductive material when the contact region 360 is filled with conductive material. This result follows because the conventional RF sputter etch 380 utilized for cleaning the contact region 360 results in an approximately 200-500 Å loss of the spacer material. Further, process margins generally require that the device spacer have a final minimum thickness (after all etches, doping, and deposits) of at least 500 Å. Thus, eliminating alignment sensitivity for conventional small feature size structures, including self-aligned contact structures, requires a final (i.e., at the time of contact deposition) minimum insulating spacer of more than 500 Å and preferably on the order of 1000-1500 Å or greater to fulfill requirements for an adequate process margin, complete gap fill, and device reliability.

pg. 11, In. 6-pg. 12, In. 2

To construct structures having a minimum insulative spacer portion of more than 500 Å directly effects the number of structures that can be placed on a device, such as a chip. The construction of structures having a minimum insulative spacer portion of more than 500 Å requires that the pre-etch-stop-etch spacer be bigger or thicker to yield an effective spacer after the etching processes. In such cases, the structures must be separated a distance such that the contact area opening is sufficient enough for an effective contact. This spacing requirement directly limits the number of structures that can be included on a device. In small feature size structures, particularly structures utilizing self-aligned contacts, the width of contact openings is approximately 0.6 microns at the top of the planarized layer and 0.2 microns at the base of the contact opening. Figure 3 indicates the difference in contact opening widths for the same contact in prior art structures. w_1 represents the width at the top of the planarized layer and w_2 represents the width at the base of the contact region 360. Further, an aspect ratio can be defined as the height of a structure (field oxide plus conductive layer plus first insulative layer plus etch stop layer, if any) relative to the width of the base of a contact opening (i.e., the distance between adjacent spacers). Typical aspect ratios for self-aligned contact structures target ratios of 1.0-2.4. This prior art range is not achievable with any device reliability. To achieve aspect ratios of 1.0-2.4 requires minimum spacer portions of less than 1000 Å and preferably on the order of 500 Å. As noted above, the minimum spacer portions required for aspect ratios of 1.0-2.4 cannot withstand the sputter etch and will result in the exposure of the underlying polysilicon gate and short circuiting with the contact.

pg. 13, In. 2-19

B8

The invention relates to a process for minimizing lateral spacer erosion of an insulating layer on an enclosed contact region, and a device including a contact opening with a small alignment tolerance relative to a gate electrode or other structure. The process provides high quality contacts between a conductive material in the contact region and a device region, such as a source or drain, or some other layer or structure.

The process comprises the well known step of forming a conductive layer on the semiconductor body adjacent a contact region. This is followed by the forming of a first insulating layer adjacent said conductive layer and the contact region. A selected area is masked with photoresist and the first insulating layer and the conductive layer are etched to form a device structure, such as a gate, adjacent the contact region. Next, insulating lateral spacers are added to the device structure to isolate the conductive portion of the device. The insulating spacers are etched so that the device comprises an insulating layer overlying a conductive layer with a lateral spacer portion adjacent the contact region wherein the spacer portion has a substantially rectangular profile. A distinct insulating layer or etch stop layer is then formed adjacent to the first insulating layer and over the contact region. A third insulating layer or blanket layer is then optionally formed over the etch stop layer. The blanket layer may or may not be planarized.

pg. 16, ln. 5-9

138

Figure 1 illustrates a self-aligned contact to a diffusion region. Figure 1(A) is a planar top view of the self-aligned contact. Figure 1(B) is a cross-sectional planar side view of the self-aligned contact taken through line 1(B) of Figure 1(A). Figure 1(C) is a cross-sectional planar side view of the self-aligned contact taken through line 1(C) of Figure 1(A).

pg. 16, In. 10-12

Figure 2 is a cross-sectional side view illustrating the formation of a prior art contact opening. Figure 2(A) illustrates a high selectivity etch of an etch stop insulating layer, and Figure 2(B) illustrates the results of that etch.

[pg. 16, ln. 13-14]

Figure 3 is a cross-sectional side view of a prior art contact opening formation during a sputter cleaning etch.

pg. 17, In. 9-11

BIÙ

 $\beta^{\prime\prime}$

ろっろ

Figure 4(E) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, wherein the diffusion regions are implanted with, for example, a silicide.

pg. 17, In. 12-15

---- Figure 4(F) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material and an insulating etch stop layer overlying the insulating material.

pg. 17, In. 23-pg. 18, In. 2

Figure 4(I) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, an etch stop layer overlying the insulating material, a distinct planarized insulating blanket layer overlying the etch stop layer, and contact openings etched through the blanket layer above the diffusion regions, but separated from the diffusion regions by the etch stop layer.

pg. 18, In. 3-7

Figure 4(J) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, an etch stop layer overlying the insulating material, a distinct planarized insulating blanket layer overlying the etch stop layer, and contact openings to the diffusion regions.

pg. 19, ln. 2-15

The invention is a device and a process whereby there is provided a contact opening with no alignment sensitivity relative to a gate electrode or other structure such that the gate electrode does not fall within the contact opening but remains isolated from the contact opening by an insulating layer. The structure contemplated by the invention is an effective device for small feature size structures, particularly self-aligned contacts,

10

BIZ

313

because it is capable of maintaining high quality contacts between the conductive material in the contact region and the underlying device region, such as a source or drain, or some other layer or structure with minimum contact opening base widths (i.e., at the base of the contact openings) of 0.2 microns and minimum contact opening widths of 0.5 microns when measured from the top of a planarized layer, minimum encapsulating layer thicknesses of 400 Å, and aspect ratios (i.e., height of structure including the etch stop layer relative to the width of the base of a contact opening between the spacers) in the range of 1.0-2.4.

pg. 20, In. 5-18

Figure 4 presents a cross-sectional view of the preparation of a series of gates or transistors on a semiconductor substrate surface. Referring to Figure 4(A), the semiconductor substrate 400 can be either p- or n-type, and includes diffusion regions 405, such as sources or drains, that are heavily doped with the opposite dopant type of the substrate. An n-type first conducting layer 415 of polysilicon doped by implantation with phosphorous to a resistivity of 50-200 ohms/square is deposited over the diffusion regions 405. The polysilicon layer 415 is deposited by low pressure CVD ("LPCVD") using an LPCVD tube and SiH₄ gas at 200-400 mtorr with a thickness of 2000-3000 Å. It should be appreciated by those skilled in the art that this conducting layer 415 could instead be a p-type conducting layer or a metallic conductor of, for example, W, Mo, Ta, and/or Ti, or that this conducting layer 415 could also be a silicide, consisting of WSi₂, MoSi₂, TaSi₂, PtSi, PdSi, or that this conducting layer 415 can further be a layered structure consisting of a silicide on top of doped polysilicon.

pg. 20, In. 19-pg. 21, In. 2

The polysilicon layer 415 overlays an insulating dielectric layer 410 such as doped or undoped silicon dioxide. The dielectric layer 410 may comprise a single oxide, or several layers formed by various methods. For example, one or more layers of oxide may be deposited by plasma enhanced chemical vapor deposition ("PECVD"), thermal CVD ("TCVD"), atmospheric pressure CVD ("APCVD"), subatmospheric pressure CVD

B13

21Ú

("SACVD"), utilizing, for example, TEOS and oxygen, or TEOS and ozone chemistries. As used herein, reference to, for example, a PECVD TEOS oxide denotes an oxide layer deposited by PECVD utilizing TEOS chemistry. Additionally, one or more layers of dielectric layer 410 may be a spin-on-glass ("SOG") layer.

pg. 21, In. 13-23

Referring further to Figure 4(A), a photoresist masking layer 425 is deposited over the TEOS dielectric layer 420. The photoresist masking layer 425 is patterned to enable exposure of diffusion regions 405 in the semiconductor substrate. Referring to Figure 4(B), a series of photolithographic etches are performed to remove the TEOS layer 420 material and the polysilicon layer 415 from the diffusion regions 405 to form contact openings. The etches are performed using a parallel plate plasma etcher with a power of 200-300 watts. First, a fluorocarbon photolithographic etch, CHF_3/C_2F_6 at 50 mtorr, is performed to remove the insulating TEOS material from areas adjacent to and including the diffusion regions 405. This is followed by a single polysilicon photolithographic etch using a chlorine plasma (Cl₂/He) to define a polysilicon conducting layer 415 above the transistor or gate regions.

pg. 22, In. 5-20

Referring to Figures 4(C) and 4(D), spacers are formed between the polysilicon layer 415 of the gates and the contact openings by depositing an additional of conformal layer of TEOS material 430 over the structure and etching spacer portions extending into the contact openings and adjacent to the polysilicon layer 415 approximately 1500 Å in width. The spacer portions 435 of the TEOS layer 430 are demarked by ghost lines in Figure 4(D). The spacers 435 serve to insulate the polysilicon layers 415 from the conducting material that will fill the contact openings and prevent the gates from overlapping the diffusion regions 405. The spacers 435 serve to completely encapsulate the polysilicon layers 415 of the individual gates. As shown in Figure 4(C), care is taken to etch the spacers 435 such that the spacers 435 have a substantially rectangular profile. This is accomplished using a low bias and high pressure etch (2.8

12

torr, 140 sccm He, 30 sccm CHF_3 , 90 sccm CF_4 , and 850 watts power), that results in low polymer formation. At this point, the preferred embodiment of the invention contemplates that the TEOS layer can have a minimum vertical width of approximately 3000 Å and spacers with a minimum width of approximately 1000 Å.

pg. 22, In. 21-25

Referring to Figure 4(E), the diffusion regions 405 are next implanted with a suitable dopant utilizing conventional techniques. The dopant may be implants of arsenic, phosphorous, or boron. Subsequently, silicides, for example WSi_2 and $TiSi_2$, may also be formed. Figure 4(E) illustrates silicide formation 445 in the diffusion regions 405.

[pg. 23, In. 1-12]

Referring to Figure 4(F), overlying the TEOS layer 420 is deposited a second distinct dielectric or etch stop layer 440, in this example, a silicon nitride (Si_xN_y) layer 440, with a total thickness of 700 angstroms. It should again be appreciated by those of ordinary skill in the art that this silicon nitride layer 440 could instead be an insulating layer of, for example, silicon dioxide, SiO₂, ONO, or SiO_xN_y(H_z). Additionally, the silicon nitride etch stop layer 440 may be undoped or may be doped, for example with boron, phosphorous, or both, to form, for example, borophosphosilicate glass ("BPSG"), phosphosilicated glass ("PSG"), and borophosphosilicate tetraethyl orthosilicate ("BPTEOS"). Further, the etch stop layer 440 may comprise a single silicon nitride layer or several layers formed by various methods. It is important that the etch stop layer 440 be different or distinct from the underlying insulating layer.

pg. 23, In. 13-18

The invention contemplates that at this point the structure has an aspect ratio of 1.0-2.4. As used herein, an aspect ratio is defined as the ratio of the height of a contact opening measured to the top of the horizontal portion of the etch stop layer 440 to the base width of the contact opening between the insulating spacers 435. For example, an

embodiment of the invention contemplates contact opening heights of 5300 Å (0.53 μ m) relative to widths of 0.32 μ m to give aspect ratios of 1.6.

pg. 23, In. 19-pg. 24, In. 2

3/5

Referring to Figure 4(G), an optional dielectric blanket layer 450 is next deposited adjacent to the etch stop layer 440. The blanket layer 450 may or may not be planarized. In Figure 4(G), the blanket layer 450 is planarized. The planarized blanket layer 450 facilitates the formation of an interconnect layer that might later be deposited over the contact regions. The blanket layer 450 in Figure 4(G) is a doped silicate glass, for example BPTEOS. It should be appreciated by those of ordinary skill in the art that this BPTEOS layer 450 could instead be another doped insulating layer of, for example, BPSG or PSG, or an undoped insulating layer of silicon dioxide, SiO₂, ONO, or SiO_xN_y. Further, the blanket layer 450 may comprise a single oxide, like BPTEOS, or several layers formed by various methods.

pg. 24, In. <u>3-8</u>

Next, as shown in Figure 4(H), a photoresist pattern or mask layer 455 is deposited adjacent to the blanket layer 450 such that the diffusion regions 405 can be exposed. This is followed by a photolithographic etch of the BPTEOS blanket layer 450 in the contact openings. The etch is a fluorocarbon photolithographic etch (7 sccm CHF_3 , 6 sccm Freon 134a) at 29 mtorr. The etch reveals a pair of contact openings 460 and 465 above the diffusion regions 405, as shown in Figure 4(I).

pg. 24, In. 9-15

Referring to Figure 4(J), a photoresist material (not shown) is overlayed in contact opening 465 adjacent to the etch stop layer 440 to protect the etch stop material in contact opening 465 from a subsequent photolithographic etch to remove the etch stop layer 440. Next, a photolithographic etch, (900 mtorr, 100 sccm, He, 85 sccm C_2F_6 , and 225 watts power using a Lam 4400 Series plasma etching system) is

performed to remove the etch stop layer 440 from contact opening 460. The etch conditions for this etch are low bombardment/high neutral flux conditions.

pg. 24, In. 16-24

Figure 4(K) is a close-up view of the cross-sectional portion of contact opening 460 in Figure 4(J). The etch proceeds anisotropically, primarily removing etch stop material lying in a horizontal plane relative to the vertical direction of the etchant ions. The etchant removes material primarily from the base of the contact opening 460, and does not remove all of the etch stop material adjacent to the spacer portion 435 of the TEOS layer 420. Thus, the remaining etch stop material adjacent to the spacer portion 435 of the TEOS layer 420 serves as additional spacer material to insulate the polysilicon layer 415 from a conductive contact that will subsequently be added to the contact opening 460.

pg. 25, ln. 1-9

BIG

!

The etchant utilized to remove silicon nitride from the contact opening 460 has a low selectivity for etching the silicon nitride material compared to the underlying TEOS layer 420. The use of an etchant with a low selectivity for silicon nitride relative to TEOS does not significantly destroy the TEOS layer spacer portion 435. The low selectivity etch yields a TEOS layer spacer portion 435 that retains a rectangular or "boxy" profile. Figure 4(K) illustrates that only a small portion 475 (illustrated in ghost lines) of the TEOS layer spacer portion 435 is removed during the etch. Of primary significance, the spacer portion 435 of the TEOS layer 420 retains its substantially rectangular profile.

pg. 25, In. 10-15

It is to be appreciated that the described etch stop layer etch conditions (i.e., low selectivity, low bombardment/high neutral flux) are exemplary of etch conditions that result in the retention of a boxy spacer. The invention relates to these process

conditions as well as others that result in the retention of a boxy spacer. Thus, the etchstop etch conditions should be regarded in an illustrative rather than restrictive sense.

pg. 25, In. 16-pg. 26, In. 2

The silicon nitride etch stop layer etch is followed by a sputter etch to clean the contact opening 460. In a currently preferred embodiment, the sputter etch is carried out in an atmosphere of argon, a 8 mtorr pressure, with a 1000 volt bias. In a currently preferred embodiment, the sputter etch is carried out in a commercially available system such as the Applied Materials Endura 5500 systems. Alternatively, any system having a sputter etch mode may be used to practice the invention. As will be appreciated by a person of ordinary skill in the art, the parameters can be varied considerably while still achieving the objects of the invention. In a currently preferred embodiment, the etch is designed to etch approximately 200 Å per minute as measured on thermal oxide. Because of the retention of a substantially rectangular or "boxy" spacer portion 435, the sputter etch does not significantly erode the spacer portion 435 of the TEOS layer 420.

pg. 26, In. 8-10

16

BIT

Figure 4(L) presents a cross-sectional planar side view of the structure of the invention wherein conductive contacts 480 have been deposited in the contact openings 460.

pg. 26, In. 11-24

The process described above yields a structure wherein first and second conductive layers (e.g., polysilicon layers) are separated by a contact opening with an area defined in the semiconductor substrate. An insulating layer is adjacent to and encapsulates the first and second conductive layers. The invention contemplates that the insulating layer has spacer portions between the conductive layers and the contact opening. The invention contemplates that high quality contacts can be achieved wherein the spacer portions have a minimum insulative material thickness of 400 Å. In the preferred embodiment, the spacer portions of the insulating material further have

16

substantially rectangular profiles. The invention also contemplates that a portion of the etch stop layer material may remain adjacent to the spacer portion of the insulating layer following an anisotropic etch of the etch stop material with a low selectivity etch for the etch stop material relative to the insulating layer material. The result is a contact opening with spacer sidewalls comprised, at least potentially, of a portion of etch stop layer material.

Jpg. 27, In. 1-9

218

The invention contemplates that effective contact openings may have base widths as small as 0.2 μ m (and as small as 0.5 μ m when measured from the top of the optional planarized layer), and base areas as small as 0.1 μ m². Thus, the invention contemplates aspect ratios for effective contact openings of 1.0-2.4, wherein an aspect ratio is defined as the ratio of the height of a contact opening measured to the top of the horizontal portion of the etch stop layer 440 to the base width of the contact opening between the spacers. Figure 4(L) illustrates a height, *h*, and a width, *w*, from which an aspect ratio may be calculated for a contact region.

Please delete the text on pg. 16, In. 15-16.

Please replace the Abstract on page 33 with the following new Abstract:

A process for minimizing lateral spacer erosion of an insulating layer adjacent to a contact region and an apparatus whereby there is provided a contact opening with a small alignment tolerance relative to a gate electrode or other structure are disclosed. The process includes the steps of forming a conductive layer on a semiconductor body, then depositing an insulating layer adjacent to the conductive layer. Next, substantially rectangular insulating spacers are formed adjacent to the gate electrode. An etch stop layer is deposited adjacent the insulating layer, followed by an etch to remove the etch stop layer material from the contact region. This etch is conducted under conditions wherein the etch removes the etch stop layer, but retains the substantially rectangular lateral spacer profile of the first insulating layer. The apparatus is capable of maintaining high quality contacts between the conductive material in the contact region and an

underlying device region such as a source or drain, or some other layer or structure, and is an effective structure for small feature size structures, particularly self-aligned contact structures.

BIR

	IN THE CLAIMS
	Please amend the claims as follows:
5480	 25. (Twice Amended) The semiconductor apparatus of claim 27 wherein said etch stop layer comprises silicon nitride. 26. (Twice Amended) The semiconductor apparatus of claim 27 wherein said etch stop layer comprises silicon dioxide.
0 C3	 34. (Once Amended) A structure, comprising: (a) a first electrically conductive material formed in and/or on a surface of a
	substrate; (b) a contact opening in a region adjacent to a second electrically conductive
ad	material formed on the substrate; (c) an electrically insulative spacer in the contact opening adjacent to the second
	electrically conductive material; (d) an etch stop material over the electrically insulative spacer and the first and second electrically conductive materials, the etch stop material being distinct from the
	insulative spacer; (e) a blanket layer over the etch stop material; and
	(f) an opening through a first part of the etch stop material to the first electrically conductive material.
.[SUPPORT FOR AMENDMENT
	The specification has been amended to correct inadvertent typographical and grammatical errors and to add appropriate reference numerals at various places in the

specification in conformance with the parent application. Appendix A attached herewith is a marked-up version of the changes made in the replacement paragraphs. The Abstract has been amended for proper language format. A marked-up version of the Abstract is attached herewith as Appendix B. Claims 25-26 have been amended to depend from claim 27. The preamble of claim 34 has been amended to correct a typographical error. The amendment of part (d) of claim 34 is supported by claim 27. Appendix C, attached herewith, is a marked-up version of the changes made to the claims. No new matter has been added. Claims 25-39 are pending.

REMARKS

The present invention relates to a semiconductor device with well defined contact openings. At several stages of the fabrication of semiconductor devices, it is necessary to make openings in the dielectric to allow for contact to underlying regions or layers. The current practice with respect to forming contact openings, particularly self aligned contact openings, is to utilize etchants with high selectivity to protect underlying regions. However, the properties of a highly selective etch of the overlying etch stop layer will transform a substantially rectangular spacer adjacent to the contact opening. Before the conductive material is added to the contact opening, the opening is cleaned with a sputter etch. The sputter etch will erode a portion of the sloped insulating spacer.

Therefore, in conventional self-aligned contact structures, the diagonal thickness of the spacer, rather than the vertical thickness of the insulating layer, determines the minimum insulating layer thickness for the gate. The sloping spacers limit the number of structures that can be included on a device.

The present invention avoids this problem by retaining the substantially rectangular profile of the insulating spacers. The present invention includes at least one insulating spacer in the contact region and an etch stop material over the first insulating layer and adjacent to the insulating spacer, the etch stop material being distinct from the insulating spacer.

Rejections under 35 U.S.C. § 102 and 103


The rejection of the claims under 35 U.S.C. § 102 and 103 over <u>Dennison et al.</u> (U.S. Pat. No. 5,338,700), either alone or in combination with <u>Gonzalez</u> (U.S. Pat. No. 5,234,856), is respectfully traversed. <u>Dennison et al.</u> describes a barrier layer rather than an etch stop material, and does not suggest that it is a distinct material from the insulating spacer.

<u>Dennison et al.</u> describes a method of forming a bit line over a capacitor array of memory cells. The semiconductor wafer of <u>Dennison et al.</u> has an array of electrically isolated word lines **12**, **14** and **16** having insulating spacers and caps **18** (Figure 1). The spacers and caps **18** preferably comprise an insulative nitride, such as Si₃N₄ (col. 3, ln. 33-34). The reference further states "a thin layer **20** of Si₃N₄ is provided atop the wafer to function as a diffusion barrier" (col. 3, ln. 34-36). <u>Dennison et al.</u> does not teach or suggest that the spacers and caps **18** and diffusion barrier **20** are distinct materials, but rather that **18** and **20** are the same material. Furthermore, since **20** is described as a diffusion barrier, not an etch stop, there would be no reason to use a material distinct from the spacer **18**.

<u>Gonzalez</u> describes a dynamic random access memory cell having a stackedtrench capacitor that is resistant to alpha particle generated soft errors. <u>Gonzalez</u> only describes silicon dioxide in spacers **31** (col. 5, ln. 10-12).

The claimed invention includes an etch stop material that is distinct from the insulating spacer. The barrier layer of <u>Dennison et al.</u> is described as Si_3N_4 , the same material as the spacers. Furthermore, there is no suggestion that they be formed from distinct materials since the barrier layer is not intended to function as an etch stop layer. <u>Gonzalez</u> does not correct this deficiency.

Therefore, Applicants submit that <u>Dennison et al.</u>, alone or in combination with <u>Gonzalez</u>, does not anticipate nor make obvious the claimed invention. Withdrawal of the rejection of the claims on these grounds is respectfully requested.



Rejections under 35 U.S.C. § 112

The rejections of claims 25-33 under 35 U.S.C. § 112 second paragraph is respectfully traversed. Applicants submit that the contact regions 460 and 465 are in the first insulating layer 420 as illustrated in Figures 4(I)-4(K). Withdrawal of this rejection is respectfully requested.

The rejection of claims 34-39 under 35 U.S.C. § 112 second paragraph has been obviated by appropriate amendment.

Claim objections

Claims 25-26 were objected to for failing to further limit the subject matter of claim 27. Applicants respectfully traverse this objection since claims 25-26 specify the material comprising the etch stop layer, which is not specified in the claim from which they depend. Withdrawal of the objection on these grounds is respectfully requested.

The objection to claims 25-26 for depending from cancelled claim 23 has been obviated by appropriate amendment.

Applicants submit that the word "insulative" in claim 34 is not misspelled as evidenced by the definition of "insulative" from the Oxford English Dictionary, attached herewith. Withdrawal of the objection to claim 34 is respectfully requested.

Objections to the drawings

The drawings were objected to for several informalities, and these objections are addressed by the corrected drawings filed herewith and appropriate amendment to the specification, except as noted below.

Applicants submit that the contact region 460 and 465 are in the first insulating layer 420, shown in Figures 4(I)-4(K). Withdrawal of this objection to the drawings is respectfully requested.

Applicants request permission to amend the figures as shown in red on copies of Figures 3 and 4(A)-4(L) attached herewith.

Therefore, withdrawal of the objections to the drawings is respectfully requested.

Objections to the specification

The objection to the abstract has been obviated by appropriate amendment.

The specification has been amended to delete the second description of Figure 3 in the brief description of the drawings on pg. 16, In. 15-16.

Applicants note that the detailed description of Figure 4(H) is found on pg. 24, In. 3-6. The detailed description of Figure 4(I) is found on pg. 24, In. 6-8. Reference to Figure 4(I) has been added. Withdrawal of the objection to the specification on these grounds is respectfully requested.

In light of the amendments and remarks, Applicants respectfully submit that the present application is in condition for allowance. Early notice of such action is earnestly solicited.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicant

BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, ILLINOIS 60610 (312) 321-4200

APPENDIX A

pg. 1, In. 19-pg. 2, In. 9

At several stages of the fabrication of semiconductor devices, it is necessary to make openings in the dielectric to allow for contact to underlying regions or layers. Generally, an opening through a dielectric exposing a diffusion region or an opening through a dielectric layer between polysilicon and <u>a</u> [the] first metal layer is called a "contact opening", while an opening in other oxide layers such as an opening through an intermetal dielectric layer is referred to as a "via". For purposes of the claimed invention, henceforth "contact opening" or "contact region" will be used to refer to contact openings and/or via. The opening may expose a device region within the silicon substrate, such as a source or drain, or may expose some other layer or structure, for example, an underlying metallization layer, local interconnect layer, or structure such as a gate. After the opening has been formed exposing a portion of the region or layer to be contacted, the opening is generally cleaned with a sputter etch, e.g., a Radio-Frequency ("RF") sputter etch, and then the opening is filled with a conductive material deposited in the opening and in electrical contact with the underlying region or layer.

pg. 4, In. 23-pg. 5, In. 3

The preceding discussion focused on the making of openings, e.g., contact openings, in dielectric material on a semi-conductor substrate. The same principles are used in constructing device regions with a dielectric layer or layers. As geometries shrink, the forming of <u>discrete</u> [discreet] devices on a semiconductor substrate becomes more specialized. Specialized deposition and etching techniques permit the density of semiconductor elements on a single chip to greatly increase, which translates into larger memory, faster operating speeds, and reduced production costs.

pg. 6, In. 4-8

Figure 1 illustrates a self-aligned contact <u>130</u> between two gate structures. Figure 1(A) is a planar top view of the contact <u>130</u>. Figure 1(B) is a planar crosssectional view of <u>the</u> [a] self-aligned contact <u>130</u> between a pair of gates taken through

23

line 1(B) of Figure 1(A). Figure 1(C) is a planar cross-sectional view of <u>the</u> [a] selfaligned contact <u>130</u> between a pair of gates taken through line 1(C) of Figure 1(A).

pg. 6, In. 9-17

The self-aligned contact <u>130</u> is a contact to a source or drain diffusion region (n+ or p+ silicon) 140 that can overlap the edge of the diffusion region 140 without shorting out to <u>a</u> [the] well beneath the diffusion region 140. This can be seen most illustratively through Figure 1(C). In Figure 1(C), the contact 130 does not lie directly in the diffusion region 140, but is misaligned and slightly overlaps the field oxide (designated by FOX in Fig. (1C). In this illustration, the self-aligned contact <u>130</u> is not directly over the diffusion region <u>140</u> but extends over (i.e., overlaps) a well portion 170. The self-aligned contact <u>130</u> is separated from the well 170 by the field oxide.

pg. 6, In. 18-23

The self-aligned contact 130 is separated from a conducting polysilicon layer 110 by an encapsulating dielectric layer 120 such that the contact 130 can also overlap the polysilicon layer 110 without making electrical contact to the layer 110 or gate. The polysilicon layer 110 is separated from the source/drain diffusion region 140 by a dielectric spacer or shoulder 150 of the same or different dielectric material as the dielectric layer 120 directly above the conducting polysilicon <u>layer 110</u>.

pg. 6, In. 24-pg. 7, In.8

;

A distinct dielectric etch stop layer 125 overlies the encapsulating dielectric layer 120. The etch stop layer 125 permits subsequent etching of the substrate without risk of exposing the device structures and layers because the device structuring and layers are protected from excessive etching by the etch stop layer <u>125</u>. The diffusion contact is self-aligning because the structure can be etched to the substrate over the source/drain diffusion region 140 while the dielectric spacer 150 protects the polysilicon layer 110. Even if a photoresist that protects the polysilicon layer 110 from the etchant is misaligned with respect to the polysilicon layer 110, the dielectric spacer 150 prevents

shorts to the polysilicon layer 110 when the contact 130 is provided for the diffusion region 140.

pg. 7, In. 11-22

The current practice with respect to forming contact regions, particularly selfaligned contact regions, that are in electrical contact with gates, interconnect lines, or other structures in small feature size structures is to utilize etchants with high selectivity to protect underlying regions, like the etch stop layer and the first insulating layer. Figure 2 illustrates [demonstrates] a typical prior art process of forming a self-aligned contact region adjacent to a gate. In Figure 2(A), a gate oxide layer 210 is formed on a substrate 200 with a conducting layer, for example a polysilicon layer 220, overlying the gate oxide layer 210, and an insulating layer, for example a TEOS layer 230, overlying the polysilicon layer 220. Adjacent to the polysilicon layer <u>220</u> is a contact opening region 270. The polysilicon layer 220 is separated from the contact region 270 by an insulating spacer portion, for example a TEOS spacer portion 235. A separate insulating or etch stop layer, for example a silicon nitride layer 240, overlies the TEOS layer 230 and the contact region <u>270</u> [250]. A blanket layer, for example a doped insulating layer like a BPTEOS layer 250, planarly overlies the etch stop layer 240.

pg. 7, In. 23-pg. 8, In. 5

A layer of photoresist material 280 overlies the planarized BPTEOS layer 250 to expose the contact opening 270. In Figure 2(A), a contact opening 270 has been opened through the BPTEOS layer 250. The etchant utilized to make the opening had a high selectivity toward BPTEOS relative to silicon nitride. When the contact opening 270 was formed through the BPTEOS material, the etchant did not etch or did not effectively etch the silicon nitride layer 240 material. Hence, the description of the silicon nitride layer 240 is described as an etch stop layer. The silicon nitride etch stop layer 240 protected the underlying TEOS layer 230 and spacer portion 235 so that the polysilicon layer 220 [remains] completely encapsulated.

pg. 8, ln. 6-13

Figure 2(A) illustrates an etch 260 to remove the silicon nitride etch stop layer 240. In the etch <u>260</u> illustrated in Figure 2(A), a high selectivity etch toward silicon nitride relative to the underlying TEOS layer 230 material is practiced to efficiently etch the silicon nitride layer <u>240</u> and to protect the underlying TEOS layer 230 from the etchant. An example of a high selectivity etch recipe to effectively strip silicon nitride as compared to the TEOS layer is 30 sccm CHF₃ and 30 sccm O₂ at 60 mtorr and 100 watts of power. The result of the high selectivity etch is illustrated in Figure 2(B).

pg. 8, ln. 14-ln. 23

Figure 2(B) shows that the silicon nitride selective etch effectively removed silicon nitride layer 240 from the contact opening 270. The selective etch for silicon nitride compared to TEOS material, however, left the TEOS layer 230 with a spacer portion 235 wherein the spacer portion 235 is sloping or tapered toward the contact opening 270. This result follows even where the spacer portion 235 is originally substantially rectangular as in Figure 2(A). The properties of the highly selective etch of the overlying etch stop layer 240 will transform a substantially rectangular spacer into a sloped spacer. Figure 2(B) presents a polysilicon layer 220 encapsulated in a TEOS layer 230 with a spacer portion 235 adjacent to the contact opening 270, the spacer portion 235 having an angle 290 that is less than 85°.

pg. 8, ln. 24-pg. 9, ln. 10

In addition to providing stopping points or selectivity between materials, the use of high selectivity etches to form sloped spacer portions is the preferred practice because the sloped shape will result in good step coverage by the metal that is deposited into it. The filling of contact openings or gaps (i.e., gap fill) is an important consideration because it relates directly to the reliability of a device. If an opening is not completely filled with a<u>n</u> insulative material, for example, and a gap is created, a subsequent conductive material deposit can fill the gap which can lead to shorting. Sloped contact openings are easier to completely fill than boxy structures because the

transition between sloped structures and openings is smooth compared to the abrupt transitions between boxy structures and openings. Because of concerns for complete gap fill and good step coverage, industry preference is for sloped spacers and planar deposition layers similar to that shown in Figure $2(\underline{B} [b])$.

pg. 9, In. 11-26

Once the contact opening is made, the opening is cleaned with a sputter etch, e.g., an RF sputter etch, before conductive material is added to fill the opening or gap. The RF sputter etch that is used to clean the contact opening in the process described above will attack and erode a portion of the insulating spacer surrounding the conducting portion and adjacent to the contact region. Figure 3 illustrates [presents] a prior art substrate with a gate and a contact region undergoing an RF sputter etch 380. In Figure 3, a gate oxide 310 is formed on a substrate 300 with a polysilicon layer 320 overlying the gate oxide 310 and an insulating layer, for example a TEOS layer 330 overlying the polysilicon layer 320. A distinct insulating layer, for example a silicon nitride etch stop layer 340, overlies the TEOS layer 330 and this etch stop layer 340 is covered by a third insulating layer, for example a BPTEOS blanket layer 350. Adjacent to the gate is a contact region 360. An etch of the silicon nitride etch stop layer 340 with a high selectivity etch for silicon nitride relative to the underlying TEOS layer material produced a gate with a sloping or tapered spacer portion 370 of TEOS material, illustrated in ghost lines. A subsequent RF sputter etch <u>380</u> is utilized to clean the contact region 360.

pg. 10, In. 1-16

Although brief and designed to clean the contact region, the RF sputter etch <u>380</u> will erode a portion of the insulating TEOS spacer <u>portion 370</u>. The dynamics of the sputter etch <u>380</u> are that it proceeds vertically, directing high-energy particles at the contact region. The sloping or tapered spacer portion <u>370</u> adjacent the polysilicon <u>layer</u> <u>320</u> and separating the polysilicon <u>layer 320</u> from the <u>contact</u> [diffusion] region <u>360</u> is struck by the high-energy particles of the RF sputter etch <u>380</u>. Because the spacer portion <u>370</u> is sloping or diagonal, a significant surface area portion of the spacer

portion 370 is directly exposed to the high-energy particles from the RF sputter etch 380. Further, with sloping spacers, or spacers having an angle relative to the substrate surface of less than 85° the vertical portion of the dielectric layer [(](i.e., that portion above the polysilicon layer 320 [gate]) decreases much less than the diagonal portion of the spacer. In terms of measuring TEOS material removal during the RF sputter etch 380 in Figure 3, the difference between d_1 and d_2 is greater than the difference between v_1 and v_2 . Thus, in conventional prior art self aligned contact structures, the diagonal thickness of the TEOS spacer portion 370, rather than the vertical thickness for the gate.

pg. 10, In. 17-pg. 11, In. 5

For gate structures having minimum diagonal insulative spacer portions of 500 Å or less, the result of the sputter etch 380 is that the sputter etch 380 laterally erodes the diagonal portion of the TEOS <u>spacer portion</u> [layer] 370 adjacent to the contact region to a point where the polysilicon <u>layer</u> 320 is no longer isolated from the contact region 360 by an insulating layer. In that case, there is a short circuit through the underlying conductive material when the contact <u>region 360</u> [opening] is filled with conductive material. This result follows because the conventional RF sputter etch <u>380</u> utilized for cleaning the contact region <u>360</u> results in an approximately 200-500 Å loss of the spacer material. Further, process margins generally require that the device spacer have a final minimum thickness (after all etches, doping, and deposits) of at least 500 Å. Thus, <u>eliminating</u> [to eliminate] alignment sensitivity for conventional small feature size structures, including self-aligned contact structures, requires a final (i.e., at the time of contact deposition) minimum insulating spacer of more than 500 Å and preferably on the order of 1000-1500 Å or greater to fulfill requirements for an adequate process margin, complete gap fill, and device reliability.

pg. 11, In. 6-pg. 12, In. 2

To construct structures having a minimum insulative spacer portion of more than 500 Å directly effects the number of structures that can be placed on a device, such as a chip. The construction of structures having a minimum insulative spacer portion of

more than 500 Å requires that the pre-etch-stop-etch spacer be bigger or thicker to yield an effective spacer after the etching processes. In such cases, the structures must be separated a distance such that the contact area opening is sufficient enough for an effective contact. This spacing requirement directly limits the number of structures that can be included on a device. In small feature size structures, particularly structures utilizing self-aligned contacts, the width of contact openings is approximately 0.6 microns at the top of the planarized layer and 0.2 microns at the base of the contact opening. Figure 3 indicates the difference in contact opening widths for the same contact in prior art structures. w_1 represents the width at the top of the planarized layer and w_2 represents the width at the base of the contact region 360 [opening]. Further, an aspect ratio can be defined as the height of a structure (field oxide plus conductive layer plus first insulative layer plus etch stop layer, if any) relative to the width of the base of a contact opening (i.e., the distance between adjacent spacers). Typical aspect ratios for self-aligned contact structures target ratios of 1.0-2.4. This prior art range is not achievable with any device reliability. To achieve aspect ratios of 1.0-2.4 requires minimum spacer portions of less than 1000 Å and preferably on the order of 500 Å. As noted above, the minimum spacer portions required for aspect ratios of 1.0-2.4 cannot withstand the sputter etch and will result in the exposure of the underlying polysilicon gate and short circuiting with the contact.

pg. 13, In. 2-19

ť

The invention relates to a process for minimizing lateral spacer erosion of an insulating layer on an enclosed contact region. [is disclosed] and a device including a contact opening with a small alignment tolerance relative to a gate electrode or other structure. The process provides high quality contacts between a conductive material in the contact region and a device region, such as a source or drain, or some other layer or structure. The process comprises the well known step of forming a conductive layer on the semiconductor body adjacent a contact region. This is followed by the forming of a first insulating layer adjacent said conductive layer and the contact region. A selected area is masked with photoresist and the first insulating layer and the conductive layer are etched to form a device structure, such as a gate, adjacent the contact region.

Next, insulating lateral spacers are added to the device structure to isolate the conductive portion of the device. The insulating spacers are etched so that the device comprises an insulating layer overlying a conductive layer with a lateral spacer portion adjacent the contact region wherein the spacer portion has a substantially rectangular profile. A distinct insulating layer or etch stop layer is then formed adjacent to the first insulating layer and over the contact region. A third insulating layer or blanket layer is then optionally formed over the etch stop layer. The blanket layer may or may not be planarized.

pg. 16, In. 5-9

Figure 1 <u>illustrates</u> [is a planar view of] a self-aligned contact to <u>a</u> diffusion <u>region</u>. Figure 1(A) is a planar top view of <u>the</u> [a] self-aligned contact. Figure 1(B) is a cross-sectional planar side view of <u>the</u> [a] self-aligned contact <u>taken</u> [to diffusion] through line 1(B) of Figure 1(A). Figure 1(C) is a cross-sectional planar side view of <u>the</u> [a] self-aligned contact <u>taken</u> [to diffusion] through line 1(C) of Figure 1(A).

pg. 16, In. 10-12

Figure 2 is a cross-sectional side view <u>illustrating</u> [of] the formation of a prior art contact opening [formation]. Figure 2(A) illustrates a high selectivity etch of an etch stop insulating layer, and Figure 2(B) illustrates the results of that etch.

pg. 16, ln. 13-14

Figure 3 is a cross-sectional side view [of the formation] of a prior art contact opening formation during a sputter cleaning etch.

pg. 17, In. 9-11

Figure 4(E) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, wherein the diffusion regions are implanted with, for example, a silicide [and an insulating etch stop layer overlying the insulating material].

30

pg. 17, In. 12-15

Figure 4(F) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material and an insulating etch stop layer overlying the insulating material[, wherein the diffusion region is implanted to include a silicide].

pg. 17, ln. 23-pg. 18, ln. 2

Figure 4(I) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, an etch stop layer overlying the insulating material, a distinct planarized insulating blanket layer overlying the etch stop layer, and contact openings etched through the blanket layer above the diffusion regions, but separated from the diffusion regions by the etch stop layer.

pg. 18, In. 3-7

Figure 4(J) illustrates a cross-sectional planar side view of a series of gates encapsulated with insulating material, an etch stop layer overlying the insulating material, a distinct planarized insulating blanket layer overlying the etch stop layer, and [a] contact openings to the [a] diffusion regions [and a second contact opening through the blanket layer but separated from the diffusion region by an etch stop layer].

pg. 19, In. 2-15

The invention is a device and a process whereby there is provided a contact opening with [a] no alignment sensitivity relative to a gate electrode or other structure such that the gate electrode does not fall within the contact opening but remains isolated from the contact opening by an insulating layer. The structure contemplated by the invention is an effective device for small feature size structures, particularly selfaligned contacts, because it is capable of maintaining high quality contacts between the conductive material in the contact region and the underlying device region, such as a source or drain, or some other layer or structure with minimum contact opening base widths (i.e., at the base of the contact openings) of 0.2 microns and minimum contact

31

opening widths of 0.5 microns when measured from the top of a planarized layer, minimum encapsulating layer thicknesses of 400 Å, and aspect ratios (i.e., height of structure including the etch stop layer relative to the width of the base of a contact opening between the spacers) in the range of 1.0-2.4.

pg. 20, In. 5-18

Figure 4 presents a cross-sectional view of the preparation of a series of gates or transistors on a semiconductor substrate surface. Referring to Figure 4(A), the semiconductor substrate 400 can be either p- or n-type, and includes diffusion regions 405, such as sources or drains, that are heavily doped with the opposite dopant type of the substrate. An n-type first conducting layer 415 of polysilicon doped by implantation with phosphorous to a resistivity of 50-200 ohms/square is deposited over the diffusion regions 405. The polysilicon layer 415 is deposited by low pressure CVD ("LPCVD") using an LPCVD tube and SiH₄ gas at 200-400 mtorr with a thickness of 2000-3000 Å. It should be appreciated by those skilled in the art that this conducting layer 415 could instead be a p-type conducting layer or a metallic conductor of, for example, W, Mo, Ta, and/or Ti, or that this conducting layer 415 [320] could also be a silicide, consisting of WSi₂, MoSi₂, TaSi₂, PtSi, PdSi, or that this conducting layer 415 [320] can further be a layered structure consisting of a silicide on top of doped polysilicon.

pg. 20, In. 19-pg. 21, In. 2

The polysilicon layer 415 overlays an insulating dielectric layer 410 such as doped or undoped silicon dioxide. The dielectric layer 410 may comprise a single oxide, or several layers formed by various methods. For example, one or more layers of oxide may be deposited by plasma enhanced chemical vapor deposition ("PECVD"), thermal CVD ("TCVD"), atmospheric pressure CVD ("APCVD"), subatmospheric pressure CVD ("SACVD"), [for example] utilizing, for example, TEOS and oxygen, or TEOS and ozone chemistries. As used herein, reference to, for example, a PECVD TEOS oxide denotes an oxide layer deposited by PECVD utilizing TEOS chemistry. Additionally, one or more layers of dielectric layer 410 may be a spin-on-glass ("SOG") layer.

pg. 21, ln. 13-23

Referring further to Figure 4(A), a photoresist masking layer 425 is deposited over the TEOS dielectric layer 420. The photoresist masking layer 425 <u>is patterned to</u> <u>enable exposure of</u> [exposes] diffusion regions 405 in the semiconductor substrate. Referring to Figure 4(B), a series of photolithographic etches are performed to remove the TEOS layer 420 material and the polysilicon layer 415 from the diffusion <u>regions 405</u> to form [or] contact <u>openings</u> [regions]. The etches are performed using a parallel plate plasma etcher with a power of 200-300 watts. First, a fluorocarbon photolithographic etch, CHF_3/C_2F_6 at 50 mtorr, is performed to remove the insulating TEOS material from areas adjacent to and including the diffusion [or contact] regions <u>405</u>. This is followed by a single polysilicon photolithographic etch using a chlorine plasma (Cl₂/He) to define a polysilicon conducting layer 415 above the transistor or gate regions.

pg. 22, In. 5-20

Referring to Figure<u>s</u> 4(C) and 4(D), spacers are formed between the polysilicon layer 415 of the gates and the contact <u>openings</u> [regions] by depositing an additional of conformal layer of TEOS material 430 over the structure and etching spacer portions extending into the contact openings and adjacent to the polysilicon layer 415 approximately 1500 Å in width. The spacer portions 435 of the TEOS layer 430 are demarked by ghost lines in Figure 4(D). The spacers <u>435</u> serve to insulate the polysilicon layers 415 from the conducting material that will fill the contact openings and prevent the gates from overlapping the diffusion regions <u>405</u>. The spacers 435 serve to completely encapsulate the polysilicon layers 415 of the individual gates. As shown in Figure 4(C), care is taken to etch the spacers 435 such that the spacers 435 have a substantially rectangular profile. This is accomplished using a low bias and high pressure etch (2.8 torr, 140 sccm He, 30 sccm CHF₃, 90 sccm CF₄, and 850 watts power), that results in low polymer formation. At this point, the preferred embodiment of the invention contemplates that the TEOS layer can have a minimum vertical width of approximately 3000 Å and spacers with a minimum width of approximately 1000 Å.

pg. 22, In. 21-25

Referring to Figure 4(E), the diffusion regions <u>405</u> are next implanted with a suitable dopant utilizing conventional techniques. The dopant may be implants of arsenic, phosphorous, or boron. Subsequently, silicides, for example WSi₂ and TiSi₂, may also be formed. Figure 4(E) illustrates silicide formation 445 in the diffusion regions <u>405</u>.

pg. 23, In. 1-12

Referring to Figure 4(F), overlying the TEOS layer 420 is deposited a second distinct dielectric or etch stop layer 440, in this example, a[n] silicon nitride (Si_xN_y) layer 440, with a total thickness of 700 angstroms. It should again be appreciated by those of ordinary skill in the art that this silicon nitride layer 440 could instead be an insulating layer of, for example, silicon dioxide, SiO₂, ONO, or SiO_xN_y(H_z). Additionally, the silicon nitride etch stop layer <u>440</u> [340] may be undoped or may be doped, for example with boron, phosphorous, or both, to form, for example, borophosphosilicate glass ("BPSG"), phosphosilicated glass ("PSG"), and borophosphosilicate tetraethyl orthosilicate ("BPTEOS"). Further, the etch stop layer 440 may comprise a single silicon nitride layer or several layers formed by various methods. It is important that the etch stop layer <u>440</u> be different or distinct from the underlying insulating layer.

... pg. 23, In. 13-18

The invention contemplates that at this point the structure has an aspect ratio of 1.0-2.4. As used herein, an aspect ratio is defined as the ratio of the height of a contact opening <u>measured</u> to the top of the horizontal portion of the etch stop layer <u>440</u> to the base width of the contact opening between the insulating spacers <u>435</u>. For example, an embodiment of the invention contemplates contact opening heights of 5300 Å (0.53 μ m) relative to widths of 0.32 μ m to give aspect ratios of 1.6.

pg. 23, In. 19-pg. 24, In. 2

Referring to Figure 4(G), an optional dielectric blanket layer 450 is next deposited adjacent to the etch stop layer 440. The blanket layer 450 may or may not be planarized. In Figure 4(G), the blanket layer 450 is planarized. The planarized blanket layer 450 facilitates the formation of an interconnect layer that might later be deposited over the contact regions. The blanket layer <u>450</u> in Figure 4(G) is a doped silicate glass, for example BPTEOS. It should be appreciated by those of ordinary skill in the art that this BPTEOS layer 450 could instead be another doped insulating layer of, for example, BPSG or PSG, or an undoped insulating layer of silicon dioxide, SiO₂, ONO, or SiO_xN_y. Further, the blanket layer 450 may comprise a single oxide, like BPTEOS, or several layers formed by various methods.

pg. 24, ln. 3-8

Next, as shown in Figure 4(H), a photoresist pattern or mask layer <u>455</u> is deposited adjacent to the blanket layer <u>450</u> such that [the contact regions overlying] the diffusion regions <u>405 can be</u> [are] exposed. This is followed by a photolithographic etch of the BPTEOS blanket layer 450 in the contact <u>openings</u> [regions]. The etch is a fluorocarbon photolithographic etch (7 sccm CHF₃, 6 sccm Freon 134a) at 29 mtorr. The etch reveals a pair of contact <u>openings</u> [regions] 460 and 465 above the diffusion regions <u>405</u>, as shown in Figure 4(I).

9 pg. 24, In. 9-15

Referring to Figure 4(J), a photoresist material (not shown) [470] is overlayed in contact opening 465 adjacent to the etch stop layer <u>440</u> to protect the etch stop material in contact opening 465 from a subsequent photolithographic etch to remove the etch stop layer <u>440</u>. Next, a photolithographic etch, (900 mtorr, 100 sccm, He, 85 sccm C_2F_6 , and 225 watts power using a Lam 4400 Series plasma etching system) is performed to remove the etch stop layer 440 from contact opening 460. The etch conditions for this etch are low bombardment/high neutral flux conditions.

pg. 24, In. 16-24

Figure 4(K) is a close-up view of the cross-sectional portion of contact opening 460 in Figure 4(J). The etch proceeds anisotropically, primarily removing etch stop material lying in a horizontal plane relative to the vertical direction of the etchant ions. The etchant removes material primarily from the base of the contact <u>opening</u> [region] 460, and does not remove all of the etch stop material adjacent to the spacer portion 435 of the TEOS layer 420. Thus, the remaining etch stop material adjacent to the spacer material to insulate the polysilicon <u>layer 415</u> from a conductive contact that will subsequently be added to the contact <u>opening</u> [region] 460.

pg. 25, In. 1-9

The etchant utilized to remove silicon nitride from the contact <u>opening</u> [region] 460 has a low selectivity for etching the silicon nitride material compared to the underlying TEOS layer <u>420</u>. The use of an etchant with a low selectivity for silicon nitride relative to TEOS does not significantly destroy the TEOS layer [420] spacer portion <u>435</u>. The low selectivity etch yields a TEOS layer [420] spacer portion <u>435</u>. The low selectivity etch yields a TEOS layer [420] spacer portion <u>435</u> that retains a rectangular or "boxy" profile. Figure 4(K) illustrates that only a small portion 475 (illustrated in ghost lines) of the TEOS layer [420] spacer portion <u>435</u> is removed during the etch. Of primary significance, the spacer portion <u>435</u> of the TEOS layer 420 retains its substantially rectangular profile.

pg. 25, In. 10-15

It is to be appreciated that the described etch stop layer etch conditions (i.e., low selectivity, low bombardment/high neutral <u>flux</u> [flax]) are exemplary of etch conditions that result in the retention of a boxy spacer. The invention relates to these process conditions as well as others that result in the retention of a boxy spacer. Thus, the etch-stop etch conditions should be regarded in an illustrative rather than restrictive sense.

36

pg. 25, ln. 16-pg. 26, ln. 2

The silicon nitride etch stop layer [440] etch is followed by a sputter etch to clean the contact opening 460. In a currently preferred embodiment, the sputter etch is carried out in an atmosphere of argon, a 8 mtorr pressure, with a 1000 volt bias. In a currently preferred embodiment, the sputter etch is carried out in a commercially available system such as the Applied Materials Endura 5500 systems. Alternatively, any system having a sputter etch mode may be used to practice the invention. As will be appreciated by a person of ordinary skill in the art, the parameters can be varied considerably while still achieving the objects of the invention. In a currently preferred embodiment, the etch is designed to etch approximately 200 Å per minute as measured on thermal oxide. Because of the retention of a substantially rectangular or "boxy" spacer portion 435, the sputter etch does not significantly erode the spacer portion 435 of the TEOS layer 420.

pg. 26, ln. 8-10

Figure 4(L) presents a cross-sectional planar side view of the structure of the invention wherein [a] conductive contacts 480 have been deposited in the contact openings 460.

pg. 26, In. 11-24

The process described above yields a structure wherein first and second conductive layers (e.g., polysilicon layers) are separated by a contact <u>opening</u> [region] with an area defined in the semiconductor substrate. An insulating layer is adjacent to and encapsulates the first and second conductive layers. The invention contemplates that the insulating layer has spacer portions between the conductive layers and the contact <u>opening</u> [region]. The invention contemplates that high quality contacts can be achieved wherein the spacer portions have a minimum insulative material thickness of 400 Å. In the preferred embodiment, the spacer portions of the insulating material further have substantially rectangular profiles. The invention also contemplates that a

portion of the etch stop layer material may remain adjacent to the spacer portion of the insulating layer following an anisotropic etch of the etch stop material with a low selectivity etch for the etch stop material relative to the insulating layer material. The result is a contact opening with spacer sidewalls comprised, at least potentially, of a portion of etch stop layer material.

pg. 27, ln. 1-9

The invention contemplates that effective contact openings may have base widths as small as 0.2 μ m (and as small as 0.5 μ m when measured from the top of the optional planarized layer), and base areas as small as 0.1 μ m². Thus, the invention contemplates aspect ratios for effective contact openings of 1.0-2.4, wherein an aspect ratio is defined as the ratio of the height of a contact opening measured to the top of the horizontal portion of the etch stop layer <u>440</u> to the base width of the contact opening between the spacers. Figure 4(L) illustrates a height, *h*, and a width, *w*, from which an aspect ratio may be calculated for a contact region[, and a height *h*₁, and a width, *w*₁, from which an aspect ratio may be calculated for a contact region].

38

APPENDIX B

ABSTRACT

A process for minimizing lateral spacer erosion of an insulating layer adjacent to a contact region and an apparatus whereby there is provided a contact opening with a small alignment tolerance relative to a gate electrode or other structure are disclosed. The process includes the steps of forming a conductive layer on <u>a</u> [said] semiconductor body, then depositing an insulating layer adjacent to the conductive layer. Next, substantially rectangular insulating spacers are formed adjacent to the gate <u>electrode</u>. An etch stop layer is deposited adjacent <u>the</u> [said] insulating layer, followed by an etch to remove the etch stop layer material from the contact region. This etch is conducted under conditions wherein the etch removes the etch stop layer. The apparatus is capable of maintaining high quality contacts between the conductive material in the contact region and <u>an</u> [the] underlying device region such as a source or drain, or some other layer or structure, and is an effective structure for small feature size structures, particularly self-aligned contact structures.

APPENDIX C

25. (Once Amended) The semiconductor apparatus of claim <u>27</u> [23] wherein said etch stop layer comprises silicon nitride.

26. (Once Amended) The semiconductor apparatus of claim <u>27</u> [23] wherein said etch stop layer comprises silicon dioxide.

34. (Amended) A structure, comprising [the steps of]:

(a) a first electrically conductive material formed in and/or on a surface of a substrate;


(b) a contact opening in a region adjacent to a second electrically conductive material formed on the substrate;


(c) an electrically insulative spacer in the contact opening adjacent to the second electrically conductive material;


(d) an etch stop [layer] <u>material</u> over the electrically insulative spacer and the first and second electrically conductive [regions] <u>materials</u>, the etch stop material being distinct from the insulative spacer;

(e) a blanket layer over the etch stop [layer] material; and


(f) an opening through a first part of the etch stop [layer] <u>material</u> to the first electrically conductive [region] <u>material</u>.











Flame 3 (Prior Art)














4(A)

4(B)



Ę.










FIGURE 4 (cont.)








4(K)





UNITE	<u>ed States Patent an</u>	id Trademark Office	UNITED STATES DEPARTM United States Patent and T Address: COMMISSIONER OF P/ Washington, D.C. 2023 1 www.uspto.gov	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/540,610	03/3 1/2000	James E. Nulty	16820.P097	2171
75	90 01/09/2002			
Blakely Sokoloff Taylor & Zafman 12400 Wilshire Boulevard Seventh Floor			EXAMINER	
			CHU, CHRIS C	
Los Angeles, CA 90025			ART UNIT	PAPER NUMBER
			2815	~
			DATE MAILED: 01/09/2002	

Į.

Please find below and/or attached an Office communication concerning this application or proceeding.

;

PTO-90C (Rev. 07-01)

		Application No.	Applicant(s)	
		09/540,610	NULTY ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Chris C. Chu	2815	
Period fo	The MAILING DATE of this communicatior r Reply	n appears on the cover sheet	with the correspondence addre	ss
THE N - Exter after - If the - If NO - Failur - Any re	DRTENED STATUTORY PERIOD FOR RE MAILING DATE OF THIS COMMUNICATION sions of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, period for reply is specified above, the maximum statutory pre- te to reply within the set or extended period for reply will, by seply received by the Office later than three months after the r d patent term adjustment. See 37 CFR 1.704(b).	DN. R 1.136(a). In no event, however, may n. a reply within the statutory minimum of eriod will apply and will expire SIX (6) M tatute, cause the application to become	a reply be timely filed thirty (30) days will be considered timely. IONTHS from the mailing date of this commi ABANDONED (35 U.S.C. § 133).	unication.
1)⊠	Responsive to communication(s) filed on	<u>October 4, 2001</u> .		
2a)🛛	This action is FINAL . 2b)	This action is non-final.		
3)	Since this application is in condition for al closed in accordance with the practice un			ierits is
Dispositi	on of Claims			
4)🛛	Claim(s) <u>25 - 39</u> is/are pending in the app	lication.		
	4a) Of the above claim(s) is/are with	drawn from consideration.		
5)	Claim(s) is/are allowed.			
6)🖂	Claim(s) <u>25 - 39</u> is/are rejected.			
7)	Claim(s) is/are objected to			
8)	Claim(s) are subject to restriction ar	nd/or election requirement.		
Application	on Papers			
9) 🗌 T	he specification is objected to by the Exan	ni ner .		
10) 🗌 T	he drawing(s) filed on is/are: a)∏ a	ccepted or b) objected to by	y the Examiner.	
	Applicant may not request that any objection t		•	
11) 🗌 T	he proposed drawing correction filed on		disapproved by the Examiner.	
	If approved, corrected drawings are required i			
,	he oath or declaration is objected to by the	e Examiner.	•	
	nder 35 U.S.C. §§ 119 and 120		·	
	Acknowledgment is made of a claim for for	eign priority under 35 U.S.C	5. § 119(a)-(d) or (f).	
	All b) Some * c) None of:			
	1. Certified copies of the priority docum		х., 	
	2. Certified copies of the priority docum			
	3. Copies of the certified copies of the application from the Internationa ee the attached detailed Office action for a	Bureau (PCT Rule 17.2(a)).	ge
14) 🗌 Ad	cknowledgment is made of a claim for dom	estic priority under 35 U.S.(C. § 119(e) (to a provisional app	olication).
	The translation of the foreign language cknowledgment is made of a claim for dom			
Attachment		_		
2) 🔲 Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper Not) 5) 🛄 Notice of	w Summary (PTO-413) Paper No(s) of Informal Patent Application (PTO-15	
5. Patent and Tra TO-326 (Rev	demark Office . 04-01) Offic	e Action Summary	Part of Pap	ber No. 7
	•			•

DETAILED ACTION

Response to Amendment

1. The amendment filed on October 4, 2001 has been received and entered in this office action.

Amend claims: 25, 26, and 34.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

 Claims 25 and 27 ~ 39 are rejected under 35 U.S.C. 102(b) as being anticipated by Dennison et al.

Regarding claim 25, Dennison et al. discloses the etch stop layer (20) is silicon nitride (column 3, line 35).

Regarding claim 27, note Fig. 2 of Dennison et al., where the reference shows a structure (10), comprising: a conductive layer (12 and column 3, lines $29 \sim 33$) disposed over a substrate; a first insulating layer (18) on the conductive layer; a contact region (the area of 34) in the first insulating layer; at least one insulating spacer (18) in the contact region adjacent to the first insulating layer (see Fig. 2); and an etch stop material (20 and

column 3, line 35) over the first insulating layer and adjacent to the insulating spacer (see Fig. 2), the etch stop material being distinct from the insulating spacer (see Fig. 2 and column 3, lines $32 \sim 38$).

Regarding claim 28, Fig. 2 of Dennison et al., where the reference shows the insulating spacer (18) has a substantially rectangular profile in the contact region (see Fig. 2).

Regarding claims 29 and 36, Fig. 2 of Dennison et al., where the reference shows the insulating spacer (18) has a surface portion in the contact region without overlying etch stop material (see Fig. 2).

Regarding claims 30 and 37, Fig. 2 of Dennison et al., where the reference shows the insulating spacer (18) surface portion without overlying etch stop material comprises an insulating spacer surface portion most distant from the substrate (see Fig. 2).

Regarding claim 31, Fig. 2 of Dennison et al., where the reference shows the insulating spacer (18) has a surface portion in the contact region without overlying etch stop material (see Fig. 2).

Regarding claims 32 and 38, Fig. 2 of Dennison et al., where the reference shows a structure (10), further comprising a second insulating layer (28) on the etch stop layer and over the conductive layer (see Fig. 2).

Regarding claims 33 and 39, Fig. 2A of Dennison et al., where the reference shows a structure (10), further comprising a second conductive material (40) in the contact region (see Fig. 2A).

Regarding claim 34, Fig. 2 of Dennison et al., where the reference shows a structure, comprising the step of: a first electrically conductive material (24) formed in

and/or on a surface of a substrate; a contact opening (the area of 34) in a region adjacent to a second electrically conductive material (the area of 40 in Fig. 2A) formed on the substrate; an electrically insulative spacer (18) in the contact opening adjacent to the second electrically conductive material (see Fig. 2); an etch stop material (20) over the electrically insulative spacer and the first and second electrically conductive materials (see Fig. 2), the etch stop material being distinct from the insulative spacer (see Fig. 2); a blanket layer (28) over the etch stop material; and an opening through a first part of the etch stop material to the first electrically conductive material (see Fig. 2).

Regarding claim 35, Fig. 2 of Dennison et al., where the reference shows the electrically insulative spacer (18) has a substantially rectangular cross-sectional shape in a plane that is substantially perpendicular to the substrate surface (see Fig. 2).

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claim 26 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dennison et al. in view of Gonzalez.

Dennison et al. discloses the claimed invention except the etch stop layer is silicon dioxide. However, Gonzalez discloses the etch stop layer is silicon dioxide (31 in Fig. 18). Thus, it would have been obvious to one of ordinary skill in the art at the time

when the invention was made to modify Dennison et al. by using the etch stop layer is silicon dioxide as taught by Gonzalez. The ordinary artisan would have been motivated to modify Dennison et al. in the manner described above for at least the purpose of preventing diffusion of element between layers.

Response to Arguments

6. Applicant's arguments filed on October 4, 2001 have been fully considered but they are not persuasive.

In page 20, paragraph 1, applicant argues "<u>Dennison et al.</u> describes a barrier layer rather than an etch stop material, and does not suggest that it is a distinct material from the insulating spacer." The argument is not persuasive. Note that the material of layer 20, Si₃N₄, is well known in the art to use as an etch stop material (read page 23, line 2 of instant invention).

Further, the recitation "an etch stop material [] is a distinct material from the insulating spacer" is not recited in the rejected claim(s). It is noted that the features upon which applicant relies (i.e., an etch stop material [] is <u>a distinct material</u> from the insulating spacer) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

For the above reasons, the rejections are maintained.

Conclusion

7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is (703) 305-6194. The examiner can normally be reached on M-F (10:30 - 7:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7382 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Chris C. Chu Examiner Art Unit 2815

c.c. January 4, 2002

EDDIE LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

	Application No.	Applicant(s)
Interview Summers	09/540,610	NULTY ET AL.
Interview Summary	Examiner	Art Unit
	Chris C. Chu	2815
All participants (applicant, applicant's representative,	, PTO personnel):	
(1) <u>Chris C. Chu</u> .	(3) <u>Eddie Lee</u> .	
(2) <u>Paul E. Rauch</u> .	(4)	
Date of Interview: <u>14 March 2002</u> .		
Type: a)⊠ Telephonic b)⊡ Video Conferenc c)⊡ Personal [copy given to: 1)⊡ applica		entative]
Exhibit shown or demonstration conducted: d) Y If Yes, brief description:	′es e)⊠ No.	
Claim(s) discussed: <u>claim 27</u> .		
Identification of prior art discussed: <u>Dennison et al.</u> .		
Agreement with respect to the claims f) was read	ched. g)⊠ was not reached	. h) 🗌 N/A.
 reached, or any other comments: <u>Applicant argued to being distinct or different material from the material or material can be found in the claims.</u> (A fuller description, if necessary, and a copy of the a allowable, if available, must be attached. Also, wher allowable is available, a summary thereof must be attached in the claims. i) It is not necessary for applicant to provid checked). Unless the paragraph above has been checked, THE 	of the insulating spacer. Howey amendments which the examir e no copy of the amendments tached.) le a separate record of the sub E FORMAL WRITTEN REPLY	rer, no limitations regarding distinations regarding distination of the second second stance of the interview (if box is second second TO THE LAST OFFICE ACTION
MUST INCLUDE THE SUBSTANCE OF THE INTER action has already been filed, APPLICANT IS GIVEN STATEMENT OF THE SUBSTANCE OF THE INTER reverse side or on attached sheet.	I ONE MONTH FROM THIS IN	ITERVIEW DATE TO FILE A
Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.	Chyun Examiner's	signature, if required
Attachment to a signed Office action.	Examiner's	signature, if required

.

Summary of Record of Interview Requirements

Manual of Patent Examining Procedure (MPEP), Section 713.04, Substance of interview Must be Made of Record A complete written statement as to the substance of any face-to-face, video conference, or telephone interview with regard to an application must be made of record in the application whether or not an agreement with the examiner was reached at the interview.

Title 37 Code of Federal Regulations (CFR) § 1.133 interviews

Paragraph (b) In every instance where reconsideration is requested in view of an interview with an examiner, a complete written statement of the reasons presented at the interv warranting favorable action must be filed by the applicant. An interview does not remove the necessity for reply to Office action as specified in §§ 1.111, 1.135. (35 U.S.C. 132)

37 CFR §1.2 Business to be transacted in writing. All business with the Patent or Trademark Office should be transacted in writing. The personal attendance of applicants or their attorneys or agents at the Patent and Trademark Office is unnecessary. The action of the Patent and Trademark Office will be based exclusively on the written record in the Office. No attention will be paid to any alleged oral promise, stipulation, or understanding in relation to which there is disagreement or doubt.

The action of the Patent and Trademark Office cannot be based exclusively on the written record in the Office if that record is itself incomplete through the failure to record the substance of interviews. It is the responsibility of the applicant or the attorney or agent to make the substance of an interview of record in the application file, unless

the examiner indicates he or she will do so. It is the examiner's responsibility to see that such a record is made and to correct material inaccuracies which bear directly on the question of patentability. Examiners must complete an Interview Summary Form for each interview held where a matter of substance has been discussed during the

interview by checking the appropriate boxes and filling in the blanks. Discussions regarding only procedural matters, directed solely to restriction requirements for which interview recordation is otherwise provided for in Section 812.01 of the Manual of Patent Examining Procedure, or pointing out typographical errors or unreadable script in Office actions or the like, are excluded from the interview recordation procedures below. Where the substance of an interview is completely recorded in an Examiners Amendment, no separate Interview Summary Record is required.

The Interview Summary Form shall be given an appropriate Paper No., placed in the right hand portion of the file, and listed on the "Contents" section of the file wrapper. In a personal interview, a duplicate of the Form is given to the applicant (or attorney or agent) at the conclusion of the interview. In the case of a telephone or video-conference interview, the copy is mailed to the applicant's correspondence address either with or prior to the next official communication. If additional correspondence from the examiner is not likely before an allowance or if other circumstances dictate, the Form should be mailed promptly after the interview rather than with the next official communication.

The Form provides for recordation of the following information:

- Application Number (Series Code and Serial Number)
- _ Name of applicant
- Name of examiner
- Date of interview
- Type of interview (telephonic, video-conference, or personal)
- Name of participant(s) (applicant, attorney or agent, examiner, other PTO personnel, etc.)
- An indication whether or not an exhibit was shown or a demonstration conducted
- An identification of the specific prior art discussed
- An indication whether an agreement was reached and if so, a description of the general nature of the agreement (may be by attachment of a copy of amendments or claims agreed as being allowable). Note: Agreement as to allowability is tentative and does _ not restrict further action by the examiner to the contrary.
- The signature of the examiner who conducted the interview (if Form is not an attachment to a signed Office action)

It is desirable that the examiner orally remind the applicant of his or her obligation to record the substance of the interview of each case unless both applicant and examiner agree that the examiner will record same. Where the examiner agrees to record the substance of the interview, or when it is adequately recorded on the Form or in an attachment to the Form, the examiner should check the appropriate box at the bottom of the Form which informs the applicant that the submission of a separate record of the substance of the interview as a supplement to the Form is not required.

It should be noted, however, that the Interview Summary Form will not normally be considered a complete and proper recordation of the interview unless it includes, or is supplemented by the applicant or the examiner to include, all of the applicable items required below concerning the substance of the interview.

- complete and proper recordation of the substance of any interview should include at least the following applicable items:
- 1) A brief description of the nature of any exhibit shown or any demonstration conducted,
- 2) an identification of the claims discussed,
- 3) an identification of the specific prior art discussed,
- 4) an identification of the principal proposed amendments of a substantive nature discussed, unless these are already described on the Interview Summary Form completed by the Examiner,
 - 5) a brief identification of the general thrust of the principal arguments presented to the examiner,
 - (The identification of arguments need not be lengthy or elaborate. A verbatim or highly detailed description of the arguments is not required. The identification of the arguments is sufficient if the general nature or thrust of the principal arguments made to the examiner can be understood in the context of the application file. Of course, the applicant may desire to emphasize and fully describe those arguments which he or she feels were or might be persuasive to the examiner.)
- 6) a general indication of any other pertinent matters discussed, and
 7) if appropriate, the general results or outcome of the interview unless already described in the Interview Summary Form completed by the examiner.

Examiners are expected to carefully review the applicant's record of the substance of an interview. If the record is not complete and accurate, the examiner will give the applicant an extendable one month time period to correct the record.

Examiner to Check for Accuracy

If the claims are allowable for other reasons of record, the examiner should send a letter setting forth the examiner's version of the statement attributed to him or her. If the record is complete and accurate, the examiner should place the indication, "Interview Record OK" on the paper recording the substance of the interview along with the date and the examiner's initials.

2

BGH & L

FACSIMILE COVER SHEET

Date: May 20, 2002

To; Examiner Chris C. Chu Fax No: 703-746-3865 Group Art: 2815

From: Paul E. Rauch, Ph.D. Tel. No: 312-321-4780

Serial No.: 09/540,610 Client No: 10200/12

No. of Pages (inc. this page); 13

Confirmation Copy To Follow: Yes

IF YOU HAVE ANY PROBLEMS RECEIVING THIS MESSAGE, PLEASE CALL 312-321-4200 AND ASK FOR: Michelle Hoffman X4380

THIS MESSAGE IS INTENDED ONLY FOR THE INDIVIDUAL OR ENTITY TO WHICH IT IS ADDRESSED. IT MAY CONTAIN PRIVILEGED, CONFIDENTIAL, ATTORNEY WORK PRODUCT, OR TRADE SECRET INFORMATION WHICH IS EXEMPT FROM DISCLOSURE UNDER APPLICABLE LAWS. IF YOU ARE NOT THE INTENDED RECIPIENT, OR AN EMPLOYEE OR AGENT RESPONSIBLE FOR DELIVERING THE MESSAGE TO THE INTENDED RECIPIENT, YOU ARE HEREBY NOTIFIED THAT ANY DISSEMINATION, DISTRIBUTION, OR COPYING OF THIS MESSAGE IS STRICTLY PROHIBITED. IF YOU HAVE RECEIVED THIS MESSAGE IN ERROR, PLEASE NOTIFY US IMMEDIATELY BY TELEPHONE AND RETURN THE ORIGINAL MESSAGE (AND ALL COPIES) TO US BY MAIL AT THE ABOVE ADDRESS. WE WILL REIMBURSE YOU FOR POSTAGE.

No

COVER MESSAGE:

Courtesy copy for Examiner: This is a copy of what was originally faxed to the Group Art Unit on April 29, 2002. Included at the end is a copy of our facsimile confirmation page.

TECHNOLOGY CENTER 2600

FAX COPY RECEIVED

Received from < 312 321 4299 > at 5/20/02 3:26:23 PM [Eastern Daylight Time]

BRINKS

312 321 4299



P.01

A Professional Corporation Intellectual Property Attorneys

NBC Tower - Suite 3600 455 N, Cityfront Plaza Drive Chicago, Illinois 60611-5599 Facsimile 312-321-4299 Telephone 312-321-4200

Indianapolis, IN Ann Arbor, Mi San Jose, CA Arlington, VA

BGH & L		7 2	312 321 4299	P.0
, ANSMITTAL LETT	ER		Case No. 10200/12 Client Ref. No. PM95012E	,
Filing Date March 31, 2000	Examiner Chris C. Chu		Group Art Unit 2815	
			·	
	Filing Date	Filing Date Examiner	Filing Date	ANSMITTAL LETTER Case No. 10200/12 Client Ref. No. PM95012I Filing Date Examiner Group Art Unit

TO THE COMMISSIONER FOR PATENTS

Transmitted herewith is <u>Transmittel Letter (in duplicate)</u>, <u>Petition and Fee for One (1) Month Extension of Time (in duplicate)</u>, and <u>Amendment and Response After Final</u>.

Small entity status of this application under 37 CFR § 1.27 has been established by verified statement previously submitted,

A verified statement to establish small entity status under 37 CFR §§ 1.9 and 1.27 is enclosed.

Petition for a 1 month extension of time.

 \boxtimes No additional fee is required.

 \square

 \boxtimes

 \square

 \boxtimes

 \square

 \boxtimes

 \boxtimes

Date

The fee has been calculated as shown below:

					\$mal	Entity		Other Small	
	Claims Remaining After Amendment		Highest No. Praviously Pald For	Present Extra	Rate	Add'i Fee	or	Rate	Add'i Fee
Total		Minus			x \$9=			x \$18=	
Indep.		Minus			x 42 =		_	x \$84 =	
First Pro	esentation of Mu	ltiple Dep. (Claim		+\$140 ■			+ \$280 =	
					Total	s		Total	\$

Please charge Deposit Account No. 23-1925 (BRINKS HOFER GILSON & LIONE) In the amount of \$110. A duplicate copy of this sheet is enclosed.

add'l fee

add'l fee

A check in the amount of \$___ ____ to cover the filing fee is enclosed.

The Commissioner is hereby authorized to charge payment of any additional filing fees required under 37 CFR § 1.16 and any patent application processing fees under 37 CFR § 1.17 associated with this communication or credit any overpayment to Deposit Account No. 23-1925. A duplicate copy of this sheet is enclosed.

I hereby petition under 37 CFR § 1.136(a) for any extension of time required to ensure that this paper is timely filed. Please charge any associated fees which have not otherwise been paid to Deposit Account No. 23-1925. A duplicate copy of this sheet is enclosed.

Respectfully submitted, 00757 Paul E. Rauch, Ph.D. Registration No. 38,591 PATENT TRADEMARK OFFICE MAY 202002 TECHNOLOGY CENTER 2800 Attorney for Applicants BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, ILLINOIS 60610 (312) 321-4200 I hereby carily that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu, Group Art Unit 2815, at the United States Palant and Tredemark Office on: 4/24/02 21 0

AY-20-2002	14:21	BGH & L		\frown	312 321 4299	P.03
		TRANSMITTAL LETT	ER		ise No. 10200/12 ient Ref. No. PM95012D	
Serial No. 09/540,610	• · · · · · · · · · · · · · · · · · · ·	Filing Date March 31, 2000	Examiner Chris C. Chu	Gr	oup Art Unit	
Inventor(s) Nulty et al.	<u>, , ,</u>					
Title of Inve						

STRUCTURE HAVING REDUCED LATERAL SPACER EROSION

TO THE COMMISSIONER FOR PATENTS

Transmitted herewith is <u>Transmittel Letter (in duplicate)</u>, <u>Petition and Fee for One (1) Month Extension of Time (in duplicate)</u>, and <u>Amendment and Response After Final</u>.

Small entity status of this application under 37 CFR § 1.27 has been established by verified statement previously submitted.

A verified statement to establish small entity status under 37 CFR §§ 1.9 and 1.27 is enclosed.

Petition for a <u>1</u>month extension of time.

No additional fee is required.

 \square

 \boxtimes

 \boxtimes

 \boxtimes

 \boxtimes

Date: .

The fee has been calculated as shown below:

					Smal	Entity	~ .,	Other Smali	
	Claims Remaining After Amendment		Highest No. / Previously Paid For	Present Extra	Rate	Add'l Fee	ŬT	Rate	Add'i Fee
Total		Minus			x \$9=			x \$18≖	
Indep.		Minus			x 42 =			x \$84=	
First Pre	esentation of Mul	itiplo Dep. (Claim		+\$140			+\$280∓	
					Total add'i fee	Ş		Totai add'i fec	\$

Please charge Deposit Account No. 23-1925 (BRINKS HOFER GILSON & LIONE) in the amount of \$110. A duplicate copy of this sheet is enclosed.

A check in the amount of \$_____ to cover the filing fee is enclosed.

The Commissioner is hereby authorized to charge payment of any additional filing fees required under 37 CFR \$ 1.16 and any patent application processing fees under 37 CFR \$ 1.17 associated with this communication or credit any overpayment to Deposit Account No. 23-1925. A duplicate copy of this sheet is enclosed.

I hereby petition under 37 CFR § 1.136(a) for any extension of time required to ensure that this paper is timely filed. Please charge any associated fees which have not otherwise been paid to Deposit Account No. 23-1925. A duplicate copy of this sheet is enclosed.

00757	Respectfully submitted, Paul E. Rauch, Ph.D.
00737	
FATENT TRADEMARK OFFICE	Registration No. 38,691
BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, ILLINOIS 60610 (312) 321-4200	Attorney for Applicants
(312) 3214200	
I hereby certify that this correspondence is being sent via facsimile at the United States Patent and Trademark Office on:	703-308-7722 to Examiner Chris C. Chu, Group Art Unit 2815,



Received from < 312 321 4299 > at 5/20/02 3:26:23 PM [Eastern Daylight Time]

1/25/or

I 10/ Undt C 312 321 4299 6 \$184.02 (AE C.Will

6-28-02 Mudis

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu, Group Art Unit 2815, at the United States Patent and Trademark Officer on: 4/29 102 Date of Facsimile Paul E. Rauch, Ph.D. - Reg. No. 38,691 Name of applicant, assignee or Registered Representative

BGH & L

Date of Signature

ture

Our Case No. 10200/12 Cypress Ref. No. PM95012D

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

MAY-20-2002

James E. Nulty et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

Examiner Chu, Chris C. Group Art Unit No.2815

Structure Having Reduced Lateral For Spacer Erosion

AMENDMENT AND RESPONSE AFTER FINAL

Commissioner for Patents Washington, D.C. 20231

Dear Madam:

Responsive to the Final Office Action mailed January 9, 2002, Applicants respectfully request reconsideration in light of the following amendments and remarks.

IN THE CLAIMS

Please amend claims 25-27 and 34 as follows.



BGH & L

312 321 4

312 321 4299 P.05

Mul Va T

25. (Twice Amended) The semiconductor apparatus of claim 27 wherein said etch stop material comprises silicon nitride.

26. (Twice Amended) The semiconductor apparatus of claim 27 wherein said etch stop material comprises silicon dioxide.

27. (Amended) A structure, comprising:

(a) a conductive layer disposed over a substrate;

(b) a first insulating layer on the conductive layer;

(c) a contact region in said first insulating layer;

(d) at least one insulating spacer in the contact region adjacent to the first insulating layer; and

(e) an etch stop material over said first insulating layer and adjacent to the insulating space, the etch stop material being a different material from the insulating spacer.

34. (Twice amended) A structure, comprising:

(a) a first electrically conductive material formed in and/or on a surface of a substrate;

(b) a contact opening in a region adjacent to a second electrically conductive material formed on the substrate;


(c) an electrically insulative spacer in the contact opening adjacent to the second electrically conductive material;

(d) an etch stop material over the electrically insulative spacer and the first and second electrically conductive materials, the etch stop material being a different material from the insulative spacer.

(e) a blanket layer dver the etch stop material; and

(f) an opening through a first part of the etch stop material to the first electrically conductive material.

2



312 321 4299 P.06

MAY-20-2002 14:22

BGH & L

SUPPORT FOR AMENDMENT

The amendments of claims 27 and 34 are supported on page 23, In. 11-12. Claims 25-26 have been amended for clarity. Appendix A, attached herewith, is a marked-up version of the changes made to the claims. No new matter has been added. Claims 25-39 are pending.

REMARKS

Applicants thank the Examiner for the helpful telephone discussion on March 14, 2002. During this discussion, Applicants noted that the claimed invention specifies that the etch stop material is a different material than the insulating spacer.

The present invention relates to a semiconductor device with well defined contact openings. The current practice with respect to forming contact openings during the fabrication of semiconductor devices, particularly self aligned contact openings, is to use etchants with high selectivity to protect underlying regions. However, the properties of a highly selective etch of the overlying etch stop layer can transform a substantially rectangular spacer adjacent to the contact region into a sloped spacer. Before the conductive material is added to the contact opening, the opening is cleaned with a sputter etch whichcan erode a portion of the sloped insulating spacer. Thus, in conventional selfaligned contact structures, the diagonal thickness of the spacer, rather than the vertical thickness of the insulating layer, determines the minimum insulating layer thickness for the gate. Sloping spacers limit the number of structures that can be included on a device,

The present invention avoids this problem by retaining the substantially rectangular profile of the insulating spacers. The present invention includes at least one insulating spacer in the contact region and an etch stop material over the first insulating layer and adjacent to the insulating spacer, the etch stop material being different from the insulating spacer.

Rejections under 35 U.S.C. § 102 and 103

The rejection of the claims under 35 U.S.C. § 102 and 103 over <u>Dennison et al.</u> (U.S. Pat. No. 5,338,700), either alone or in combination with <u>Gonzalez</u> (U.S. Pat. No. 5,234,856), is respectfully traversed. <u>Dennison et al.</u> describes a barrier layer rather

3

Received from < 312 321 4299 > at 5/20/02 3:26:23 PM [Eastern Daylight Time]

BGH & L

312 321 4299

P.07

than an etch stop material, and does not suggest that it is a different material from the insulating spacer.

<u>Dennison et al.</u> describes a method of forming a bit line over a capacitor array of memory cells. The semiconductor wafer of <u>Dennison et al.</u> has an array of electrically isolated word lines **12**, **14** and **16** having insulating spacers and caps **18** (Figure 1). The spacers and caps **18** preferably comprise an insulative nitride, such as Si_3N_4 (col. 3, ln. 33-34). The reference further states "a thin layer **20** of Si_3N_4 is provided atop the wafer to function as a diffusion barrier" (col. 3, ln. 34-36). <u>Dennison et al.</u> does not teach or suggest that the spacers and caps **18** and diffusion barrier **20** are different materials. On the contrary, the reference specifically teaches that **18** and **20** are the same material. Furthermore, since **20** is a diffusion barrier, not an etch stop, there would be no reason to use a material distinct from the spacer **18**.

<u>Gonzalez</u> describes a dynamic random access memory cell having a stackedtrench capacitor that is resistant to alpha particle generated soft errors. <u>Gonzalez</u> only describes silicon dioxide in spacers **31** (col. 5, ln. 10-12).

The claimed invention includes an etch stop material that is different from the insulating spacer. The barrier layer of <u>Dennison et al.</u> is described as Si_3N_4 , the same material as the spacers. Furthermore, there is no suggestion that they be formed from different materials since the barrier layer is not intended to function as an etch stop layer. The combination with <u>Gonzalez</u> does not correct this deficiency.

Therefore, Applicants submit that <u>Dennison et al.</u>, either alone or in combination with <u>Gonzalez</u>, does not anticipate nor make obvious the claimed invention. Withdrawal of the rejection of the claims on these grounds is respectfully requested.

4

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicants

BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, ILLINOIS 60610 (312) 321-4200

APPENDIX A

25. (Twice Amended) The semiconductor apparatus of claim 27 wherein said etch stop [layer] material comprises silicon nitride.

26. (Twice Amended) The semiconductor apparatus of claim 27 wherein said etch stop [layer] material comprises silicon dioxide.

27. (Amended) A structure, comprising:

(a) a conductive layer disposed over a substrate;

(b) a first insulating layer on the conductive layer;

(c) a contact region in said first insulating layer;

(d) at least one insulating spacer in the contact region adjacent to the first insulating layer; and

(e) an etch stop material over said first insulating layer and adjacent to the insulating spacer, the etch stop material being <u>a</u> [distinct] <u>different material</u> from the insulating spacer.

34. (Twice amended) A structure, comprising:

(a) a first electrically conductive material formed in and/or on a surface of a substrate;

(b) a contact opening in a region adjacent to a second electrically conductive material formed on the substrate;

(c) an electrically insulative spacer in the contact opening adjacent to the second electrically conductive material;

(d) an etch stop material over the electrically insulative spacer and the first and second electrically conductive materials, the etch stop material being <u>a</u> [distinct] <u>different</u> <u>material</u> from the insulative spacer;

(e) a blanket layer over the etch stop material; and

(f) an opening through a first part of the etch stop material to the first electrically conductive material.

5

312 321 4299 P.09

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu, Group Art Unit 2815, at the United States Patent and Trademark Office on:
Date of Facsimile
Paul E. Rauch, Ph.D Reg. No. 38,591
Name of applicant, assignee or
Registered Representative
All
Signature 28/00 -

BGH & L

Date of Signature

BHGL Case No. 10200/12 Client Ref. No. PM95012D

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

MAY-20-2002 14:23

James E. Nulty et al.

Serial No: 09/540,610

Filed: March 31, 2000 Examiner: Chris C.Chu

Group Art Unit: 2815

For: Structure Having Reduced Lateral Spacer Erosion

PETITION AND FEE FOR EXTENSION OF TIME (37 CFR § 1.136(a))

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

This is a petition for an extension of time to respond to the Office Action dated January 9, 2002 for a period of 1 month.

 \boxtimes Applicant is:

> a small entity

 \boxtimes

other than small entity

BGH & L

312 321 4299 P.10

BHGL Case No. 10200/12 Client Ref. No. PM95012D

	Extension <u>Months</u>	Other Than <u>Small Entity</u>	<u>Small Entity</u>	
\boxtimes	One Month	\$110.00	\$55.00	
\Box	Two Months	\$400.00	\$200,00	
	Three Months	\$920,00	\$460.00	
	Four Months	\$1,440.00	\$720.00	
	Five Months	\$1,960.00	\$980.00	

Fee Payment



Dated:

Attached is a check for \$_ _ for the Petition fee.

Charge Petition fee to Deposit Account No. 23-1925. A duplicate copy of this Petition is attached. \boxtimes

Charge any additional fee required or credit for any excess fee paid to Deposit Account No. 23-1925. A duplicate copy of this Petition is attached.

-2-

Respectfully submitted,

Paul E. Rauch Registration No. 38,591 Attorney for Applicants

BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, IL 60610 (312) 321-4200

#9/Ent.ofTim 312 321/4299 6. 6. 6. 02 C. Will

BGH & L

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu, Group Art Unit 2815, at the United States Patent and Trademark Office on: lor. 2.9 Date of Facsimile Paul E. Rauch, Ph.D. - Reg. No. 38,591 Name of applicant, assignee or Registered Representative Signature 4/21/0 Date of Signature

BHGL Case No. 10200/12 Client Ref. No. PM95012D

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E, Nulty et al.

Serial No: 09/540,610

Filed: March 31, 2000

Examiner: Chris C.Chu

Group Art Unit: 2815

For: Structure Having Reduced Lateral Spacer Erosion

PETITION AND FEE FOR EXTENSION OF TIME (37 CFR § 1.136(a))

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

This is a petition for an extension of time to respond to the <u>Office Action</u> dated <u>January 9, 2002</u> for a period of <u>1</u> month.

- Applicant is:
 - a small entity

other than small entity

.

BGH & L

312 321 4299 P.12

BHGL Case No. 10200/12 Client Ref. No. PM95012D

Extension <u>Months</u>	Other Than <u>Small Entity</u>	<u>Small Entity</u>
One Month	\$110.00	\$55.00
	• · · · · · · · · · · · · · · · · · · ·	\$200.00 \$460.00
	+ • = - · · · ·	\$720.00
Five Months	\$1,960.00	\$980.00
	Months One Month Two Months Three Months Four Months	MonthsSmall EntityOne Month\$110.00Two Months\$400.00Three Months\$920.00Four Months\$1,440.00

Fee Payment



Attached is a check for \$_____ for the Petition fee.

Charge Petition fee to Deposit Account No. 23-1925. A duplicate copy of this Petition is attached.

Charge any additional fee required or credit for any excess fee paid to Deposit Account No. 23-1925. A duplicate copy of this Petition is attached.

Dated:

Respectfully submitted,

Paul E. Rauch Registration No. 38,591 Attorney for Applicants

BRINKS HOFER GILSON & LIONE P.O. BOX 10395 CHICAGO, IL 60610 (312) 321-4200

MAY-20-2002 1	L4:24 *******	BGH 8 -comm. JP 744	& L L- *******		, . 31 , .	12 321 4299	P.13
m	ode - Memi	DRY TRANSMISSI	0N	START=APR-29 18:33	end-Apr-29	18:37	
	FILE NO.	-205			PAGES	DURATION	
STN ND:	comM.	ONE-TOUCH/ ABBR NO.	STATION NAME/TEL N		PAUES		
001	ÖK	2	*#5710200917033087	722	012/012	08:02: 46	
				-B⊣G & L		-	
***	******	***	ю кжжжжж - ван & L	— жжжжж —	312 321 429	9- *******	

FACSIMILE COVER SHEET

Date: April 29, 2002

To:	Examiner Chris C. Chu
Fax No:	(703) 308-7722

From: Paul E. Rauch, Ph.D.

Tel. No: (312) 321-4780

Client No: 10200/12 Cypress Ref. No. PM95012D

No. of Pages (inc. this page): 12

Confirmation Copy To Follow: Yes 🗌 No 🕅

IF YOU HAVE ANY PROBLEMS RECEIVING THIS MESSAGE, PLEASE CALL \$12-321-4200 AND AGK FOR: <u>Eriks Micholi & Exil.4668</u>

THIS MESSAGE IS INTENDED ONLY FOR THE INDIVIDUAL OR ENTITY TO WHICH IT IS ADDRE59ED. IT MAY CONTAIN PRIVILEGED, CONFIDENTIAL, ATTORNEY WORK PRODUCT, OR TRADE SECRET INFORMATION WHICH IS EXEMPT FROM DISCLOSURE UNDER APPLICABLE LAWS. IF YOU ARE NOT THE INTENDED RECIPIENT, OR AN EMPLOYEE OR AGENT RESPONSIBLE FOR DELIVERING THE MESSAGE TO THE INTENDED RECIPIENT, YOU ARE HEREBY NOTIFIED THAT ANY DISSEMINATION, DISTRIBUTION, OR COPYING OF THIS MESSAGE IS STRICTLY PROHIBITED. IF YOU HAVE RECEIVED THIS MESSAGE IN ERROR, PLEASE NOTIFY US IMMEDIATELY BY TELEPHONE AND RETURN THE ORIGINAL MESSAGE (AND ALL COPIES) TO US BY MAIL AT THE ABOVE ADDRESS. WE WILL, REIMBURSE YOU FOR POSTAGE.

COVER MESSAGE:

B	RI	N	K	5
н	0	F	E	R
Ģ	11	\$	ō	N
8	LI	0	N	E

A Professional Corporation Intellectual Property Attorneys

NBC Tower - Suile 3600 455 N. Citytroni Plaza Drive Chicago, Illinois 60811-5599 Facsimile 312-321-4289 Telophone 312-321-4200

San Jose, CA Indianapolis, IN Ann Arbor, Mi Atlington, VA

Received from < 312 321 4299 > at 5/20/02 3:26:23 PM [Eastern Daylight Time]

TOTAL P.13

UNITE	ed States Patent .	and Trademark Office	UNITED STATES DEPARTM United States Patent and T Address: COMMISSIONER OF P, Washington, D.C. 20231 www.uspto.gov	rademark Office
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/540,610	03/31/2000	James E. Nulty	16820.P097	2171
Blakely Sokol	90 06/13/2002 off Taylor & Zafman		EXAMI	NER
12400 Wilshire Seventh Floor			CHU, CH	HRIS C
Los Angeles, C.	A 90025		ART UNIT	PAPER NUMBER
			2815 DATE MAILED: 06/13/2002	11

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

ť

	Application No.	Applicant(s)
		NULTY ET AL.
Advisory Action	09/540,610 Examiner	
	Examiner Chris C. Chu	Art Unit 2815
The MAILING DATE of this communication on		
The MAILING DATE of this communication ap	-	•
THE REPLY FILED 20 May 2002 FAILS TO PLACE T Therefore, further action by the applicant is required to final rejection under 37 CFR 1.113 may <u>only</u> be either: condition for allowance; (2) a timely filed Notice of Appl Examination (RCE) in compliance with 37 CFR 1.114.	avoid abandonment of this applic (1) a timely filed amendment which	cation. A proper reply to a ch places the application in
<u>PERIOD FOR I</u>	<u>REPLY</u> [check either a) or b)]	
 a) The period for reply expires <u>4</u> months from the mailing definition of the period for reply expires on: (1) the mailing date of this no event, however, will the statutory period for reply expires ONLY CHECK THIS BOX WHEN THE FIRST REPLY W 706.07(f). Extensions of time may be obtained under 37 CFR 1.136(a). The fee have been filed is the date for purposes of determining the perior fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date (2) as set forth in (b) above, if checked. Any reply received by the C timely filed, may reduce any earned patent term adjustment. See 30 	s Advisory Action, or (2) the date set fort re later than SIX MONTHS from the mailin AS FILED WITHIN TWO MONTHS OF T he date on which the petition under 37 Cl d of extension and the corresponding am of the shortened statutory period for reply office later than three months after the ma	ng date of the final rejection. THE FINAL REJECTION. See MPEP FR 1.136(a) and the appropriate extension ount of the fee. The appropriate extension r originally set in the final Office action; or
 A Notice of Appeal was filed on Appellan 37 CFR 1.192(a), or any extension thereof (37 C 		
2. X The proposed amendment(s) will not be entered		
(a) ⊠ they raise new issues that would require fur	her consideration and/or search ((see NOTE below);
(b) They raise the issue of new matter (see Note		
(c) ⊠ they are not deemed to place the application issues for appeal; and/or	• •	erially reducing or simplifying the
(d) 🔲 they present additional claims without canc	eling a corresponding number of	finally rejected claims.
NOTE: See Continuation Sheet.		
3. Applicant's reply has overcome the following reje	ction(s):	
 Newly proposed or amended claim(s) wou canceling the non-allowable claim(s). 	ld be allowable if submitted in a s	eparate, timely filed amendment
5. The a) affidavit, b) exhibit, or c) request f application in condition for allowance because:		idered but does NOT place the
6. The affidavit or exhibit will NOT be considered be raised by the Examiner in the final rejection.	ecause it is not directed SOLELY	to issues which were newly
7. For purposes of Appeal, the proposed amendme explanation of how the new or amended claims		
The status of the claim(s) is (or will be) as follows	5.	
Claim(s) allowed:		
Claim(s) objected to:		
Claim(s) rejected: <u>25 - 39</u> .		
Claim(s) withdrawn from consideration:		
8. The proposed drawing correction filed on	s a) approved or b) disapr	proved by the Examiner
9. Note the attached Information Disclosure Statem		(1)
10. Other:		
	S	EDDIE LEE UPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800
J.S. Patent and Trademark Office PTO-303 (Rev. 04-01) Ad	visory Action	Part of Paper No. 11

Continuation Sheet (PTO-303)

Application No. 09/540,610

Continuation of 2. NOTE: The proposed amendment to claims 25 - 27 and 34 raise new issues which require further consideration and/or search.

2

			an 1949) Maria Maria Maria Maria Maria Maria Maria
	,		
6	7-02		CMA
			7810- A
Date of Deposit: June 5, 2002			A P
"Express Mail" mailing label number <u>EL 669 271 865 US</u>			
	ION APPLICATION (CPA)	*
	luplicate for fee processing.	снеск вох,	if applicable:
& TRADEMIN	Attorney Docket No. of Prior Application	10200/12	lan.
Address to:	First Named Inventor	J. Nulty	main
Commissioner for Patents	Examiner Name	C. Chu	
Box CPA Washington, DC 20231	Group/Art Unit.	2815	
	Express Mail Label No.	EL 669 271 865	sus
Having Reduced Lateral Spacer Erosion. NO FILING QUALIFICATIONS: The prior application identified a complete as defined by 37 C.F.R. § 1.51(b), or (2) the national s § 371. C-I-P NOT PERMITTED: A continuation-in-part application car filed under 37 C.F.R. § 1.53(b). EXPRESS ABANDONMENT OF PRIOR APPLICATION: The application as of the filing date of the request for a CPA. 37 C. continuation-in-part of an application that is not to be abandoned ACCESS TO PRIOR APPLICATION: In a CPA, no reference specification and none should be submitted. If a sentence reference request for a CPA is the specific request required by 35 U.S.C. identified in such request. 37 C.F.R. § 1.78(a). 1. Image: Enter the unentered amendment previously filed.	stage of an international application inot be filed as a CPA under filing of this CPA is a reque- F.R. § 1.53(b) must be used it e to the prior application is s encing the prior application is s § 120 and to every application	ation in compliance with 37 C.F.R. § 1.53(d), b st to expressly abando o file a continuation. du reded in the first sente ubmitted, it will not be- assigned the applicati	h 35 U.S.C. but must be in the prior ivisional, or ance of the entered. A ion number
nonprovisional application.	<u> </u>	•	
 A preliminary amendment is enclosed. This application is filed by fewer than all the inventor 	re named in the prior opt	lication 370 E.P.	8
1.53(d)(4).	is named in the phor app		3
a. DELETE the following inventor(s) named in	the prior nonprovisional	application:	
b. The inventor(s) to be deleted are set forth o		¢.	
 4. A new power of attorney or authorization of age 5. Information Disclosure Statement (IDS) is enclosed: 		280	
a. PTO-1449			CEI
b. Copies of IDS Citations		2800 MAIL RUUM	IVET 200
	· · · · · · · · · · · · · · · · · · ·	2	
ning on the start of the start		UM M	

.

.

.

ť

All Control of Control

Rev. Oct.-01

CLAIMS	(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
	TOTAL CLAIMS (37 C.F.R. § 1.16(c))	15 - 20 =	0	x \$ <u>18.00</u>	\$
	INDEPENDENT CLAIMS (37 C.F.R. § 1.16(b))	2 - 3 =	0	x \$ <u>84.00</u>	
	MULTIPLE DEPENDEN	T CLAIMS (if applicable)	(37 C.F.R. § 1.16(d))	+ \$ 280.00	
			Provide State	BASIC FEE (37 C.F.R. § 1.16(a)	740.00
1.1.1			Total of abo	ove Calculations =	
	Reduction by 50%	6 for filing by small entity	(Note 37 C.F.R. §§ 1.9,	1.27, 1.28).	. <i>I</i>
the state				TOTAL =	\$740.00

6. Small entity status:

a. A small entity statement is enclosed.

b. A small entity statement was filed in the prior nonprovisional application and such status is still proper and desired.

c. 🗌 Is no longer claimed.

The Commissioner is hereby authorized to credit overpayments or charge the following fees to Deposit Account No. <u>23-1925</u>:

a. 🛛 Fees required under 37 C.F.R. § 1.16.

b. 🗌 Fees required under 37 C.F.R. § 1.17.

c. 🔲 Fees required under 37 C.F.R. § 1.18.

8. \boxtimes A check in the amount of \$ <u>740</u> is enclosed.

9. 🗌 Other:____.

NOTE:

The prior application's correspondence address will carry over to this CPA UNLESS a new correspondence address is provided.

10. SIGNATURE O	F APPLICANT, ATTORNEY, OR AGENT REQUIRED
NAME	Paul E. Rauch, Ph.D.
SIGNATURE	20-
Registration No.	38,591
DATE	June 5, 2002

Brinks Hofer Gilson & Lione P.O. Box 10395 Chicago, IL 60610

Page 2 of 2

		CLAIMS A	S FILED	- PART	1				ΤY		9/54 OTHEF	R THAN
т	OTAL CLAIMS		(Colum T	<u>n 1)</u>	(Colu	ımn 2)	1	TYPE [OR	,	ENTITY
	·) 					ļ	RATE	FEE	-	RATE	FEE
	OR	·····	NUMBER	R FILED	NUME	IER EXTRA		BASIC FE	E 370.00	OR	BASIC FEE	740.00
T	OTAL CHARGE	ABLE CLAIMS		inus 20=	* -			X\$ 9=		OR	X\$18=	
	DEPENDENT C			ninus 3 =	× •			X42=		OR	X84=	
1		NDENT CLAIM F	RESENT					+140=		OR	+280=	
1	f the difference	e in column 1 is	less than z	zero, ente	r "0" in d	olumn 2		TOTAL			L	140.
	C	LAIMS AS		D - PAR	ти			IUIAL			OTHER	
_		(Column 1)		(Colu	mn 2)	(Column 3)		SMALL	ENTITY	OR	SMALL	
۲ ;		CLAIMS REMAINING AFTER		HIGH NUM PREVI	IBER	PRESENT		RATE	ADDI- TIONAL]	RATE	ADDI- TIONAL
	Total	AMENDMENT	Minus	PAID	FOR	=	╡╏	X\$ 9=	FEE	OR	X\$18=	FEE
	Independent	* .	Minus	***		=	11	X42=	<u> </u>	1	X84=	
	FIRST PRESE	ENTATION OF M	ULTIPLE DE	PENDEN	T CLAIM		1	· · ·	<u> </u>	OR		
								+140=		OR	+280=	-
							Å	TOTAL ADDIT. FEE		OR	TOTAL ADDIT. FEE	
		(Column 1)		<u>(Colu</u> High		(Column 3)	7 r					
	•	REMAINING AFTER AMENDMENT		NUM PREVIO PAID	BER OUSLY	PRESENT EXTRA		RATE .	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
	Total	*	Minus	**	1011	=	1	X\$ 9=		OR	X\$18=	
	Independent	*	Minus	***		= "	┨┠					
	FIRST PRESE	NTATION OF MI	JLTIPLE DE	PENDENT	CLAIM		1 k	X42=		OR	X84=	
	*:		,					+140=		OR	+280=	
							Ā	TOTAL DDIT. FEE		OR	TOTAL ADDIT. FEE	
		(Column 1)		(Colur		(Column 3)	-					
		CLAIMS REMAINING AFTER AMENDMENT		HIGH NUMI PREVIC PAID	BER DUSLY	PRESENT EXTRA	$\left[\right]$	RATE	ADDI- TIONAL		RATE	ADDI- TIONAL
	Total	*	Minus	**	<u>, on</u>	=		X\$ 9=	FEE	OR	X\$18=	FEE
	Independent	*	Minus	***		=		X42=			X84=	
	FIRST PRESE	NTATION OF MU	JLTIPLE DE	PENDENT	CLAIM		╽┝	//IE=		OR		
	()).	and the second second			101 :			+140=		OR	+280=	
	If the "Highest Nur	nn 1 is less than th nber Previously Pa	uid For" IN TH	IS SPACE is	s less thar	120, enter "20."	" AI	TOTAL DDI T FEE		OR	TOTAL	
ŕ		mber Previously Pa Iber Previously Pai					r four	id in the app	propriate box	in colu	umn 1.	

Page 1 of 2

UNITED	States Pate	ent and Tra	demark Of		ITED STATES F	ATENT AND TRAC	r for Patents Emark Office dn, d.C. 20231 www.uspto.gov
APPLICATION NUMBER	FILING DATE	GRP ART UNIT	FIL FEE REC'D	ATTY.DOCKET.NO	DRAWINGS	TOT CLAIMS	IND CLAIMS
09/540,610	03/31/2000	2815	690	16820.P097	8	13	2
Blakely Sokoloff Taylo 12400 Wilshire Boulev Seventh Floor Los Angeles, CA 9002	ard				RECTED F		EIPT

Date Mailed: 06/28/2002

Receipt is acknowledged of a CPA in this nonprovisional Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Filing Receipt Corrections, facsimile number 703-746-9195. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

Applicant(s)

James E. Nulty, San Jose, CA; Christopher J. Petti, Mountain View, CA;

Domestic Priority data as claimed by applicant

Foreign Applications

If Required, Foreign Filing License Granted 06/02/2000

CPA filed on: 06/05/2002

Projected Publication Date: 10/10/2002

Non-Publication Request: No

Early Publication Request: No

Title

STRUCTURE HAVING REDUCED LATERAL SPACER EROSION

Preliminary Class

Page 2 of 2

LICENSE FOR FOREIGN FILING UNDER Title 35, United States Code, Section 184 Title 37, Code of Federal Regulations, 5.11 & 5.15

GRANTED

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 or 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espionage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128)); the Office of Export Administration, Department of Commerce (15 CFR 370.10 (j)); the Office of Foreign Assets Control, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

NOT GRANTED

No license under 35 U.S.C. 184 has been granted at this time, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" DOES NOT appear on this form. Applicant may still petition for a license under 37 CFR 5.12, if a license is desired before the expiration of 6 months from the filing date of the application. If 6 months has lapsed from the filing date of this application and the licensee has not received any indication of a secrecy order under 35 U.S.C. 181, the licensee may foreign file the application pursuant to 37 CFR 5.15(b).

Unite	<u>ed States Patent .</u>	and Trademark Office	UNITED STATES DEPARTM United States Fittent and T Address: COMMISSIONER OF P Washington, D.C. 20231 www.usglo.gov	rademark Office ATENTS AND TRADEMARKS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/540,610	03/31/2000	James E. Nulty	16820.P097	2171
75	90 09/11/2002			
	off Taylor & Zafman		EXAMI	NER
12400 Wilshire Seventh Floor			CHU, CH	IRIS C
Los Angeles, CA	A 90025		ART UNIT	PAPER NUMBER
			2815 DATE MAILED: 09/11/2002	13

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

Period for Reply A SHORTENED STATUTORY THE MAILING DATE OF THIS - Extensions of time may be available unde after SIX (6) MONTHS from the mailing d - If the period for reply specified above is le - If NO period for reply is specified above, t - Failure to reply within the set or extended - Any reply received by the Office later thar earned patent term adjustment. See 37 C Status 1) Responsive to communi 2a) This action is FINAL. 3) Since this application is	PERIOD FOR REP COMMUNICATION er the provisions of 37 CFR 1 late of this communication. ass than thirty (30) days, a re the maximum statutory period period for reply will, by statu the the maximum statutory period period for reply will, by statu the the maximum statutory period period for reply will, by statu the the maximum statutory period period for reply will, by statu the maximum statutory period period for reply will, by statutory period period for reply will, by statutory period period for reply will, by statutory period for reply period for reply will, by statutory period period for reply will, by statutory period period for reply will, by statutory period for reply will, by statutory pe	LY IS SET TO EXPIRE <u>3</u> . 1.136(a). In no event, however, may a apply within the statutory minimum of th d will apply and will expire SIX (6) MC ite, cause the application to become <i>i</i> ing date of this communication, even <u>0 May 2002</u> . This action is non-final.	a reply be timely filed hirty (30) days will be considered timely. ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133). if timely filed, may reduce any
The MAILING DATE of the Period for Reply A SHORTENED STATUTORY THE MAILING DATE OF THIS Extensions of time may be available under after SIX (6) MONTHS from the mailing d If the period for reply specified above is le If NO period for reply specified above, is Failure to reply within the set or extended Any reply received by the Office later than earned patent term adjustment. See 37 C Status 1) Responsive to communit 2a) This action is FINAL. 3) Since this application is closed in accordance with Disposition of Claims 4) Claim(s) <u>25 - 39</u> is/are pro 4a) Of the above claim(s) 5) Claim(s) <u>25 - 39</u> is/are reply 7) Claim(s) <u>25 - 39</u> is/are reply 8) Claim(s) <u>25 - 39</u> is/are reply 3) Claim(s) <u>25 - 39</u> is/are reply 7) Claim(s) <u>70 - 10000000000000000000000000000000000</u>	PERIOD FOR REP COMMUNICATION er the provisions of 37 CFR 1 late of this communication. ass than thirty (30) days, a re the maximum statutory period period for reply will, by statu the the maximum statutory period period for reply will, by statu the the maximum statutory period period for reply will, by statu the the maximum statutory period period for reply will, by statu the maximum statutory period period for reply will, by statutory period period for reply will, by statutory period period for reply will, by statutory period for reply period for reply will, by statutory period period for reply will, by statutory period period for reply will, by statutory period for reply will, by statutory pe	Examiner Chris C. Chu ppears on the cover sheet of LY IS SET TO EXPIRE <u>3</u> 1.136(a). In no event, however, may a poly within the statutory minimum of th d will apply and will expire SIX (6) MG atte, cause the application to become a ing date of this communication, even <u>0 May 2002</u> . This action is non-final. wance except for formal m	Art Unit 2815 with the correspondence address MONTH(S) FROM a reply be timely filed hirty (30) days will be considered timely. DNTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133). if timely filed, may reduce any patters, prosecution as to the merits is
Period for Reply A SHORTENED STATUTORY THE MAILING DATE OF THIS - Extensions of time may be available under after SIX (6) MONTHS from the mailing d - If the period for reply specified above is le - If NO period for reply specified above, f - Failure to reply within the set or extended - Any reply received by the Office later than earned patent term adjustment. See 37 C Status 1) Responsive to communities 2a) This action is FINAL. 3) Since this application is closed in accordance with the above claim(s) Disposition of Claims 4) Claim(s) 25 - 39 is/are production (s) 5) Claim(s) 25 - 39 is/are replication (s) 6) Claim(s) 25 - 39 is/are replication (s) 7) Claim(s) are subjection (s)	PERIOD FOR REP COMMUNICATION ar the provisions of 37 CFR 1 late of this communication. ses than thirty (30) days, a re the maximum statutory period period for reply will, by statu three months after the mail CFR 1.704(b). ication(s) filed on <u>20</u> 2b) T in condition for allow th the practice unde	Chris C. Chu ppears on the cover sheet of LY IS SET TO EXPIRE <u>3</u> 1.136(a). In no event, however, may a eply within the statutory minimum of th d will apply and will expire SIX (6) MC ing date of this communication, even <u>0 May 2002</u> . This action is non-final. wance except for formal m	2815 with the correspondence address MONTH(S) FROM a reply be timely filed hirty (30) days will be considered timely. DNTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133). if timely filed, may reduce any hatters, prosecution as to the merits is
Period for Reply A SHORTENED STATUTORY THE MAILING DATE OF THIS - Extensions of time may be available under after SIX (6) MONTHS from the mailing derived for reply specified above is let. - If the period for reply specified above is let. - If NO period for reply specified above is let. - Failure to reply within the set or extended - Any reply received by the Office later than earned patent term adjustment. See 37 C Status 1) □ Responsive to communities a closed in accordance with this action is FINAL. 3) □ Since this application is closed in accordance with the above claim(s) 5) □ Claim(s) <u>25 - 39</u> is/are produced and the above claim(s) 5) □ Claim(s) <u>25 - 39</u> is/are replication is closed in accordance with the above claim(s) 5) □ Claim(s) <u>25 - 39</u> is/are produced and the above claim(s) 6) □ Claim(s) <u>25 - 39</u> is/are replication is is/are allowed and the above claim(s) 6) □ Claim(s) <u>25 - 39</u> is/are replication is/are allowed and the above claim(s) 6) □ Claim(s) <u>25 - 39</u> is/are replication 7) □ Claim(s) <u>25 - 39</u> is/are replication	PERIOD FOR REP COMMUNICATION ar the provisions of 37 CFR 1 late of this communication. ses than thirty (30) days, a re the maximum statutory period period for reply will, by statu three months after the mail CFR 1.704(b). ication(s) filed on <u>20</u> 2b) T in condition for allow th the practice unde	LY IS SET TO EXPIRE <u>3</u> 1.136(a). In no event, however, may a septy within the statutory minimum of th d will apply and will expire SIX (6) MC tite, cause the application to become <i>i</i> ing date of this communication, even <u>0 May 2002</u> . This action is non-final. wance except for formal m	with the correspondence address MONTH(S) FROM a reply be timely filed hirty (30) days will be considered timely. DNTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133). If timely filed, may reduce any
A SHORTENED STATUTORY THE MAILING DATE OF THIS - Extensions of time may be available under after SIX (6) MONTHS from the mailing d - If the period for reply is specified above, f - Failure to reply within the set or extended - Any reply received by the Office later than earned patent term adjustment. See 37 C Status 1)	COMMUNICATION er the provisions of 37 CFR 1 late of this communication. ess than thirty (30) days, a re the maximum statutory period period for reply will, by statu three months after the maili CFR 1.704(b). ication(s) filed on <u>20</u> 2b) T in condition for allow th the practice unde	I. 136(a). In no event, however, may a sply within the statutory minimum of th d will apply and will expire SIX (6) MC te, cause the application to become <i>i</i> ing date of this communication, even <u>2 May 2002</u> . This action is non-final, wance except for formal m	a reply be timely filed hirty (30) days will be considered timely. ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133). if timely filed, may reduce any
 THE MAILING DATE OF THIS Extensions of time may be available under after SIX (6) MONTHS from the mailing d If the period for reply specified above is leter if NO period for reply specified above, is reply received by the Office later than earned patent term adjustment. See 37 C 1) Responsive to communities and patent term adjustment. See 37 C Status 1) Responsive to communities and patent term adjustment. See 37 C 2a) This action is FINAL. 3) Since this application is closed in accordance with the above claim(s) Claim(s) <u>25 - 39</u> is/are period of the above claim(s) 5) Claim(s) <u>25 - 39</u> is/are reply and of the above claim(s) Claim(s) <u>25 - 39</u> is/are reply and of the above claim(s) Claim(s) <u>25 - 39</u> is/are reply and of the above claim(s) Claim(s) <u>25 - 39</u> is/are reply and of the above claim(s) 	COMMUNICATION er the provisions of 37 CFR 1 late of this communication. ess than thirty (30) days, a re the maximum statutory period period for reply will, by statu three months after the maili CFR 1.704(b). ication(s) filed on <u>20</u> 2b) T in condition for allow th the practice unde	I. 136(a). In no event, however, may a sply within the statutory minimum of th d will apply and will expire SIX (6) MC te, cause the application to become <i>i</i> ing date of this communication, even <u>2 May 2002</u> . This action is non-final, wance except for formal m	a reply be timely filed hirty (30) days will be considered timely. ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133). if timely filed, may reduce any
 1) Responsive to communication is FINAL. 2a) This action is FINAL. 3) Since this application is closed in accordance with closed in ac	2b) T in condition for allow th the practice unde	This action is non-final. wance except for formal m	
 2a) This action is FINAL. 3) Since this application is closed in accordance with the second sec	2b) T in condition for allow th the practice unde	This action is non-final. wance except for formal m	
 3) Since this application is closed in accordance wi Disposition of Claims 4) Claim(s) <u>25 - 39</u> is/are provided to the above claim(s) 5) Claim(s) is/are allow 6) Claim(s) <u>25 - 39</u> is/are reprovided to the subject of the	in condition for allow th the practice unde	vance except for formal m	
 Disposition of Claims 4) Claim(s) <u>25 - 39</u> is/are portion 4a) Of the above claim(s) 5) Claim(s)		er <i>Ex parte Quayle</i> , 1935 C	C.D. 11, 453 O.G. 213.
4a) Of the above claim(s) 5) Claim(s) is/are allo 6) Claim(s) <u>25 - 39</u> is/are rej 7) Claim(s) is/are obj 8) Claim(s) are subje	ending in the applica		
5) ☐ Claim(s) is/are allo 6) ⊠ Claim(s) <u>25 - 39</u> is/are rej 7) ☐ Claim(s) is/are obj 8) ☐ Claim(s) are subje		ation.	
6)⊠ Claim(s) <u>25 - 39</u> is/are rej 7)⊡ Claim(s) is/are obj 8)⊡ Claim(s) are subje	is/are withdra	awn from consideration.	
7) Claim(s) is/are obj 8) Claim(s) are subje	owed.		
8) Claim(s) are subje	jected.		
	ected to.		
pplication Papers	ct to restriction and/	or election requirement.	
9) The specification is object	•		
10) The drawing(s) filed on			
			yance. See 37 CFR 1.85(a).
11) The proposed drawing cor			disapproved by the Examiner.
If approved, corrected drav 12) The oath or declaration is	- .		
,		Xammer.	
riority under 35 U.S.C. §§ 119 ar			
13) Acknowledgment is made	-	gn priority under 35 U.S.C.	§ 119(a)-(d) or (f).
a) All b) Some * c)		to beve been received	
	•	its have been received.	Application No.
2. Certified copies of t			
	n the International Bi	ureau (PCT Rule 17.2(a)).	
		•	. § 119(e) (to a provisional application).
a) The translation of the			
15) Acknowledgment is made of			
tachment(s)		_	
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawi Information Disclosure Statement(s) (ng Review (PTO-948)	5) 🔲 Notice of	/ Summary (PTO-413) Paper No(s) f Informal Patent Application (PTO-152)

.

DETAILED ACTION

Response to Amendment

1. Applicant's amendment filed on May 20, 2002 has been received and entered in this

office action.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 25 and 27 ~ 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Dennison et al. in view of Figura et al.

Regarding claim 25, Dennison et al. discloses in column 3, line 35 the etch stop material

(20) being silicon nitride.

Regarding claim 27, Dennison et al. discloses in Fig. 2 a structure (10), comprising:

- a conductive layer (12 and column 3, lines $29 \sim 33$) disposed over a substrate;

- a first insulating layer (18) on the conductive layer;

a contact region (the area of 34) in the first insulating layer;

- at least one insulating spacer (18) in the contact region adjacent to the first insulating layer (see Fig. 2); and
- an etch stop material (20 and column 3, line 35) over the first insulating layer and adjacent to the insulating spacer (see Fig. 2).

Dennison et al. does not disclose the etch stop material being a different material from the insulating spacer. However, Figura et al. discloses in Fig. 1 an etch stop material (column 4, lines 51 and 52) being a different material from the insulating spacer (column 4, lines 11 and 12). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Dennison et al. by using different materials for the etch stop material and the insulating spacer as taught by Figura et al. The ordinary artisan would have been motivated to modify Dennison et al. in the manner described above for at least the purpose of minimizing current leakage and short circuits (column 2, lines $36 \sim 38$).

Regarding claim 28, Dennison et al. discloses in Fig. 2 the insulating spacer (18) having a substantially rectangular profile in the contact region (see Fig. 2).

Regarding claims 29 and 36, Dennison et al. discloses in Fig. 2 the insulating spacer (18) having a surface portion in the contact region without overlying etch stop material (see Fig. 2).

Regarding claims 30 and 37, Dennison et al. discloses in Fig. 2 the insulating spacer (18) surface portion without overlying etch stop material comprising an insulating spacer surface portion most distant from the substrate (see Fig. 2).

Regarding claim 31, Dennison et al. discloses in Fig. 2 the insulating spacer (18) having a surface portion in the contact region without overlying etch stop material (see Fig. 2).

Page 3

of:

Regarding claims 32 and 38, Dennison et al. discloses in Fig. 2 a structure (10), further comprising a second insulating layer (28) on the etch stop layer and over the conductive layer (see Fig. 2).

Regarding claims 33 and 39, Dennison et al. discloses in Fig. 2A a structure (10), further comprising a second conductive material (40) in the contact region (see Fig. 2A).

Regarding claim 34, Dennison et al. discloses in Fig. 2 a structure, comprising the step

- a first electrically conductive material (24) formed in and/or on a surface of a substrate;
- a contact opening (the area of 34) in a region adjacent to a second electrically conductive material (the area of 40 in Fig. 2A) formed on the substrate;
- an electrically insulative spacer (18) in the contact opening adjacent to the second electrically conductive material (see Fig. 2);
- an etch stop material (20) over the electrically insulative spacer and the first and second electrically conductive materials (see Fig. 2);
- a blanket layer (28) over the etch stop material; and
- an opening through a first part of the etch stop material to the first electrically conductive material (see Fig. 2).

Dennison et al. does not disclose the etch stop material being a different material from the insulating spacer. However, Figura et al. discloses in Fig. 1 an etch stop material (column 4, lines 51 and 52) being a different material from the insulating spacer (column 4, lines 11 and 12). Thus, it would have been obvious to one of ordinary skill in the art at the time when the

Page 4

invention was made to modify Dennison et al. by using different materials for the etch stop material and the insulating spacer as taught by Figura et al. The ordinary artisan would have been motivated to modify Dennison et al. in the manner described above for at least the purpose of minimizing current leakage and short circuits (column 2, lines $36 \sim 38$).

Regarding claim 35, Dennison et al. discloses in Fig. 2 the electrically insulative spacer (18) having a substantially rectangular cross-sectional shape in a plane that is substantially perpendicular to the substrate surface (see Fig. 2).

4. Claim 26 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dennison et al. and Figura et al. as applied to claim 27 above, and further in view of Gonzalez.

Dennison et al. and Figura et al. disclose the claimed invention except the etch stop material being silicon dioxide. However, Gonzalez discloses an etch stop material being silicon dioxide (31 in Fig. 18). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Dennison et al. by using silicon dioxide for the etch stop material as taught by Gonzalez. The ordinary artisan would have been motivated to further modify Dennison et al. in the manner described above for at least the purpose of preventing diffusion of element between layers.

Response to Arguments

5. Applicant's arguments with respect to claims $25 \sim 27$ and 34 have been considered but are moot in view of the new ground(s) of rejection.

Page 5

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is (703) 305-6194. The examiner can normally be reached on M-F (10:30 - 7:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7382 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Chris C. Chu Examiner Art Unit 2815

c.c. August 14, 2002

PATENT EXAMINER

Page 6

	<u> </u>	Notice of Reference	e Cited		Application/C 09/540,610	ontrol No.	· · ·	Reexaminati NULTY ET A		
			3 Oneu		Examiner			Art Unit	Page 1 of 1	
					Chris C. Chu	INTE		2815		
*	<u> </u>	Document Number	Date	0.5. P/		,			Classification	
ļ		Country Code-Number-Kind Code	MM-YYYY			Name	·			n
	A	US-5488011 - A	01-1996	Figura	et al.				438/253	
	В	US-								
	C	US-	<u> </u>							
	D	US-			,,,,,,,				· ··· ··· ··· ····	
<u> </u>	E	US-		ļ					·····	
┝──	F	US-								
ļ	G	US	ļ							
ļ	н	US-								
		US	ļ				<u></u>			
	J	US-								
	к	US-		[·					
L	L	US-							. <u> </u>	
	м	US-	<u> </u>					<u>_</u>		
		D			PATENT DOCU	MENTS				
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY		PATENT DOCU	MENTS	Name		Classificatior	n
*	N	Document Number Country Code-Number-Kind Code	Date			MENTS	Name		Classification	n
*	N O	Document Number Country Code-Number-Kind Code	Date			MENTS	Name		Classification	n
*	<u> </u>	Document Number Country Code-Number-Kind Code	Date			MENTS	Name		Classification	n
*	0	Document Number Country Code-Number-Kind Code	Date			MENTS	Name		Classification	
*	0 P	Document Number Country Code-Number-Kind Code	Date			MENTS	Name		Classification	1
*	O P Q	Document Number Country Code-Number-Kind Code	Date			MENTS	Name		Classification	n
*	O P Q R	Document Number Country Code-Number-Kind Code	Date			MENTS	Name		Classification	
*	O P Q R S	Document Number Country Code-Number-Kind Code	Date				Name		Classification	
*	O P Q R S T	Country Code-Number-Kind Code	Date MM-YYYY	NON-PA	Country	INTS		ertinent Pages)	Classification	
	O P Q R S T	Country Code-Number-Kind Code	Date MM-YYYY	NON-PA		INTS		ertinent Pages)	Classification	
	O P Q R S T	Country Code-Number-Kind Code	Date MM-YYYY	NON-PA		INTS		ertinent Pages)	Classification	
	O P Q R S T U	Country Code-Number-Kind Code	Date MM-YYYY	NON-PA		NTS er, Edition or \		ertinent Pages)		
	O P Q R S T U U	Country Code-Number-Kind Code	Date MM-YYYY	NON-PA		NTS er, Edition or \		ertinent Pages)		
*	O P Q R S T U V W	Country Code-Number-Kind Code	Date MM-YYYY	NON-P/	ATENT DOCUME	NTS er, Edition or \		ertinent Pages)		

PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 13

MAR. 4. 2003 3:35PM SONNENSCHEIN	
I hereby certify that this correspondence is being sent facsimile 703-308-7382 to Examiner Chris C. Chu at th United States Patent and Trademark Office on <u>3/4/03</u> Date of Facsimile <u>Paul E. Rauch, Ph.D.</u> Name of Applicant, assignee or Registered expresentative Signature	
	Our File No. 09799940-0011
IN THE UNITED STATE	S PATENT AND TRADEMARK OFFICE
In re Application of:	
James E. Nulty, et al.))

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning

Examiner Chris C. Chu

Group Art Unit No. 2815

PETITION AND FEE FOR EXTENSION OF TIME (37 CFR § 1.136(a))

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

This is a petition for an extension of the time to respond to the Office Action dated September 11, 2002 for a period of three months.

Please charge the \$930.00 filing fee to American Express Account No. 3785-716974-01002. A Credit Card Payment Form is attached. A duplicate copy of this Petition is attached.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicant

SONNENSCHEIN NATH & ROSENTHAL P. O: BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

FAX RECEIVED

-NO. 4934 --P. 5---

MAR 4 2003 TECHNOLOGY CENTER 2800

MAR. 4. 2003 3: 36PM SONNENSCHEIN

i hereby certify that this correspondence is being sent via facsimile 703-308-7382 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

3/4 d' of Facsimile Paul E. Rauch, Ph.D Name of Applicant, assignee or Register *Expresentative* onature

gnillo Our File No. 097

6

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

Group Art Unit No. 2815

PETITION AND FEE FOR EXTENSION OF TIME (37 CFR § 1.136(a))

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

This is a petition for an extension of the time to respond to the Office Action dated

September 11, 2002 for a period of three months.

Please charge the \$930.00 filing fee to American Express Account No. 3785-716974-01002.

A Credit Card Payment Form is attached. A duplicate copy of this Petition is attached.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attomey for Applicant

03/12/2003 JHCHILLA 00000006 09540610 SONNENSCHEIN NATH & ROSENTHAL 01 FC:12P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

FAX RECEIVED

MAR 4 2003 TECHNOLOGY CENTER 2800 This file wrapper was thoroughly reviewed by our technical staff. The Facsimile Cover Sheet is missing from the original USPTO file history.

This has been brought to your attention so that you will know it has not been overlooked.

MAR. 4. 2003 5:31PM SONNENSCHEIN

1

NO. 0103 P. 2

		Applicatio	n Number		09/5	40,6	10	
CHAN		Filing Dat					, 2000	
			ad Inventor	•			Nulty	
Applic	ation	Art Unit			2815		, rocky	
Address to: Assistant Commissioner for	Patents	Examiner	Name	······	Chris			
Vashington, D.C. 20231		Attorney Do	ocket Numbe	er			0-0011	
Please change the Corr to: X Customer Nu	espondence Address for t Jmber 26263 <i>Type Customer Nun</i>		dentified a	pplicatior			Customer r Bør Code here	,
Firm or Individual Name	Sonnenschein Nath	n & Roser	nthal					
Address	P.O. Box 061080							
Address	Wacker Drive Stati	оп						
City	Chicago		State	IL	z	IP 6	0606	ŀ
Country	United States of Ar	nerica					·····	
					-			[
	312-876-8000			tomer Nu		o cha		
This form cannot be us data associated with a Change" (PTO/SB/124) I am the : Applicant/Inv Assignee of Statement u X Attorney or A Registered p executed oa	ed to change the data as an existing Customer N	lumber use st. nolosed. (Fo	vith a Cus "Reques orm PTO/S ransmittal	stomer Nust for Cus SB/96).	imber. T stomer	o cha Numb	without a	
This form cannot be us data associated with a Change" (PTO/SB/124) I am the : Applicant/Inv Assignee of Statement u X Attorney or A Registered p executed oa	ed to change the data as an existing Customer N ventor. record of the entire interes nder 37 CFR 3.73(b) is en Agent of record. bractitioner named in the a	lumber use st. nclosed. (Fo upplication to CFR 1.33(a)	vith a Cus a "Reques orm PTO/S ransmittal)(1). Regi	stomer Nust for Cus SB/96).	imber. T stomer	o cha Numb	without a	
This form cannot be us data associated with a Change" (PTO/SB/124) I am the : Applicant/Inv Assignee of Statement u X Attorney or A Registered p executed oa d or Printed e Paul E. Ra ature	ed to change the data as an existing Customer N ventor. record of the entire interest nder 37 CFR 3.73(b) is en Agent of record. bractitioner named in the a th or declaration. See 37 (auch, Ph.D., Registrat	lumber use st. nclosed. (Fo upplication to CFR 1.33(a)	vith a Cus a "Reques porm PTO/S ransmittal)(1). Regi 8,591	BB/96).	an applic	ation	without a	
This form cannot be us data associated with a Change" (PTO/SB/124) I am the : Applicant/Inv Assignee of Statement u X Attorney or A Registered p executed oa d or Printed e Paul E. Ra ature	ed to change the data as an existing Customer N ventor. record of the entire interest nder 37 CFR 3.73(b) is en Agent of record. bractitioner named in the a th or declaration. See 37 (auch, Ph.D., Registrat	lumber use st. nclosed. (Fo upplication to CFR 1.33(a)	vith a Cus a "Reques porm PTO/S ransmittal)(1). Regi 8,591	BB/96).	an applic	ation	without a	

FAX RECEIVED

MAR 4 2003

TECHNOLOGY CENTER 2800

MAR. 4.2003 3:35PM

I hereby certify that this correspondence is being sent via facsimile 703-308-7382 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

SONNENSCHEIN

14/53 of Facsimile

Paul E. Rauch, Ph.D Name of Applicant, assignee or Registered Representative Signature

Our File No. 09799940-0011

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

Group Art Unit No. 2815

TRANSMITTAL

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Transmitted herewith is:

Credit Card Payment Form

Three Month Extension of Time

Amendment and Request for Reconsideration

No additional fee is required for additional Independent, Dependent or Multiple Dependent Claims.

The Commissioner is hereby authorized to charge any fees associated with this communication or credit any overpayment to Deposit Account No. 19-3140. A duplicate copy of this sheet is attached:

Respectfully submitted,

Paul E. Rauch, Ph.D.

Registration No. 38,591 Attorney for Applicants

SONNENSCHEIN NATH & ROSENTHAL P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

FAX RECEIVED

MAR 4 2003 TECHNOLOGY CENTER 2800

·NO. 4934-- --P. 3--

MAR.	4.	2003	3	:35PM	SONNENSCHEIN	NO. 4934 F. 4
facs	imile	e 703-30 itates P	o8-7 ater	382 to Example 1 at and Trace 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	spondence is being sent aminer Chris C. Chu at th demark Office on B Facsimile Rauch, Ph.D. cant, assignee or Representative	
				Sign	ature	
						Our File No. 09799940-0011
				IN TH	E UNITED STATE	PATENT AND TRADEMARK OFFICE
In r	e A	pplica	atio	n of:		
Jan	nes	E. Ni	ulty	, et al.)
Ser	ial I	No. 0	9/5	40.610) > Examiner Chris C. Chu

SONNENSCHEIN

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning

Examiner Chris C. Chu

Group Art Unit No. 2815

TRANSMITTAL

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Transmitted herewith is:

 \boxtimes Credit Card Payment Form

 \boxtimes Three Month Extension of Time

 \boxtimes Amendment and Request for Reconsideration

 \boxtimes No additional fee is required for additional Independent, Dependent or Multiple Dependent Claims.

 \boxtimes The Commissioner is hereby authorized to charge any fees associated with this communication or credit any overpayment to Deposit Account No. 19-3140. A duplicate copy of this sheet is attached.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicants

SONNENSCHEIN NATH & ROSENTHAL P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

FAX RECEIVED

MAR 4 2003

NO. 4934-

Ρ. 4

TECHNOLOGY CENTER 2800

___NO. 4934 ____P.

I hereby certify that this correspondence is being sent via facsimile 703-308-7382 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

3/4/03
Date of Facsimile
Paul E. Rauch, Ph.D.
Name of Applicant, assignee or Registered Representative
Signature

HIS Response Quer File No. 09799940-0011 DEMARK OFFICE JMUN03 211103

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

Group Art Unit No. 2815

AMENDMENT AND REQUEST FOR RECONSIDERATION

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Responsive to the Official Action of September 11, 2002 Applicants respectfully request reconsideration in light of the following remarks.

REMARKS

Applicants would like to thank the Examiner for indicating withdrawal of the previous grounds of rejection.

The present invention relates to a semiconductor device with well defined contact openings. In the past, the practice with respect to forming contact openings during the fabrication of semiconductor devices, particularly self-aligned contact openings, was to use etchants with high selectivity to protect underlying regions. However, the properties of a highly selective etch of the overlying etch layer can transform a substantially rectangular spacer adjacent to the contact region into a sloped spacer. Before the conductor materials are added to the contact opening, the opening was cleaned with a sputter etchant which can erode a portion of the sloped insulating spacer. Thus in conventional self-aligned contact structures, the diagonal thickness of the spacer, rather than the vertical thickness of the insulating layer, determined the minimum insulating layer thickness for the gate. Sloping spacers limit the number of structures that can be included on a device.

The present invention avoids this problem by retaining the substantially rectangular profile of the insulating spacers. The present invention includes at least one insulating spacer in the contact region and an etch-stop material over a first insulating layer and adjacent to the insulating spacer, the etch-stop material being a different material from the insulating spacer.

The rejection of the claims under 35 U.S.C. § 103 over <u>Dennison, et al.</u>, in view of <u>Figura, et al.</u>, and optionally further in view of <u>Gonzalez</u>, is respectfully traversed. <u>Dennison, et al.</u> includes spacers and caps which act as an etch-stop material with respect to the overlying BPSG layer and therefore must be made of silicon nitride in order to function. The thin overlying layer 20 is described by <u>Dennison, et al.</u> as a barrier layer which prevents diffusion from the BPSG layer. <u>Figura, et al.</u> describes oxide spacers, a silicon nitride etch-stop layer, and does not describe any barrier layers.

<u>Dennison, et al.</u> describes a method of forming a bit line over a capacitor array of memory cells. The semiconductor wafer of <u>Dennison, et al.</u> has an array of electrically isolated word lines **12**, **14**, and **16** having insulating spacers and caps **18**; the spacers ' and caps preferably comprise an insulative nitride, such as Si_3N_4 (Figure 1; column 3, lines 25-36). A thin layer **20** of Si_3N_4 is provided atop the wafer to function as a diffusion barrier (column 3, lines 34-36). <u>Dennison, et al.</u> is clear about the function of all of these structures:

The principal purpose of barrier layer **20** is to prevent diffusion of boron or phosphorous atoms from BPSG layer **28** into active areas **24** and **26**. Caps [and spacers] **18** are preferably comprised of nitride (Si₃N₄) where

2

-NO.4934 ---P. 9-

layer 28 is comprised of oxide, such that the contact etch to produce first contacts 32 will stop relative to word lines spacers and caps 18.

Accordingly, <u>Dennison, et al.</u>, indicates that the caps and spacers act as an etchstop material with respect to the overlying BPSG layer, and therefore need to be formed of a material such as silicon nitride. <u>Dennison, et al.</u> also indicates that barrier layer 20 functions to prevent diffusion from the overlying BPSG layer 28.

<u>Figura et al.</u> describes a method of forming contact areas between vertical conductors. A structure is described which includes transistor gate electrodes 22 which include gate insulating protective layer 28, and an insulating spacers 30 formed on either side of the gate electrodes (column 4, lines 6-10; Figure 1). The gate insulating protective layer 28 and insulating spacers 30 are preferably made of silicon dioxide; the lower insulating layer 36 on top of these structures is made of BPSG (column 4, lines 10-14; Figure 2). It is also noted that silicon nitride may be used instead of silicon dioxide for insulating protective layer 28 and spacers 30 (column 4, lines 22-24). Shown in Figure 3a, an etch-stop layer 43, made of silicon nitride or other suitable material, is deposited *over* lower insulating layer 36 (column 4, lines 50-53).

<u>Gonzalez</u> has only been cited for a description of silicon dioxide spacers.

The spacers and caps of <u>Dennison, et al.</u> are required to act as an etch-stop material (see <u>Dennison, et al.</u>, column 4, lines 6-10); the only etch-stop material described in any of the references is silicon nitride. Layer **20** in <u>Dennison, et al.</u> is described as a barrier layer for preventing diffusion; of all the references only <u>Dennison, et al.</u> describes a barrier layer, and the only material described is silicon nitride. If one were to substitute silicon oxide for the caps and spacers in <u>Dennison, et al.</u>, then they would not act as an etch-stop material with respect to the overlying BPSG layer, and therefore such a substitution would destroy their function. Accordingly, although <u>Figura, et al.</u> does describe a specific embodiment where an etch-stop layer is silicon nitride and caps and spacers are formed from silicon oxide, changing the composition of the caps and spacers in <u>Dennison, et al.</u> would defeat their function. Furthermore, there is no suggestion to replace the barrier layer **20** of <u>Dennison, et al.</u> with a different material--nothing else is suggested in any of the references which would provide a barrier function other than silicon nitride. <u>Gonzalez</u> does not provide any additional

3

teaching to cure this deficiency. Accordingly, Applicants submit that combining the references defeats the purpose of <u>Dennison</u>, et al., and therefore the claimed invention is not obvious over the applied references. Withdrawal of this ground of rejection is

respectfully requested.

Applicants respectfully request that the Examiner contact the undersigned upon the indication of any allowable subject matter. Applicants submit the application is now in condition for allowance. Early notice of such action is earnestly solicited.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicants

SONNENSCHEIN NATH & ROSENTHAL P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

4

UNIT	ed States Patent 2	and Trademark Office	UNITED STATES DEPARTM United States Patent and T Address: COMMISSIONER OF PATE PO. Box 1450 Alexandrin, Vorginia 22313-145 www.uspto.gov	rademark Office NTS AND TRADEMARKS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/540,610	03/31/2000	James E. Nulty	16820.P097	2171
	IVE STATION	NTHAL	EXAMI CHU, CH ART UNIT 2815 DATE MAILED: 05/20/2003	· · · · · · · · · · · · · · · · · · ·

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

ł

	Application No.	Applicant(s)
	09/540,610	NULTY ET AL.
Office Action Summary	Examiner	Art Unit
	Chris C. Chu	2815
The MAILING DATE of this communica Period for Reply	tion appears on the cover sheet	with the correspondence address
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNICA - Extensions of time may be available under the provisions of 3 after SIX (6) MONTHS from the mailing date of this communi - If the period for reply specified above, the maximum statutor - Failure to reply within the set or extended period for reply will, - Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	TION. 7 CFR 1.136(a). In no event, however, may cation. ays, a reply within the statutory minimum of 1 by period will apply and will expire SIX (6) M by statute. cause the application to become	a reply be timely filed hirty (30) days will be considered timely. ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).
Status 1 M Beamenaius to communication(a) filed	on 11 March 2002	
1) Responsive to communication(s) filed		
,,	This action is non-final.	
3) Since this application is in condition for closed in accordance with the practice Disposition of Claims		
4) Claim(s) $25 - 39$ is/are pending in the a	application.	
4a) Of the above claim(s) is/are v		
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>25 - 39</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction	n and/or election requirement.	
9) The specification is objected to by the E	xaminer	
10) The drawing(s) filed on is/are: a)		, the Examiner
Applicant may not request that any objecti		
11) The proposed drawing correction filed on	••••	
If approved, corrected drawings are requir		
12) The oath or declaration is objected to by	the Examiner.	
Priority under 35 U.S.C. §§ 119 and 120		
13) Acknowledgment is made of a claim for	foreign priority under 35 U.S.C	. § 119(a)-(d) or (f).
a) All b) Some * c) None of:		
1. Certified copies of the priority do	cuments have been received.	
2. Certified copies of the priority do		Application No.
3. Copies of the certified copies of t	he priority documents have bee onal Bureau (PCT Rule 17.2(a))	n received in this National Stage
14) 🗍 Acknowledgment is made of a claim for c		
a) The translation of the foreign languants 15) Acknowledgment is made of a claim for a Attachment(s)		
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO- 3) Information Disclosure Statement(s) (PTO-1449) Paper 	948) 5) 🛄 Notice of	w Summary (PTO-413) Paper No(s) of Informal Patent Application (PTO-152)
S. Patent and Trademark Office TO-326 (Rev. 04-01)	Office Action Summary	Part of Paper No. 17

ţ.

DETAILED ACTION

Response to Amendment

1. Applicant's amendment filed on March 11, 2003 has been received and entered in the case.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 25 and 27 ~ 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Dennison et al. in view of Figura et al.

Regarding claim 25, Dennison et al. discloses in column 3, line 35 the etch stop material

(20) being silicon nitride.

Regarding claim 27, Dennison et al. discloses in Fig. 2 a structure (10), comprising:

- a conductive layer (12 and column 3, lines 29 ~ 33) disposed over a substrate;

- a first insulating layer (18) on the conductive layer;

Page 2

- a contact region (the area of 34) in the first insulating layer;
- at least one insulating spacer (18) in the contact region adjacent to the first insulating layer (see Fig. 2); and
- an etch stop material (20 and column 3, line 35) over the first insulating layer and adjacent to the insulating spacer (see Fig. 2).

Dennison et al. does not disclose the etch stop material being a different material from the insulating spacer. However, Figura et al. discloses in Fig. 1 an etch stop material (column 4, lines 51 and 52) being a different material from the insulating spacer (column 4, lines 11 and 12). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Dennison et al. by using different materials for the etch stop material and the insulating spacer as taught by Figura et al. The ordinary artisan would have been motivated to modify Dennison et al. in the manner described above for at least the purpose of minimizing current leakage and short circuits (column 2, lines $36 \sim 38$).

Regarding claim 28, Dennison et al. discloses in Fig. 2 the insulating spacer (18) having a substantially rectangular profile in the contact region (see Fig. 2).

Regarding claims 29 and 36, Dennison et al. discloses in Fig. 2 the insulating spacer (18) having a surface portion in the contact region without overlying etch stop material (see Fig. 2).

Regarding claims 30 and 37, Dennison et al. discloses in Fig. 2 the insulating spacer (18) surface portion without overlying etch stop material comprising an insulating spacer surface portion most distant from the substrate (see Fig. 2).

Regarding claim 31, Dennison et al. discloses in Fig. 2 the insulating spacer (18) having a surface portion in the contact region without overlying etch stop material (see Fig. 2).

Regarding claims 32 and 38, Dennison et al. discloses in Fig. 2 a structure (10), further comprising a second insulating layer (28) on the etch stop layer and over the conductive layer (see Fig. 2).

Regarding claims 33 and 39, Dennison et al. discloses in Fig. 2A a structure (10), further comprising a second conductive material (40) in the contact region (see Fig. 2A).

Regarding claim 34, Dennison et al. discloses in Fig. 2 a structure, comprising the step

of:

- a first electrically conductive material (24) formed in and/or on a surface of a substrate;
- a contact opening (the area of 34) in a region adjacent to a second electrically conductive material (the area of 40 in Fig. 2A) formed on the substrate;
- an electrically insulative spacer (18) in the contact opening adjacent to the second electrically conductive material (see Fig. 2);
- an etch stop material (20) over the electrically insulative spacer and the first and second electrically conductive materials (see Fig. 2);
- a blanket layer (28) over the etch stop material; and
- an opening through a first part of the etch stop material to the first electrically conductive material (see Fig. 2).

Dennison et al. does not disclose the etch stop material being a different material from the insulating spacer. However, Figura et al. discloses in Fig. 1 an etch stop material (column 4, lines 51 and 52) being a different material from the insulating spacer (column 4, lines 11 and 12). Thus, it would have been obvious to one of ordinary skill in the art at the time when the

Page 4

invention was made to modify Dennison et al. by using different materials for the etch stop material and the insulating spacer as taught by Figura et al. The ordinary artisan would have been motivated to modify Dennison et al. in the manner described above for at least the purpose of minimizing current leakage and short circuits (column 2, lines $36 \sim 38$).

Regarding claim 35, Dennison et al. discloses in Fig. 2 the electrically insulative spacer (18) having a substantially rectangular cross-sectional shape in a plane that is substantially perpendicular to the substrate surface (see Fig. 2).

4. Claim 26 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dennison et al. and Figura et al. as applied to claim 27 above, and further in view of Gonzalez.

Dennison et al. and Figura et al. disclose the claimed invention except the etch stop material being silicon dioxide. However, Gonzalez discloses an etch stop material being silicon dioxide (31 in Fig. 18). Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to further modify Dennison et al. by using silicon dioxide for the etch stop material as taught by Gonzalez. The ordinary artisan would have been motivated to further modify Dennison et al. in the manner described above for at least the purpose of preventing diffusion of element between layers.

Response to Arguments

5. Applicant's arguments filed on March 11, 2003 have been fully considered but they are not persuasive.

Page 5

On page 3, applicant argues "the spacers and caps of <u>Dennison et al.</u> are required to act as an etch-stop material; the only etch-stop material described in any of the references is silicon nitride ... If one were to substitute silicon oxide for the caps and spacers in <u>Dennison et al.</u>, then they would not act as an etch-stop material with respect to the overlying BPSG layer, and therefore such a substitution would destroy their function." This argument is not persuasive. Yang, cited herein for evidence purpose, clearly discloses in Fig. 5 and column 6, lines $9 \sim 11$ the silicon oxide layer in Figura et al. does in fact act as an etch-stop material. Thus, the substitution does not destroy the function of the spacers in Dennison et al. Further, since examiner replaced the material of the caps (20) of Dennison et al. with silicon nitride which is an etch-stop material, the substitution does not destroy the functions of the caps in Dennison et al. Thus, changing the composition of the caps and spacers in Dennison et al. does not defeat their function.

Further, applicant argues "there is no suggestion to replace the barrier layer 20 of <u>Dennison et al.</u> with a different material--nothing else is suggested in any of the references which would provide a barrier function other than silicon nitride." This argument is not persuasive. As explained in the paragraph three of this Office action, since examiner replaced the material of the barrier layer 20 of <u>Dennison et al.</u> with silicon nitride of Figura et al. as same material as the barrier layer 20 of Dennison et al., the substitution would not destroy the barrier functions of the layer 20. Therefore, the combining the references does not defeat the purpose of Dennison et al.

For the above reasons, the rejection is maintained.

Page 6

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is (703) 305-6194. The examiner can normally be reached on M-F (10:30 - 7:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7382 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Chris C. Chu Examiner Art Unit 2815

c.c. May 14, 2003

 $\left(\right)$

1

ALLAN R. WILSON PRIMARY EXAMINER

		Notice of Reference	es Cited	. <u> </u>	Application/Con 09/540,610	trol No.	Reexamina NULTY ET		
			o oncu		Examiner		Art Unit	Page 1 of 1	
		·····			Chris C. Chu 2815				
.		Document Number	Date	U.S. P.	ATENT DOCUMEN	<u> </u>		· · · · · · · · · · · · · · · · · · ·	
*		Country Code-Number-Kind Code	MM-YYYY	ļ		Name		Classification	
	A	US-5306657 - A	04-1994	Yang				438/278	
	В	US-							
	С	US		1				*. 	
	D	US-							
	E	US-		<u> </u>					
	F	US-							
	G	US-							
1	н	US-							
	1	US-							
	J	US-							
_	к	US-							
	L	US-							
P	м	US-			· · · · · · · · · · · · · · · · · · ·				
		· · · · · · · · · · · · · · · · · · ·		FOREIGN	PATENT DOCUME	INTS			
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY		Country	Name) 	Classification	
1	N							· · · · · · · · · · · · · · · · · · ·	
	0								
F	P	· · · · · · · · · · · · · · · · · · ·							
- (Q								
F	R					······			
	~ I								
	5			1					
	T			l					
		Incluc	le as applicable		ATENT DOCUMEN		, Pertinent Pages)	
*	T	Incluc	le as applicable		······································		, Pertinent Pages)	
*	T	Incluc			······································		, Pertinent Pages)	
*	T	Incluc			······································		, Pertinent Pages)	
*	T U U	Incluc			ritle Date, Publisher		, Pertinent Pages)	
*	T U V	incluc			ritle Date, Publisher	Edition or Volume	, Pertinent Pages)	

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

1

Notice of References Cited

Part of Paper No. 17

androgen of a State of the second State of the second s

OCT. 20. 2003 3:03PM

SONNENSCHEIN

Sonnenschein Nath & ROSENTHAL LLP

Facsimile Transmittal Sheet

DATE October 20, 2003

PLEASE DELIVER THE FOLLOWING PAGES TO:

NAME	Examiner Chris C. Chu
FIRM#	USPTO, Group Art Unit 2815
PHONE .	703-305-6194
FAX=	703-308-7722
CLIENT / MATTER+	09799940-0011
FROM+	Paul E. Rauch

TOTAL NUMBER OF PAGES TRANSMITTED, INCLUDING THIS SHEET: 14

MESSAGE •

Re U.S. Application Serial No. 09/540,610

Original will NOT be mailed

CONFIDENTIALITY NOTE

The documents accompanying this facsimile transmission and the Facsimile Transmission Sheet contain information from the law firm of Sonnenschein Nath & Rosenthal LLP which is confidential or privileged. The information is intended to be for the use of the individual or entity named on this transmission sheet. If you are not the intended recipient, be aware that any disclosure, copying, distribution or use of the contents of this facsimiled information is prohibited. If you have received this facsimile in error, please notify us by telephone immediately so that we can arrange for the retrieval of the original documents at no cost to you.

IF YOU DO NOT RECEIVE ALL OF THE PAGES ABOVE, PLEASE CALL 312.876.8101 AS SOON AS POSSIBLE.

SN&R FACSIMILE DEPARTMENT USE ONLY:

TRANSMISSION COMPLETED AT:

DOCUMENT TRANSMITTED BY:

Received from < 312 876 7934 > at 10/20/03 4:01:21 PM [Eastern Daylight Time]

NO. 7127 P. 1

8000 Sears Tower Chicago, IL 60606 312.876.8000 312.876.7934 fax www.sonnenschein.com

Chicego Kansas City Los Angeles New York San Francisco Short Hills, NJ St. Louis Washington, D.C. West Palm Beach

RECEIVED CENTRAL FAX CENTER

OCT 2 1 2003

OFFICIAL

This file wrapper was thoroughly reviewed by our technical staff. Fax page 2 is missing from the original USPTO file history.

This has been brought to your attention so that you will know it has not been overlooked.

OCT. 20. 2003 3:04PM SONNENSCHEIN

NO. 7127 P. 3

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

10/20/03
Date of Facsimile
Paul E. Rauch, Ph.D.
Name of Applicant, assignee or
Registered Representative
A Comment

Signature

Our File No. 09799940-0011

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Fillng Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning

Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Transmitted herewith is:

Credit Card Payment Form

Notice of Appeal (in duplicate)

No additional fee is required,

Two Month Extension of Time (in duplicate)

Amendment and Request for Reconsideration

TRANSMITTAL

The Commissioner is hereby authorized to charge any fees associated with this communication not covered by check or credit card payment or credit any overpayment to Deposit Account No. 19-3140. A duplicate copy of this sheet is attached.

Examiner Chris C. Chu

Group Art Unit No. 2815

OCT **2 1** 2003

RECEIVED

CENTRAL FAX CENTER

OFFICIAL

Paul E. Rauch, Ph.D. Registration No. 38,591

Respectfully submitted,

SONNENSCHEIN NATH & ROSENTHAL LLP P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

Received from < 312 876 7934 > at 10/20/03 4:01:21 PM [Eastern Daylight Time]

OCT. 20. 2003 3:04PM SONNENSCHEIN

NO. 7127 P. 4

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

> 120/03 10 Date of Facsimile Paul E. Rauch, Ph.D. Name of Applicant, assignee or Registered Representative

> > Signature

Our File No. 09799940-0011

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning

Examiner Chris C. Chu Group Art Unit No. 2815

TRANSMITTAL

Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Transmitted herewith is:

NNNNN Credit Card Payment Form

Two Month Extension of Time (in duplicate)

Notice of Appeal (in duplicate)

Amendment and Request for Reconsideration

No additional fee is required. $\overline{\boxtimes}$

The Commissioner is hereby authorized to charge any fees associated with this communication not covered by check or credit card payment or credit any overpayment to Deposit Account No. 19-3140. A duplicate copy of this sheet is attached.

Respe	ectfully-submitted,	
1		

Paul E. Rauch, Ph.D. Registration No. 38,591

SONNENSCHEIN NATH & ROSENTHAL LLP P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

Received from < 312 876 7934 > at 10/20/03 4:01:21 PM [Eastern Daylight Time]

OCT. 20. 2003 3:04PM SONNENSCHEIN

I hereby certify that this correspondence Is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

0 **Date of Facsimile** Paul E. Rauch, Ph.D.

Name of Applicant, assignee or Registered Representative A Signature

NO. 7127 P. 5

Our File No. 09799940-001

18 0/29/03

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

Group Art Unit No. 2815

PETITION AND FEE FOR EXTENSION OF TIME (37 CFR § 1.136(a))

Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

This is a petition for an extension of the time to respond to the Office Action dated May 20, 2003 for a period of two months.

Please charge the \$420.00 fee to American Express Account No. 3785-716974-

01002. A Credit Card Payment Form is attached. A duplicate copy of this Petition is attached.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicant

SONNENSCHEIN NATH & ROSENTHAL LLP P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000 Received from < 312 876 7934 > at 10/20/03 4:01:21 PM [Eastern Daylight Time]

OCT. 20. 2003 3:04PM SONNL _CHEIN

NO. 7127 P. 6

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

(0/20/B
Date of Facsimile
Paul E. Rauch, Ph.D.
Name of Applicant, assignee or
Registered Representative
Signature

Our File No. 09799940-0011

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nuity, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

Examiner Chris C. Chu

Group Art Unit No. 2815

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning

PETITION AND FEE FOR EXTENSION OF TIME (37 CFR § 1.136(a))

Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

330°00 00 00 450°00 00			05 EC:1407 01 EC:1525
0.	·	(SOMERS)	11 \03 \59\11

Dear Sir:

This is a petition for an extension of the time to respond to the Office Action dated May 20, 2003 for a period of two months.

Please charge the \$420.00 fee to American Express Account No. 3785-716974-

01002. A Credit Card Payment Form is attached. A duplicate copy of this Petition is attached.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicant

SONNENSCHEIN NATH & ROSENTHAL LLP P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

Received from < 312 876 7934 > at 10/20/03 4:01:21 PM [Eastern Daylight Time]

OCT. 20. 2003 3:04PM SONNENSCHEIN

NO. 7127 P. 7

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

20/03 Date of Facsimile Paul E. Rauch, Ph.D Name of Applicant, assignee or

Registered Borresentative Signature

Our File No. 09799940-0011

19 10-29/03

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

Examiner Chris C. Chu

Group Art Unit No. 2815

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning

NOTICE OF APPEAL

Mail Stop AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Applicant hereby appeals to the Board of Patent Appeals and Interferences from the decision of the Examiner dated May 20, 2003, finally rejecting Claims 25-39. Pursuant to 37 C.F.R. § 1.17(b), the fee for this Notice of Appeal is \$330.00. PTO Form 2038 is enclosed to cover the required fees.

The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 19-3140. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicants

SONNENSCHEIN NATH & ROSENTHAL P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

Received from < 312 876 7934 > at 10/20/03 4:01:21 PM [Eastern Daylight Time]

OCT. 20. 2003 3:05PM SONNENSCHEIN

NO. 7127 P. 8

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

70 03 Date of Facsimile

Paul E. Rauch, Ph.D. Name of Applicant, assignee or Registered Representative Signature

Our File No. 09799940-0011

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu Group Art Unit No. 2815

NOTICE OF APPEAL

Mail Stop AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Applicant hereby appeals to the Board of Patent Appeals and Interferences from the decision of the Examiner dated May 20, 2003, finally rejecting Claims 25-39. Pursuant to 37 C.F.R. § 1.17(b), the fee for this Notice of Appeal is \$330.00. PTO Form 2038 is enclosed to cover the required fees.

The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 19-3140. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,691 Attorney for Applicants

SONNENSCHEIN NATH & ROSENTHAL P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 Received from < 312 876 7934 > at 10/20/03 4:01:21 PM [Eastern Daylight Time]

FEB. 6.2004 11:42AM

SONNENSCHEIN

Sonnenschein NATH & ROSENTHAL LLP

Facsimile Transmittal Sheet

DATE- February 6, 2004

PLEASE DELIVER THE FOLLOWING PAGES TO:

NAME	Examiner Chris C. Chu
FIRM.	USPTO, Group Art Unit 2815
PHONE+	571-272-1724
FAX+	703-746-3865
CLIENT / MATTER•	09799940-0011
FROM+	Paul E. Rauch

TOTAL NUMBER OF PAGES TRANSMITTED, INCLUDING THIS SHEET: 17

MESSAGE •

Re U.S. Application Serial No. 09/540,610

Original will NOT be mailed

CONFIDENTIALITY NOTE

The documents accompanying this faosimile transmission and the Faosimile Transmission Sheet contain information from the law firm of Sonnenschein Nath & Rosenthal LLP which is confidential or privileged. The information is intended to be for the use of the individual or entity named on this transmission sheet. If you are not the intended recipient, be aware that any disclosure, copying, distribution or use of the contents of this facsimiled information is prohibited. If you have received this facsimile in error, please notify us by telephone immediately so that we can arrange for the retrieval of the original documents at no cost to you.

IF YOU DO NOT RECEIVE ALL OF THE PAGES ABOVE, PLEASE CALL 312.876.8101 AS SOON AS POSSIBLE.

SN&R FACSIMILE DEPARTMENT USE ONLY:

TRANSMISSION COMPLETED AT:

DOCUMENT TRANSMITTED BY:

PAGE 1/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

NO. 0832 P. 1/17

8000 Sears Tower Chicago, IL 60606 312.876.8000 312.876.7934 fax www.sonnenscheln.com

Chicago Kansas City Los Angeles New York San Francisco Short Hills, NJ St. Louis Washington, D.C. West Palm Beach FEB. 6. 2004:11:42AM SONNENSCHEIN

TO:Auto-reply fax to 2 876 7934 COMPANY:

BightFAX

NO. 0832

Auto-Reply Facsimile Transmission

UNITED STATES PATENT AND TRADEMARK OFFICE

TO: Fax Information Date Received: Total Pages:

Fax Sender at 312 876 7934

10/20/03 4:01:21 PM [Eastern Daylight Time] 14 (including cover page)

ADVISORY: This is an automatically generated return receipt confirmation of the facsimile transmission received by the Office. Please check to make sure that the number of pages listed as received in Total Pages above matches what was intended to be sent. Applicants are advised to retain this receipt in the unlikely event that proof of this facsimile transmission is necessary. Applicants are also advised to use the certificate of facsimile transmission procedures set forth in 37 CFR 1.8(a) and (b), 37 CFR 1.6(f). Trademark Applicants, also see the Trademark Manual of Examining Procedure (TMEP) section 306 et seq.

_			
Sonner	<u>işchein</u>	4000 Koma Tovier Chings, L. 20808 312,678,4000	Chianto Jamma City
Facetmile Tr	anemittal Sheet	3 52,670,77894 fet. 9,477,807 min (27,887,087)	Lan Angulan Alper Yint: Eng Providen
6478- CHOM	20,2003		Snari Isla, Al St. Look Waxiyyan, D.C. Wax Pain Sear
PLEASE DELMER	THE POLLOWING PAGES TO:		
NAME-	Examiner Circle C. Cirk		
MACH-	USPTO, Group Art Unit 2015		
FROME-	707-305-6194		
5AX-	707-508-7722		•
CLIENT / NATTER	+ 69799948-0011		
FROM.	Faul H. R.mach	·	
TOTAL NUMBER	of Pages Transferted, NCLUDING THIS SH	1877) 18	
MERRACE -			
		a Sorial No. 09/640,610	
	,		
Colyies) will IPO COLUMNIA	TY NOTE		
COLUMNIAL The documentation Somerandration constants of the o constants of the o Past we get stand	TY NOTE REENDANTY US Include transmission and the an A Resords LLP which is considerated as printed manufactures of the two sets of the internated on locativity between a dependent. For the two performances of the pendent. Sets have two and the two sets of the opendent.	Purginilis Traderskyldes Elbest caulus Adermatics : via The Wormalizer is changed in the for Marshall in word the second and we destand the Marshall in Jung dat based of and we destand the Marshall in Jung dat based of a second second second second second based at the second second second second second second at the second	taun (Die Mer Met of Bydyddraf of melly wyfod gelan of (Die gege Donadisekt) da
COLUCIONITIAL The documentation Sometimetation contents of the o Page of page attracts	TY NOTE	Purginilis Traderskyldes Elbest caulus Adermatics : via The Wormalizer is changed in the for Marshall in word the second and we destand the Marshall in Jung dat based of and we destand the Marshall in Jung dat based of a second second second second second based at the second second second second second second at the second	tan Die der Ant of schlicht of entry währ de um of De erp Danadiekty de
COLORIDATION The document Some matched in some on this b contents of this is the we got state jet you bo 1400	TY NOTE REENDANTY US Include transmission and the an A Resords LLP which is considerated as printed manufactures of the two sets of the internated on locativity between a dependent. For the two performances of the pendent. Sets have two and the two sets of the opendent.	Purginilis Traderskyldes Elbest caulus Adermatics : via The Wormalizer is changed in the for Marshall in word the second and we destand the Marshall in Jung dat based of and we destand the Marshall in Jung dat based of a second second second second second based at the second second second second second second at the second	रेटन हुन्दु क्रम सेना क १९३९-१४ व स्वर्थित १९४९-१४ व स्वर्थित स्वर्म क्रिक्टर्स्ट्राइस्ट्रिक

PAGE 2/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

FEB. 6.2004 11:42AM	SONNENSCHEIN	NO. 0832 P. 3/17	
- ' * * * (CON JICATION RESULT REPORT (OCT. 20.	3:06PM) x x x 750	2-
TRANSMITTED/STORED OCT. 20. 20 FILE MODE OPTION	003 3:03PM	TTI SONNENSCHEIN	r_
	ADDRESS	RESULT PAGE	
7127 MEMORY TX	G3-AT: #088917038729318	OK 14/14	

Sonnenschein

Facsimile Transmittal Sheet

DATE - October 20, 2003

PLEASE DELIVER THE FOLLOWING PAGES TO:

MAME.	Examiner Chris C. Chu
FIRM-	USPTO, Group Art Unit 2815
PHONE-	703-305-6194
FAX-	703-308-7722
CLIENT / MATTER -	09799940-0011
FROM-	Paul E. Rauch
TOTAL MUMBER OF	

REASON FOR ERROAD E-11 HANG UP OR LINE FAIL E-3) NO ANSWER

TOTAL NUMBER OF PAGES TRANSMITTED, INCLUDING THIS SHEET:

Message •

Re U.S. Application Serial No. 09/540,610

14

Original will NOT be melled CONFIDENTIALITY NOTE

The documents accompanying this facsimile bransmission and the Face/mile Transmission Sheet contain information from the law firm of Somenachoin Neth & Rosenthal LLP which is confidential or privileged. The information is intended to be far the use of the individual or antity named on this transmission sheet. If you are not the intended vacional, be aware that any disclosure, copying, distribution or use of the contents of this facesimiled information is prohibited, if you have received this face/mile in error, plasse notify us by telephone immediately so that we can arrange for the rebrievel of the original documents at no cost to you.

IF YOU DO NOT RECEIVE ALL OF THE PAGES ABOVE, PLEASE CALL 312.876.8101 AS SOON AS POSSIBLE.

SN&R FACSIMILE DEPARTMENT USE ONLY:

TRANSMISSION COMPLETED AT:

DOCUMENT TRANSMITTED BY:

PAGE 3/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

5000 Sears Towar Chicago, IL 60606 312.876.8000 \$12.676.7934 fax

E-2) NO FACBIMILE CONNECTION

Chicago Kanata City Los Angales New York San Francisco Short Hills, NJ St. Lovis Washington, D.C. West Paim Seech

FEB. 6.2004 11:43AM

Sonnenschein Nath & ROSENTHAL LLP

Facsimile Transmittal Sheet

DATE October 20, 2003

PLEASE DELIVER THE FOLLOWING PAGES TO:

NAME -	Examiner Chris C. Chu
FIRM•	USPTO, Group Art Unit 2815
PHONE -	703-305 - 6194
FAX=	703-308-7722
CLIENT / MATTER•	09799940-0011
FROM+	Paul E. Rauch

TOTAL NUMBER OF PAGES TRANSMITTED, INCLUDING THIS SHEET: 14

SONNENSCHEIN

MESSAGE .

Re U.S. Application Serial No. 09/540,610

Original will NOT be mailed

CONFIDENTIALITY NOTE

The documents accompanying this facsimile transmission and the Facsimile Transmission Sheet contain information from the law firm of Sonnenschein Nath & Rosenthal LLP which is confidential or privileged. The information is intended to be for the use of the individual or entity named on this transmission sheet. If you are not the intended recipient, be sware that any disclosure, copying, distribution or use of the contents of this facsimiled information is prohibited. If you have received this facsimile in error, please notify us by telephone immediately so that we can arrange for the retrieval of the original documents at no cost to you.

IF YOU DO NOT RECEIVE ALL OF THE PAGES ABOVE, PLEASE CALL 312.876.8101 AS SOON AS POSSIBLE

SN&R FACSIMILE DEPARTMENT USE ONLY:

TRANSMISSION COMPLETED AT:

DOCUMENT TRANSMITTED BY:

PAGE 4/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

_NO. 0832___P. 4/17

. 2

8000 Sears Tower

Chicago, IL 60606 312.876.8000 Xanses City 312.876.7934 fax www.sonnenschein.com New York San Francisco Short Hills, NJ St. Lou/s Washington, D.C. West Palm Beach .

.

United States Patent & Trademark Office

Credit Card Payment Form Please Read Instructions before Completing this Form

	Cre	dit Card	min	nation	
Credit Card Type:		America	n Expr	988	
Credit Card Account	#:	3785-716	974-01	002 CH	
Credit Card Expiratio	on Date:	July 2004	4		
Name as it Appears	on Credit Card:	Karen A.	Giffor	d	· · · · · ·
Payment Amount (U	S Dollars):	\$750.00			
	man		Date:	+ + + + + + + + + + + + + + + + + + + +	
five dollars or less unle 1.26). Refund of a fee	fee will not entitle a par ss a refund is specifica paid by credit card will e is a \$50.00 service c ack by a financial institu	rty to a refund ally requested, be via credit t charge for proc ution (37 CFR	of such fo and will i to the creaters cessing ea 1.21(m)).	ee. The Office will not not notify the payor of dit card account. ach payment refused (A change of purpose t refund amounts of twenty- such amounts (37 CFR (including a check returned)
	Credit	t Card Bi	lling /	Address	
Street Address 1:	Post Office Box	061080		· · · · · · · · · · · · · · · · · · ·	
Street Address 2:	Wacker Drive St	ation, Sea	ar s Tov	ver	
City:	Chicago	· · · · · · · · · · · · · · · · · · ·			
Country:	USA			· · · · · · · · · · · · · · · · · · ·	
State:	Illinois		Zip:	60606-1080	
Daytime Phone #:	(312) 876-8000		Fax #:	(312) 876-7934	1
			ment	nformation	
Description of Reque Two Month Exte			otice c	of Appeal \$330.	
Patent Fee	Patent Maint		т	rademark Fee	Other Fee
Application No. 09/540,610	Application No.		Serial	No.	IDON Customer No.
Patent No.	Patent No.		Regis	ration No.	
Attorney Docket No. 09799940-0011			Identif	y or Describe Mark	

PAGE 5/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

•		\Box		
i hereby certify facsimile 703-3 United States F	$\frac{10}{10} \frac{10}{20} \frac{10}{5}$	aminer Ch demark Oi	nris C. Chu ffice on	sent via 1 at the
	Øate of	Facsimile		-
		Rauch, F	<u>h.D.</u>	

SONNENSCHEIN

ame of Applicant, assignee Registered Representative

Signature

Our File No. 09799940-0011

NO. 0832

P. 6/17

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

FEB. 6. 2004 11:43AM

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

. . .

Group Art Unit No. 2815

TRANSMITTAL

Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

 \boxtimes

XX

Transmitted herewith is:

Credit Card Payment Form

Two Month Extension of Time (in duplicate)

Notice of Appeal (in duplicate)

Amendment and Request for Reconsideration

No additional fee is required.

The Commissioner is hereby authorized to charge any fees associated with this communication not covered by check or credit card payment or credit any overpayment to Deposit Account No. 19-3140. A duplicate copy of this sheet is attached.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591

SONNENSCHEIN NATH & ROSENTHAL LLP P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

PAGE 6/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

FE	B. 6.2004 11:43AM	SONNENSCHEIN		NO. 0832 P. 7/17	
	,	$\frac{1}{\sqrt{2}}$			
	facsimile 703-308-7722 to E United States Patent and Tra (9/20/				
		Rauch, Ph.D.	м. н.		
	Name of Appl	Icant, assignee or Representative		· · · · ·	
	Sig	nature	Our F	<u>-jile No. 09799940-0011</u>	
	IN TH	E UNITED STATES PA	TENT AND TRADEMARK OF		
	In re Application of:				
	James E. Nulty, et al.		>		
))		
	Serial No. 09/540,610) Examiner Chris C. Chu		
	Filing Date: March 31, 2	2000) Group Art Unit No. 2815		
	Erosion on Enclo	nating Lateral Spacer osed Contact uring RF Sputter)))		
		TRAN	ISMITTAL		
·	Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-145				
	Dear Sir:				
	Transmitted herewith is:				
	Credit Card Payment For Two Month Extension o Notice of Appeal (In dup Amendment and Reque No additional fee is reque The Commissioner is he payment or credit any o	f Time (in duplicate) olicate) ist for Reconsideration ulred. areby authorized to charge any fee	s associated with this communication not 0. 19-3140. A duplicate copy of this sheet	covered by check or credit card is attached.	
.*:		Respectfully	suppritted		
		Paul E. Rauch Registration N			
	SONNENSCHEIN NATH & P. O. BOX 061080 WACKER DRIVE STATIO CHICAGO, IL 60606 (312) 876-8000	& ROSENTHAL LLP			
AGE 7/17 * R	CVD AT 2/6/2004 12:40:08 PM [Eas	tern Standard Time] * SVR:USPTO-EI	=XRF-2/1 * DNIS:7463865 * CSID: * DURATION	l (mm-ss):03-36	
				· · · · · · · · · · · · · · · · · · ·	

FEB. 6.2004 11:43AM	11:43AM	2004	. 6.	FEB.	F
---------------------	---------	------	------	------	---

SONNENSCHEIN

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

10 20 100 Date of Facsimile Paul E. Rauch, Ph.D. Name of Applicant, assignee or Registered Representative Signature

Our File No. 09799940-0011

NO. 0832 P. 8/17

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

Group Art Unit No. 2815

PETITION AND FEE FOR EXTENSION OF TIME (37 CFR § 1.136(a))

Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

This is a petition for an extension of the time to respond to the Office Action dated May 20, 2003 for a period of two months.

Please charge the \$420.00 fee to American Express Account No. 3785-716974-01002. A Credit Card Payment Form is attached. A duplicate copy of this Petition is attached.

Respectfully_submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicant

SONNENSCHEIN NATH & ROSENTHAL LLP P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL, 60606

(312) 876-8000 PAGE 8/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

FEB.	6.2004 11:44AM	SONNENSCHEIN	······································	NO. 0832 P. 9/17
	1			
fa	ereby certify that this a csimile 703-308-7722 to hited States Patent and	prespondence is being sent via Examiner Chris C. Chu at the Tredemark Office on		
	(0/ひ Date	of Facsimile		
	Name of A	E. Rauch, Ph.D. oplicant, assignee or od Representative		
	-7-6	Signature	Our	File No. 09799940-0011
	. IN	THE UNITED STATES PATENT AND	TRADEMARK O	FFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer **Erosion on Enclosed Contact Topographies During RF Sputter** Cleaning

Examiner Chris C. Chu

Group Art Unit No. 2815

PETITION AND FEE FOR EXTENSION OF TIME (37 CFR § 1.136(a))

Mail Stop - AF **Commissioner for Patents** P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

This is a petition for an extension of the time to respond to the Office Action dated May 20, 2003 for a period of two months.

Please charge the \$420.00 fee to American Express Account No. 3785-716974-

01002. A Credit Card Payment Form is attached. A duplicate copy of this Petition is attached.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicant

SONNENSCHEIN NATH & ROSENTHAL LLP P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 121 876-8000

PAGE 9/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

FEB. 6. 2004 11:44AM SONNENSCHEIN

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

2403 10 Øate of Facsimile Paul E. Rauch, Ph.D. Name of Applicant, assignee or Registered Representative Signature

Our File No. 09799940-0011

NO. 0832 P. 10/17

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E, Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

-

Group Art Unit No. 2815

NOTICE OF APPEAL

Mail Stop AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Applicant hereby appeals to the Board of Patent Appeals and Interferences from the decision of the Examiner dated May 20, 2003, finally rejecting Claims 25-39. Pursuant to 37 C.F.R. § 1.17(b), the fee for this Notice of Appeal is \$330.00. PTO Form 2038 is enclosed to cover the required fees.

The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 19-3140. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicants

SONNENSCHEIN NATH & ROSENTHAL P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606

PAGE 10/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

FEB. 6. 2004 11:44AM SONNENSCHEIN

I hereby certify that this correspondence is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

20 03 Date of Facsimile Paul E. Rauch, Ph.D. Name of Applicant, assignee or Registered Representative -Signature

Our File No. 09799940-0011

NO. 0832 P. 11/17

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

Group Art Unit No. 2815

NOTICE OF APPEAL

Mail Stop AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Applicant hereby appeals to the Board of Patent Appeals and Interferences from the decision of the Examiner dated May 20, 2003, finally rejecting Claims 25-39. Pursuant to 37 C.F.R. § 1.17(b), the fee for this Notice of Appeal is \$330,00. PTO Form 2038 is enclosed to cover the required fees.

The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 19-3140. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591

Attorney for Applicants

SONNENSCHEIN NATH & ROSENTHAL P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606

PAGE 11/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

FEB. 6.2004 11:4

NO. 0832 P. 12/17

I hereby certify that this correspondence Is being sent via facsimile 703-308-7722 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

10/03
Date of Facsimile
Paul E. Rauch, Ph.D.
Name of Applicant, assignee or
Registered Representative
T
Signature

Our File No. 09799940-0011

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu Group Art Unit No. 2815

AMENDMENT AND REQUEST FOR RECONSIDERATION

Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Responsive to the Official Action of May 5, 2003 Applicants respectfully request reconsideration in light of the following amendments and remarks.

PAGE 12/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

SONNENSCHEIN

NO. 0832-−−P. 13/17⁻

IN THE CLAIMS

25. (Previously presented) The semiconductor apparatus of claim 27 wherein said etch stop material comprises silicon nitride.

(Previously presented) The semiconductor apparatus of claim 27 wherein 26. said etch stop material comprises silicon dioxide.

27. (Currently Amended) A structure, comprising:

(a) a conductive layer disposed over a substrate;

(b) a first insulating layer on the conductive layer;

(c) a contact region in said first insulating laver;

(d) at least one insulating spacer in the contact region adjacent to the first insulating layer; and

(e) an etch stop material over said first insulating layer and adjacent to the insulating spacer, the etch stop material being a different material from the insulating spacer,

> wherein the insulating spacer has a substantially rectangular profile in the has the substant survice

Space ~

markeny

28. (Cancelled)

contact region.

(Previously presented) The structure of Claim 27, wherein the insulating 29. spacer has a surface portion in the contact region without overlying etch stop material.

(Previously presented) The structure of Claim 29, wherein the insulating 30. spacer surface portion without overlying etch stop material comprises an insulating spacer surface portion most distant from said substrate.

31. (Cancelled) .

32. (Previously presented) The structure of Claim 27, further comprising a second insulating layer on the etch stop layer and over the conductive layer.

2

PAGE 13/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

of more than

یستر ز

33. (Previously presented) The structure of Claim 32, further comprising a second conductive material in the contact region.

34. (Currently amended) A structure, comprising:

(a) a first electrically conductive material formed in and/or on a surface of a substrate;

(b) a contact opening in a region adjacent to a second electrically conductive material formed on the substrate;

(c) an electrically insulative spacer in the contact opening adjacent to the second electrically conductive material;

(d) an etch stop material over the electrically insulative spacer and the first and second electrically conductive materials, the etch stop material being a different material from the insulative spacer;

(e) a blanket layer over the etch stop material; and

(f) an opening through a first part of the etch stop material to the first electrically conductive material.

wherein the electrically insulative spacer has a substantially rectangular cross-sectional shape in a plane that is substantially perpendicular to the substrate surface.

35. (Cancelled).

36. (Currently amended) The structure of Claim 34, wherein the electrically insulatingve spacer has a surface portion without overlying etch stop material.

37. (Currently amended) The structure of Claim 36, wherein the electrically insulatingve spacer surface portion without overlying etch stop material comprises a surface portion most distant from the substrate.

38. (Previously presented) The structure of Claim 34, further comprising a second insulating layer on the etch stop layer and over the conductive layer.

39. (Previously presented) The structure of Claim 38, further comprising a second conductive material in the contact region.

PAGE 14/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

REMARKS

Claims 27 and 34 have been amended by incorporating the claims 28 and 35, respectively. Claims 36 and 37 have been amended to correct a typographical error. No new matter has been added.

Applicants respectfully requests entry of this amendment, since no new limitations have been presented.

SONNENSCHEIN

The present invention relates to a semiconductor device with well defined contact openings. In the past, the practice with respect to forming contact openings during the fabrication of semiconductor devices, particularly self-aligned contact openings, was to use etchants with high selectivity to protect underlying regions. However, the properties of a highly selective etch of the overlying etch layer can transform a substantially rectangular spacer adjacent to the contact region into a sloped spacer. Before the conductor materials are added to the contact opening, the opening was cleaned with a sputter etchant which can erode a portion of the sloped insulating spacer. Thus in conventional self-aligned contact structures, the diagonal thickness of the spacer, rather than the vertical thickness of the insulating layer, determined the minimum insulating layer thickness for the gate. Sloping spacers limit the number of structures that can be included on a device.

The present invention avoids this problem by retaining the substantially rectangular profile of the insulating spacers. As illustrated in Figure 4K of the present specification, the spacer retains a substantially rectangular or "boxy" profile, i.e. the sides of the spacer are not sloping.

PAGE 15/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36





Figure 4K

The rejection of the claims under 35 U.S.C. § 103 over <u>Dennison. et al.</u>, in view of <u>Figura, et al.</u>, and optionally further in view of <u>Gonzalez</u>, is respectfully traversed. <u>Dennison, et al.</u> does not show a substantially rectangular insulating spacer.

<u>Dennison, et al.</u> describes a method of forming a bit line over a capacitor array of memory cells. Element **18** in Figure 2 shows a spacer. This portion of the figure is reproduced below. As illustrated, the spacer has a sloping portion, and is not substantially rectangular.



A portion of Figure 2 from Dennison, et al.

5

PAGE 16/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

FEB. 6.2004 11:45AM

. . .

SONNENSCHEIN

-NO. 0832---P. 17/17

ς...

<u>Figura et al.</u> has been cited for an etch stop material being different from the insulating spacer. <u>Gonzalez</u> has only been cited for a description of silicon dioxide spacers. Neither reference describes a substantially rectangular insulating spacer.

The present invention, as claimed, includes a substantially rectangular insulating spacer. As used in the present specification, this means that the spacer does not have sloping sides, and retains a "boxy" profile; this is illustrated in Figure 4K, shown above. In contrast, the spacers of <u>Dennison</u>, et al. has sloping sides, and is therefore not substantially rectangular, as shown in Figure 2 of this reference, also shown above. Figura et al. and <u>Gonzalez</u> also fail to show or suggest a substantially rectangular insulating spacer. Applicants respectfully submit that the claimed invention is not obvious over the applied references. Withdrawal of this ground of rejection is respectfully requested.

Applicants respectfully request that the Examiner contact the undersigned upon the indication of any allowable subject matter. Applicants submit the application is now in condition for allowance. Early notice of such action is earnestly solicited.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicants

SONNENSCHEIN NATH & ROSENTHAL P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

PAGE 17/17 * RCVD AT 2/6/2004 12:40:08 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/1 * DNIS:7463865 * CSID: * DURATION (mm-ss):03-36

FEB. 20. 2004 1:18PM

SONNENSCHEIN

Sonnenschein Nath & Rosenthal LLP

Facsimile Transmittal Sheet

DATE- February 20, 2004

PLEASE DELIVER THE FOLLOWING PAGES TO:

NAME	Examiner Chris C. Chu
FIRM#	USPTO, Group Art Unit 2815
PHONE•	571 - 272-1724
FAX•	571-273 -1724
CLIENT / MATTER•	09799940-0011
FROM+	Paul E. Rauch

TOTAL NUMBER OF PAGES TRANSMITTED, INCLUDING THIS SHEET: 11

MESSAGE •

-- NO. 2449-----P. 1.

8000 Sears Tower Chicago, IL 80606 312.876.8000 312.876.7934 fax Www.sonnenschein.com

Chicago Kansas Cily Los Angeles New York San Francisco Short Hills, NJ St. Louis Washington, D.C. West Palm Beach

FAX RECEIVED

FEB 2 0 2004

TEC: INOLOGY CENTER 2800

Please deliver to Examiner Chris C. Chu Group Art Unit 2815 Serial No. 09/540,610

Öriginal will NOT be mailed

CONFIDENTIALITY NOTE

The documents accompanying this facsimile transmission and the Facsimile Transmission Sheet contain information from the law firm of Sonnenschein Nath & Rosenthal LLP which is confidential or privileged. The information is intended to be for the use of the individual or entity named on this transmission sheet. If you are not the intended recipient, be aware that any disclosure, copying, distribution or use of the contents of this facsimiled information is prohibited. If you have received this facsimile in error, please notify us by telephone immediately so that we can arrange for the retrieval of the original documents at no cost to you.

IF YOU DO NOT RECEIVE ALL OF THE PAGES ABOVE, PLEASE CALL 312.878.8101 AS SOON AS POSSIBLE.

SN&R FACSIMILE DEPARTMENT USE ONLY:

TRANSMISSION COMPLETED AT;

DOCUMENT TRANSMITTED BY:

PAGE 1/11 * RCVD AT 2/20/2004 2:17:01 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/24 * DNIS:2731724 * CSID: * DURATION (mm-ss):02-02



FEB. 2	20. 2004	1:18PM	SON	3CHEIN	

-NO. 2449--P. 2 -

I hereby certify that this correspondence is being sent via facsimile 571-273-1724 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

Date of Facsimile Paul E. Rauch, Ph.D. Name of Applicant, assignee or Registered Representative 1 9 Signature

Our File No. 09799940-0011

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

Group Art Unit No. 2815

FAX RECEIVED

FEB 2 0 2004

TEC: INOLOGY CENTER 2800

Transmitted herewith is:

P.O. Box 1450

Dear Sir:

<u>N</u>NN

Commissioner for Patents

Alexandria, VA 22313-1450

Two Month Extension of Time (in duplicate)

Amendment

The Commissioner is hereby authorized to charge any fees associated with this communication to Deposit Account No. 19-3140. A duplicate copy of this sheet is attached.

Respectfully submitted,

TRANSMITTAL

Paul E. Rauch, Ph.D. Registration No. 38,591

SONNENSCHEIN NATH & ROSENTHAL LLP P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

PAGE 2/11 * RCVD AT 2/20/2004 2:17:01 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/24 * DNIS:2731724 * CSID: * DURATION (mm-ss):02-02

								P. 3
FEB. 2	0.200	4 1:18PM	SONN JCH	HEIN				
	l here 571-2	by certify that this c 73-1724 to Examin	orrespondence is er Chris C, Chu a	being sent via facsi t the United States P	mile Patent			
		rademark Office on						
		re	Date of Facsimile	09				
		_		-				
			Paul E. Rauch, P of Applicant, assi					
		Reg	istered Bapresen	tative				
			Signature					
		<i>l</i> –	-oifiugmið			Our	<u>File No. 09799</u>	940-0011
		IN		STATES PAT	TENT AND	TRADEMARK	OFFICE	
	lo re	Application of	F.)			
			•		ý			
	Jam	es E. Nulty, et	al.)			
	Seria	al No. 09/540,6	<u> 310</u>)		•	
) Exa	miner Chris C.	unu	
	Filing	g Date: March	31, 2000) Grou	up Art Unit No. :	2815	
	For			ateral Spacer)			
			Enclosed Co)			
		Cleaning	ies During Ri	FSputter)			
		erourn()g					FAX RE	CEIVED
	^		- 4 4	TRAN	SMITTAL	·		
		missioner for Pa Box 1450	atents				FEB 2	0 2004
		andria, VA 2231	3-1450			1	ECHNOLOGY (ENTED 2000
	Dear	Sir:						200U
	Trans	smitted herewith	n is:					
	\boxtimes	Two Month Exter	nsion of Time (in d	duplicate)				
	XX	Amendment						
	\boxtimes		er is hereby authorie copy of this she		fees associated	d with this communic	ation to Deposit Acc	ount No. 19-
				Respectfu	lly submitted	1.		
				- f	<u> </u>		· · · · · ·	
				Paul E. Re	such, Ph.D.			
		_		Registratio	n No. 38,591	1		
		NENSCHEIN N BOX 061080	ATH & ROSEI	NTHAL LLP				
		KER DRIVE ST	ATION, SEAF	RS TOWER				
•		AGO, IL 60606	6					
	(312)	876-8000						

PAGE 3/11 * RCVD AT 2/20/2004 2:17:01 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/24 * DNIS:2731724 * CSID: * DURATION (mm-ss):02-02

This file wrapper was thoroughly reviewed by our technical staff. Fax pages 4, 8, 9 and 10 are missing from the original USPTO file history.

This has been brought to your attention so that you will know it has not been overlooked.

FEB.	20.	2004	1:19PM	SONN.	CHEIN
------	-----	------	--------	-------	-------

NO. 2449 ----- P. 5----

 $\{b\}$

20 /=x 4/6/4 Sunla

I hereby certify that this correspondence is being sent via facsimile 571-273-1724 to Examiner Chris C. Chu at the United States Patent and Trademark Office on FR. 2°, 7004

Date of FacsImile Paul E. Rauch, Ph.D. Name of Applicant, assignee Registered Representative licant, assignee or

Our File No. 09799940-0011

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

Group Art Unit No. 2815

FAX RECEIVED

FEB 2 0 2004

TEC: MOLOGY CENTER 2800

PETITION AND FEE FOR EXTENSION OF TIME (37 CFR § 1.136(a))

Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

This is a petition for a two month extension of time for the filing of an Appeal

Brief.

The Commissioner is hereby authorized to charge any fees associated with this communication to Deposit Account No. 19-3140. A duplicate copy of this sheet is attached.

Respectfully submitted,

Paul E. Rauch, Ph.D.

Registration No. 38,591 Attorney for Applicant

SONNENSCHEIN NATH & ROSENTHAL LLP P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

PAGE 5/11 * RCVD AT 2/20/2004 2:17:01 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/24 * DNIS:2731724 * CSID: * DURATION (mm-ss):02-02

FEB. 20. 2004 1:19PM SONN.


Ok Gater C.C. 3/3/04 CHEIN

-NO. 2449 - P. 6.

#2110 416/4 surles

I hereby certify that this correspondence is being sent via facsimile 571-273-1724 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

ZØ do. 200 Date of Facsimile



Our File No. 09799940-0011

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning Examiner Chris C. Chu

Group Art Unit No. 2815

FAX RECEIVED

FEB 2 0 2004

AMENDMENT

TECHNOLOGY CENTER 2800

Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Applicants respectfully request reconsideration in light of the following amendments and remarks.

PAGE 6/11 * RCVD AT 2/20/2004 2:17:01 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/24 * DNIS:2731724 * CSID: * DURATION (mm-ss):02-02

	FEB. 20.	2004	1:19PM	SONN⊾ .CHEIN		
/					PECIFICATION	
					CIFICATION	
			Please ac	Id the following paragraph	n to the specification, page 15, after line 16:	
e	DI		•	se "substantially rectangulation the substrate surface of m	lar" means that a side of the spacer has an nore than 85°.	

6

2 PAGE 7/11 * RCVD AT 2/20/2004 2:17:01 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/24 * DNIS:2731724 * CSID: * DURATION (mm-ss):02-02 SONNL JCHEIN

IN THE CLAIMS

NO. 3527

P. 4

1-24, (Cancelled)

1)2

25. (Previously presented) The semiconductor apparatus of claim 27 wherein said etch stop material comprises silicon nitride.

3
 26: (Previously presented) The semiconductor apparatus of claim 27 wherein said etch stop material comprises silicon dioxide.

27. (Currently Amended) A structure, comprising:

(a) a conductive layer disposed over a substrate;

(b) a first insulating layer on the conductive layer;

(c) a contact region in said first insulating layer;

(d) at least one insulating spacer in the contact region adjacent to the first insulating layer; and

(e) an etch stop material over said first insulating layer and adjacent to the insulating spacer, the etch stop material being a different material from the insulating spacer,

wherein a side of the insulating spacer has an angle relative to the that is either a right angle or an acute angle substrate surface of more than 85° a substantially rootangular profile in the contact region.

28. (Cancelled).

4

29. (Previously presented) The structure of Claim-27, wherein the insulating spacer has a surface portion in the contact region without overlying etch stop material.

30. (Previously presented) The structure of Claim 29, wherein the insulating spacer surface portion without overlying etch stop material comprises an insulating spacer surface portion most distant from said substrate.

31. (Cancelled).

PAGE 4/7 * RCVD AT 3/31/2004 1:34:54 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/25 * DNIS:2731724 * CSID: * DURATION (mm-ss):01-36

SONNL.JCHEIN

NO. 3527 P. 5

١

(Previously presented) The structure of Claim 27, further comprising a second insulating layer on the etch stop layer and over the conductive layer,

(Previously presented) The structure of Claim 32, further comprising a second conductive material in the contact region.

(Currently amended) A structure, comprising:

(a) a first electrically conductive material formed in and/or on a surface of a substrate;

(b) a contact opening in a region adjacent to a second electrically conductive material formed on the substrate;

(c) an electrically insulative spacer in the contact opening adjacent to the second electrically conductive material;

(d) an etch stop material over the electrically insulative spacer and the first and second electrically conductive materials, the etch stop material being a different material from the insulative spacer;

(e) a blanket layer over the etch stop material; and

(f) an opening through a first part of the etch stop material to the first electrically conductive material,

wherein a side of the electrically insulative spacer has a substantially rectangular cross-sectional-shape-in a plane that is substantially perpendicular an angle relative to the substrate surface of more than 85°.

(Cancelled). 35.

りて

3h (Previously presented) The structure of Claim 34, wherein the electrically insulative spacer has a surface portion without overlying etch stop material.

q

10 (Previously presented) The structure of Claim 36, wherein the electrically Insulative spacer surface portion without overlying etch stop material comprises a surface portion most distant from the substrate.

PAGE 5/7 * RCVD AT 3/31/2004 1:34:54 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/25 * DNIS:2731724 * CSID: * DURATION (mm-ss):01-36

SAMSUNG-1002.230

SONNL.SCHEIN

1)2

NO. 3527 P. 6

(Previously presented) The structure of Claim 34, further comprising a second insulating layer on the etch stop layer and over the conductive layer.

12 39. (Previously presented) The structure of Claim 38, further comprising a second conductive material in the contact region.

5

PAGE 6/7 * RCVD AT 3/31/2004 1:34:54 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/25 * DNIS:2731724 * CSID: * DURATION (mm-ss):01-36

REMARKS

The amendment to claims 27 and 34, and the specification, are supported by the specification, page 8, lines 19-23, and page 10, lines 8-11. No new matter has been added.

Applicants would like to thank Examiner Chu for the courteous and helpful discussion held with applicants representative on February 19, 2004. During that discussion, it was indicated that the above amendments would clarify the claims.

Applicants submit that the application is now in condition for allowance. Early notice of such action is earnestly solicited.

Respectfully_submitted, Paul E. Rauch, Ph.D.

Registration No. 38,591 Attorney for Applicants

SONNENSCHEIN NATH & ROSENTHAL P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

FAX RECEIVED

FEB 2 0 2004 TECHNOLOGY CENTER 2800

PAGE 11/11 * RCVD AT 2/20/2004 2:17:01 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/24 * DNIS:2731724 * CSID: * DURATION (mm-ss):02-02

MAR. 31. 2004 12:36PM

SONNENSCHEIN

Sonnenschein Nath & Rosenthal LLP

Facsimile Transmittal Sheet

OATE - March 31, 2004

PLEASE DELIVER THE FOLLOWING PAGES TO:

NAME	Examiner Chris C. Chu	
FIRM.	USPTO, Group Art Unit 2815	
PHONE.	571-272-1724	
FAX.	571-273-1724	
CLIENT / MATTER.	09799940-0011	
FROM.	Paul E. Rauch	
TOTAL NUMBER OF PAGES TRANSMITTED, INCLUDING THIS SHEET:		

MESSAGE +

Please deliver to Examiner Chris C. Chu Group Art Unit 2815 Serial No. 09/540,610

6

Original will NOT be malled

CONFIDENTIALITY NOTE

The documents accompanying this facsimile transmission and the Facsimile Transmission Sheet contain information from the law firm of Sonnenschein Nath & Rosenthal LLP which is confidential or privileged. The information is intended to be for the use of the individual or entity named on this transmission sheet. If you are not the intended recipient, be aware that any disclosure, copying, distribution or use of the contents of this facsimiled information is prohibited. If you have received this facsimile in error, please notify us by telephone immediately so that we can arrange for the retrieval of the original documents at no cost to you.

IF YOU DO NOT RECEIVE ALL OF THE PAGES ABOVE, PLEASE CALL 312,876.8101 AS SOON AS POSSIBLE.

SN&R FACSIMILE DEPARTMENT USE ONLY:

TRANSMISSION COMPLETED AT:

DOCUMENT TRANSMITTED

PAGE 1/7 * RCVD AT 3/31/2004 1:34:54 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/25 * DNIS:2731724 * CSID: * DURATION (mm-ss):01-36

NO. 3527 P. 1

8000 Sears Tower Chicago, IL 60606 312.876.8000 312.876.7934 fax www.sonnenschein.com

Chicago Kansas City Los Angeles New York San Francisco Short Hills, NJ St. Louis Washington, D.C. West Palm Beach

RECEIVED CENTRAL FAX CENTER

MAR 3 1 2004

OFFICIAt

MAR. 31. 2004 12:36PM

SONNENSCHEIN

RECEIVED CENTRAL FAX CENTER

MAR 3 1 2004

OFFICIAL

I hereby certify that this correspondence is being sent via facsimile 571-273-1724 to Examiner Chris C. Chu at the United States Patent and Trademark Office on

March 31, 2004 Date of Facsimile Paul E. Rauch, Ph.D. Name of Applicant, assignee or Registered Representative 43,853 Rig 1<u>lo</u>.

Our File No. 09799940-0011

Examiner Chris C. Chu

Group Art Unit No. 2815

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Method for Eliminating Lateral Spacer Erosion on Enclosed Contact Topographies During RF Sputter Cleaning

)

CORRECTED AMENDMENT

Mail Stop - AF Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

This Amendment is identical to the last amendment filed but it corrects the format of the presented claim set. Applicants thank Examiner Chu for pointing out this omission.

PAGE 2/7 * RCVD AT 3/31/2004 1:34:54 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/25 * DNIS:2731724 * CSID: * DURATION (mm-ss):01-36

NO. 3527 P. 3

IN THE SPECIFICATION

Please add the following paragraph to the specification, page 15, after line 16:

The phrase "substantially rectangular" means that a side of the spacer has an angle relative to the substrate surface of more than 85°.

2

PAGE 3/7 * RCVD AT 3/31/2004 1:34:54 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/25 * DNIS:2731724 * CSID: * DURATION (mm-ss):01-36

The second second

NENSUREIN

NO. 3527 P. 4

IN THE CLAIMS

1-24, (Cancelled)

25. (Previously presented) The semiconductor apparatus of claim 27 wherein said etch stop material comprises silicon nitride.

26. (Previously presented) The semiconductor apparatus of claim 27 wherein said etch stop material comprises silicon dioxide.

27. (Currently Amended) A structure, comprising:

(a) a conductive layer disposed over a substrate;

(b) a first insulating layer on the conductive layer;

(c) a contact region in said first insulating layer;

(d) at least one insulating spacer in the contact region adjacent to the first insulating layer; and

(e) an etch stop material over said first insulating layer and adjacent to the insulating spacer, the etch stop material being a different material from the insulating spacer,

wherein <u>a side of</u> the insulating spacer has <u>an angle relative to the</u> substrate surface of more than 85° a substantially rectangular profile in the contact region.

28. (Cancelled).

29. (Previously presented) The structure of Claim 27, wherein the insulating spacer has a surface portion in the contact region without overlying etch stop material.

30. (Previously presented) The structure of Claim 29, wherein the insulating spacer surface portion without overlying etch stop material comprises an insulating spacer surface portion most distant from said substrate.

31. (Cancelled).

3

PAGE 4/7 * RCVD AT 3/31/2004 1:34:54 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/25 * DNIS:2731724 * CSID: * DURATION (mm-ss):01-36

32. (Previously presented) The structure of Claim 27, further comprising a second insulating layer on the etch stop layer and over the conductive layer.

33. (Previously presented) The structure of Claim 32, further comprising a second conductive material in the contact region.

34. (Currently amended) A structure, comprising:

(a) a first electrically conductive material formed in and/or on a surface of a substrate;

(b) a contact opening in a region adjacent to a second electrically conductive material formed on the substrate;

(c) an electrically insulative spacer in the contact opening adjacent to the second electrically conductive material;

(d) an etch stop material over the electrically insulative spacer and the first and second electrically conductive materials, the etch stop material being a different material from the insulative spacer;

(e) a blanket layer over the etch stop material; and

(f) an opening through a first part of the etch stop material to the first electrically conductive material,

wherein <u>a side of</u> the electrically insulative spacer has <u>a substantially rectangular</u> cross-sectional-shape in a plane that is substantially perpendicular <u>an angle relative</u> to the substrate surface <u>of more than 85°</u>.

35. (Cancelled).

36. (Previously presented) The structure of Claim 34, wherein the electrically insulative spacer has a surface portion without overlying etch stop material.

37. (Previously presented) The structure of Claim 36, wherein the electrically insulative spacer surface portion without overlying etch stop material comprises a surface portion most distant from the substrate.

4

PAGE 5/7 * RCVD AT 3/31/2004 1:34:54 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/25 * DNIS:2731724 * CSID: * DURATION (mm-ss):01-36

MAR. 31. 2004 12:37PM SONNENSCHEIN

NO. 3527 P. 6

38. (Previously presented) The structure of Claim 34, further comprising a second insulating layer on the etch stop layer and over the conductive layer.

39. (Previously presented) The structure of Claim 38, further comprising a second conductive material in the contact region.

The second second

5.

MAR. 31. 2004 12:37PM

SONNENSCHEIN

REMARKS

The amendment to claims 27 and 34, and the specification, are supported by the specification, page 8, lines 19-23, and page 10, lines 8-11. No new matter has been added.

Applicants would like to thank Examiner Chu for the courteous and helpful discussion held with applicants representative on February 19, 2004. During that discussion, it was indicated that the above amendments would clarify the claims.

Applicants submit that the application is now in condition for allowance. Early notice of such action is earnestly solicited.

Respectfully submitted,

Reg No. 43,853 Paul E. Rauch, Ph.D.

Registration No. 38,591 Attorney for Applicants

SONNENSCHEIN NATH & ROSENTHAL P. O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER CHICAGO, IL 60606 (312) 876-8000

6

PAGE 7/7 * RCVD AT 3/31/2004 1:34:54 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/25 * DNIS:2731724 * CSID: * DURATION (mm-ss):01-36

		A			
	Application No.	Applicant(s)			
	09/540,610	NULTY ET AL.			
Notice of Allowability	Examiner	Art Unit			
	Chris C. Chu	2815			
The MAILING DATE of this communication appe All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in or other appropriate commu GHTS. This application is su	this application. If not included nication will be mailed in due course. THIS			
1. \square This communication is responsive to <u>2/20/04</u> .					
2. 🛛 The allowed claim(s) is/are <u>25 - 27, 29, 30, 32-34 and 36-3</u>	<u>19</u> .				
3. The drawings filed on are accepted by the Examiner	r.				
 4. Acknowledgment is made of a claim for foreign priority unable. a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)). 	been received. been received in Application	n No			
* Certified copies not received:					
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application. THIS THREE-MONTH PERIOD IS NOT EXTENDABLE .					
5. A SUBSTITUTE OATH OR DECLARATION must be submi INFORMAL PATENT APPLICATION (PTO-152) which give					
6. X CORRECTED DRAWINGS (as "replacement sheets") mus	t be submitted.				
(a) 🖾 including changes required by the Notice of Draftspers	on's Patent Drawing Review	(PTO-948) attached			
1) 🗌 hereto or 2) 🔀 to Paper No./Mail Date <u>4</u> .					
(b) X including changes required by the attached Examiner's Paper No./Mail Date <u>22</u> .	Amendment / Comment or i	n the Office action of			
Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in th	84(c)) should be written on the ne header according to 37 CFR	e drawings in the front (not the back) of ₹ 1.121(d).			
7. DEPOSIT OF and/or INFORMATION about the depose attached Examiner's comment regarding REQUIREMENT F					
Attachment(s)					
1. I Notice of References Cited (PTO-892)		ormal Patent Application (PTO-152)			
2. 🗌 Notice of Draftperson's Patent Drawing Review (PTO-948)	6. 🗌 Interview Sur Paper No /M	mmary (PTO-413), Aail Date			
3. Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date	8), 7. \boxtimes Examiner's A	nail Date mendment/Comment			
4. Examiner's Comment Regarding Requirement for Deposit		statement of Reasons for Allowance			
of Biological Material	9. 🗌 Other	•			
	·				
U.S. Patent and Trademark Office PTOL-37 (Rev. 1-04) No	tice of Allowability	Part of Paper No./Mail Date 22			

.

Application/Control Number: 09/540,610 Art Unit: 2815

DETAILED ACTION

Drawings

1. The proposed drawings mailed on October 4, 2001 are approved by Examiner. However, applicant should submit formal replacement sheets with labeled as such in the header according to 37 CFR 1.121(d) and formal drawings for the figures. Applicant is advised to employ the services of a competent patent draftsperson outside the Office, as the U.S. Patent and Trademark Office no longer prepares new drawings. The replacement drawings are required in reply to the Office action to avoid abandonment of the application. The requirement for replacement drawings will not be held in abeyance.

EXAMINER'S AMENDMENT

An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR
 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

3. Authorization for this examiner's amendment was given in a telephone interview with Paul E. Rauch on April 15, 2004.

The application has been amended as follows:

In claim 27, line 11, after "substrate surface," insert: -- that is either a right angle or an acute angle--.

Page 2

Application/Control Number: 09/540,610 Art Unit: 2815

In claim 34, at the last line, after "substrate surface," insert: -- that is either a right angle or an acute angle--.

REASONS FOR ALLOWANCE

The following is an examiner's statement of reasons for allowance:

4. The prior art of record does not teach or reasonably suggest, either singularly or in combination, at least one insulating spacer in a contact region adjacent to a first insulating layer; an etch stop material over the first insulating layer and adjacent to the insulating spacer, the etch stop material being a different material from the insulating spacer; and wherein a side of the insulating spacer has an angle relative to the substrate surface that is either a right angle or an acute angle of more than 85°.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is 571-272-1724. The examiner can normally be reached on 11:30 - 8:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 517-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 3

Application/Control Number: 09/540,610 Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

c.c. 4/7/04 5:41:46 PM Chris C. Chu Examiner Art Unit 2815

BAMMI

BRADLEY BAUMEISTER PRIMARY EXAMINER

Page 4

|--|

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

NOTICE OF ALLOWANCE AND FEE(S) DUE

26263	7590	04/20/2004		EXA	MINER
SONNENS P.O. BOX 0		ΓΗ & ROSENTHAL LLP		CHU,	CHRIS C
		ON, SEARS TOWER		ART UNIT	PAPER NUMBER
CHICAGO, IL 60606-1080			2815		
			DA	TE MAILED: 04/20/20	004

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/540,610	03/31/2000	James E. Nulty	I6820.P097	2171	-

TITLE OF INVENTION: STRUCTURE HAVING REDUCED LATERAL SPACER EROSION

APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1330	\$300	\$1630	07/20/2004

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE REFLECTS A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE APPLIED IN THIS APPLICATION. THE PTOL-85B (OR AN EQUIVALENT) MUST BE RETURNED WITHIN THIS PERIOD EVEN IF NO FEE IS DUE OR THE APPLICATION WILL BE REGARDED AS ABANDONED.

HOW TO REPLY TO THIS NOTICE:

!

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:	If the SMALL ENTITY is shown as NO:
A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status is changed, pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above and notify the United States Patent and Trademark Office of the	B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check the box below and enclose the PUBLICATION FEE and 1/2 the ISSUE FEE shown above.
change in status, or	Applicant claims SMALL ENTITY status. See 37 CFR 1.27.

II. PART B - FEE(S) TRANSMITTAL should be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). Even if the fee(s) have already been paid, Part B - Fee(s) Transmittal should be completed and returned. If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 3

PTOL-85 (Rev. 11/03) Approved for use through 04/30/2004.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail

;

Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

			or <u>Fax</u>	(703) 746-4000	irginia 22313-1450	
INSTRUCTIONS: This for appropriate. All further corr indicated unless corrected b maintenance fee notification	m should be used for tran- respondence including the I elow or directed otherwise s.	smitting the ISSU Patent, advance or in Block I, by (a		· · ·	equired). Blocks I through 4 s s will be mailed to the current ess; and/or (b) indicating a sep	hould be completed where correspondence address as arate "FEE ADDRESS" for
CURRENT CORRESPONDENCE	E ADDRESS (Note: Legibly mark-up	with any corrections or	use Block 1)	papers. Each addition	of mailing can only be used f This certificate cannot be used onal paper, such as an assignm	or domestic mailings of the for any other accompanying ent or formal drawing, must
P.O. BOX 061080 WACKER DRIVE	N NATH & ROSEN STATION, SEARS TO			(I hereby certify that States Postal Servic addressed to the M	cate of mailing or transmission. Certificate of Mailing or Trans t this Fee(s) Transmittal is bein e with sufficient postage for fir dail Stop ISSUE FEE address SPTO, on the date indicated bel	ng deposited with the United rst class mail in an envelope above, or being facsimile
CHICAGO, IL 606	06-1080			transmitted to the O	SF 10, on the date indicated be	(Depositor's name)
					·····	(Signature)
						(Date)
APPLICATION NO.	FILING DATE		FIRST NAMED INV	ENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/540,610	03/31/2000		James E. Nul		16820.P097	2171
TITLE OF INVENTION: ST	RUCTURE HAVING RED	UCED LATERAI	. SPACER EROSIO	DN		
APPLN. TYPE	SMALL ENTITY	ISSUE FI	EE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1330)	\$300	\$1630	07/20/2004
EXAMI	NER	ART UN	IT	CLASS-SUBCLASS		
CHU, CH	IRIS C	2815	······································	257-774000		
 "Fee Address" indicatio PTO/SB/47; Rev 03-02 or Number is required. ASSIGNEE NAME AND PLEASE NOTE: Unless a been previously submitted (A) NAME OF ASSIGNE Please check the appropriate a 4a. The following fee(s) are e Issue Fee Publication Fee Advance Order - # of C 	an assignee is identified below to the USPTO or is being so E assignee category or categor inclosed:	ion form of a Customer E PRINTED ON T ow, no assignee di ubmitted under sej (B ries (will not be pri 4b	agents OR, alte firm (having as agent) and the attorneys or age will be printed. "HE PATENT (prin ata will appear on to parate cover. Comp) RESIDENCE: (Co inted on the patent); Payment of Fee(s) A check in the a Payment by crec The Director is Deposit Account N	he patent. Inclusion of letion of this form is NG (TY and STATE OR C individual : mount of the fee(s) is e lit card. Form PTO-203 hereby authorized by lumber	e of a single d attorney or 2 istered patent ted, no name 3 assignee data is only appropria OT a substitute for filing an assi OUNTRY) Corporation or other private gr enclosed. 38 is attached. charge the required fee(s), or (enclose an extra c	roup entity government credit any overpayment, to opy of this form).
Director for Patents is request	ted to apply the Issue Fee an	d Publication Fee	(if any) or to re-app	ly any previously paid	i issue fee to the application ide	ntified above.
(Authorized Signature) NOTE; The Issue Fee and other than the applicant; a interest as shown by the reco This collection of informati obtain or retain a benefit b application. Confidentiality estimated to take 12 minute completed application form case. Any comments on ti suggestions for reducing thi Patent and Trademark O 22313-1450. DO NOT SE SEND TO: Commissioner for Under the Paperwork Reduced collection of information un	registered attorney or age pords of the United States Pat ion is required by 37 CFR y the public which is to fil is governed by 35 U.S.C. 12 s to complete, including ga to the USPTO. Time will he amount of time you re is burden, should be sent to ffice, U.S. Department o ND FEES OR COMPLET or Patents, Alexandria, Virgi	nt; or the assigne ent and Trademarl 1.311. The inform e (and by the US 22 and 37 CFR 1.1 thering, preparing, vary depending to quire to complet b the Chief Inform f Commerce, A ED FORMS TO nia 22313-1450.	e or other party in < Office. lation is required to PTO to process) and 4. This collection is and submitting the upon the individua e this form and/or hation Officer, U.S lexandria, Virginia THIS ADDRESS			
			MIT THIS FORM V		<u></u>	<u></u>
PTOL-85 (Rev. 11/03) Appro	oved for use through 04/30/2		OMB 0651-003		rademark Office; U.S. DEPAR	IMENT OF COMMERCE

	ited States Pate	INT AND TRADEMARK OFFICE	UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 223 www.uspto.gov	Trademark Office OR PATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/540,610	03/31/2000	James E. Nulty	16820.P097	2171
26263 75	590 04/20/2004		EXAM	INER
	N NATH & ROSEN	THAL LLP	CHU, C	HRIS C
P.O. BOX 061080 WACKER DRIVE	STATION, SEARS T	OWER	ART UNIT	PAPER NUMBER
CHICAGO, IL 606			2815	
			DATE MAILED: 04/20/200	4

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 0 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 0 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) system (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (703) 305-1383. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (703) 305-8283.

Page 3 of 3

PTOL-85 (Rev. 11/03) Approved for use through 04/30/2004.

I certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an P.O. Box 1450, Alexandria, VA 22313-1450 on: JUL 1 9 2004 JUL 1 9	
Signature	
0.0.1.1.0.0	

Our File No. CYP01-007-DIV-US

Examiner Chris C. Chu

Group Art Unit No. 2815

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nulty, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Structure Having Reduced Lateral Spacer Erosion

TRANSMITTAL

M.S. - Issue Fee Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Transmitted herewith is:

Credit Card Payment Form

Part B Fee Transmittal Form PTOL-85 (in duplicate)

Change of Correspondence Address

Letter to Official Draftsman

7 Sheets of Formal Drawings (Figures 1-4)

No additional fee is required.

The Commissioner is hereby authorized to charge any fees associated with this communication not covered by check or credit card payment or credit any overpayment to Deposit Account No. (50-3123). A duplicate copy of this sheet is attached.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591

Evan Law Group LLC 566 West Adams Suite 350 Chicago, Illinois 60661 (312) 876-1400

JUL 1 9 2004	U.S. Patent and Trad	iffiark Office: L	PTO/SB/122 (09-03) hrough 11/30/2005. OMB 0851-0035 J.S. DEPARTMENT OF COMMERCE tisplays a valid OMB control number.	TT #23 7-29-04 TC
Under the Papendok Reduction Act of 1895, no persons are requi	Application Number	09/	540,610	7-29-09
CORRESPONDENCE ADDRESS	Filing Date	Ма	rch 31, 2000	
Application	First Named Inventor	Jan	nes E. Nuity, et al.	
Address to:	Art Unit	281	5	
Commissioner for Patents P.O. Box 1450	Examiner Name	Chi	is C. Chu	
Alexandria, VA 22313-1450.	Attorney Docket Numbe	r CY	P01-007-DIV-US	7
Please change the Correspondence Address for the abov	ve-identified patent application to:			
OR	·			
Firm or Individual Name Address		**	·	
City	State	Zip		
Country				
Telephone	Fax			
This form cannot be used to change the data associated with an existing Customer Number use "F Change" (PTO/SB/124). I am the: Applicant/Inventor Assignee of record of the entire interest. Statement under 37 CFR 3.73(b) is enclosed Attorney or Agent of record. Registration Nu Registered practitioner named in the applica executed oath or declaration. See 37 CFR 1 Typed or Printed Paul E. Rauch, Ph.D. Signatura Date May 15 2004 NOTE: Signatures of all the Inventors or assignees of record of the entire	d. (Form PTO/SB/96). Imber <u>38,591</u> ation transmittel letter in an applica I.33(a)(1). Registration Number Telephone <u>312-876-14</u>	a tion without : 00	······································	
forms if more than one signature is required, see below*.			•	1
Total of 1forms are submitted.		· · · · · · · · · · · · · · · · · · ·	a which is to file (and by the tippon	;

÷.,

This collection of information is required by 37 CFR 1.33. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 3 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief information Officer. U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS . ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/540,610 03/31/2000 James E. Nulty 16520,P097 2171 09/540,610 03/31/2000 James E. Nulty 16520,P097 2171 ITLE OP INVENTION: STRUCTURE HAVING REDUCED LATERAL SPACER EROSION DATE DUE DATE DUE APPL.N. TYPE SMALL ENTITY ISSUE FRE PUBLICATION FRE TOTAL FEE(S) DUE DATE DUE nonprovisional NO S1330 S100 07/202004 EXAMINER CHU, CHRIS C 215 237-776000 EVAN LAW GROUP LLC Change of correspondence address or indication of "Fee Address" Indication form PTOSENT print or speet EVAN LAW GROUP LLC Prov Address Indication of Tee Address" Indication form PTOSENT print or speet EVAN LAW GROUP LLC ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT print or speet					
Commissioner for Yafenis Commissioner for Yafenis Commissioner Struct Verginia 2313-1450 Or Eax (703) 746-4000 Or Eax (703) 746-400 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (700) 740 (7		,		r fee	1
NSTRUCTION: This (p8) could be used for programming the ISSUE FEE and PUBLICATION FEE (f required). Block 1 in works 4 should be compared with the second could be compared with th	0 7004		Commissioner f P.O. Box 1450	for Patents	/
	5				
2023 799 04/20204 SOUNDENCOMPONENT LATEL & DOODNERLY LATER THE DENCOMPONENT ALTEL & DONDERLY LATER THE DENCOMPONENT ALTEL ALTEL & DOODNERLY LATER THE DENCOMPONENT ALTEL ALTEL & DOODNERLY LATER THE DENCOMPONENT ALTEL ALTER THE DENCOMPONENT ALTEL ALTER THE PREME ADDORDNER ALTER THE DENCOMPONENT ALTEL ALTER THE DENCOMPONY OF ALTEL ALTER THE DENCOMPONENT ALTEL ALTER THE DENCOMPONY OF ALTEL ALTE	mance ice nonincanons.		ACATION FEE (if requires of maintenance fees correspondence address	uired). Blocks I through 4 si will be mailed to the current s; and/or (b) indicating a sepa	touid be completed where correspondence address as trate "FEE ADDRESS" for
Sector Description Control of Multing or Transmission Market State Found Street		up with any corrections or ous Block 1)	papers. Each addition	hal caper, such as an assignme	or domestic mailings of the for any other accompanying ant or formal drawing, mus
Contract of the second se	OLD ID LOCULOBIANT ATTLE DOGD	TTTTT A Y X-T-T			• -
Suite 350 Chicago, Illinois 60661 Paul E. Rauch, Ph.D., Registration No. 38,591 (oppositor with a constraint of the constraint o	C. DOW OFFICE		Ce I hereby certify that the States Postal Service addressed to the Ma	ertificate of Mailing or Trans this Fec(s) Transmittal is being with sufficient postage for fin all Stop ISSUE FEE address	mission g deposited with the United at class mail in an envelope above, or being facsimile
Chicago, Illinois 60661 User APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/540,610 03/31/2000 James E. Nulty 16520,P097 2171 TITLE OF INVENTION: STRUCTURE HAVING REDUCED LATERAL SPACER EROSION APPLIA: TYPE SMALL ENTITY ISSUE FEE PUBLICATION FEE TOTAL FEE(S) DUE DATE DUE nonprovisional NO \$1330 S300 \$1630 07/20/2004 EXAMINER ART UNIT CLASS-SUBCLASS CHU, CHRIS C 2815 237-774000 Change of correspondence address or indication of "Fee Address" (107 Immee of up to 3 registered intorney or agents OR, sleenaties (or Change of Correspondence address (or Change of Cor		ms	Paul E. Rauch	h. Ph.D., Registration N	ow. 0. 38.591 (Depositor's name)
APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/540,610 DJG 1/2000 James E. Nulty 16520,P07 2171 TITLE OF INVENTION: STRUCTURE HAVING REDUCED LATERAL SPACER EROSION APPLA: TYPE SMALL ENTITY 1550E FEE PUBLICATION FEE TOTAL FEE(5) DUE DATE DUE APPLA: TYPE SMALL ENTITY 1550E FEE PUBLICATION FEE TOTAL FEE(5) DUE DATE DUE Change of correspondence address or indication of "Fee Address" (37 Represention of the patent front page, list (1) the manes of up to 3 registered patent attorneys or angine of angle firm (laving as a member a registered patent attorneys or angle firm (laving as a member a registered patent attorneys or angle firm (laving as a member a registered patent attorneys or angle firm (laving as a member a substitute for filing as assignment. EVAN LAW GROUP LLC OPTOSMAT (2) Respondence is identified below, no assignee data is only appropriate when an assignment. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATINT (print or nyce) EVAN LAW GROUP LLC PLEASE NOTE: Unless on assignee is identified below, no assignee data is idented, no name is listed, no annee is anality appropriate when an assignment. (a) NAME OF ASSIGNEE (b) RESIDENCE CONTA TO BE PRINTED ON THE PATINT (print or nyce) PLEASE NOTE: Unless on assignee is identified below, no assignee data will appresortiate when an assignment. (b) RESIDENCE (CITY an		is 60661	22		(Signature)
09/540,510 03/31/2000 James E. Nulty 16520,P097 21/1 TLE OF INVENTION: STRUCTURE HAVING REDUCED LATERAL SPACER EROSION APPLN. TYPE SMALL ENTITY ISSUE FIGE PUBLICATION FIGE TOTAL FEE(3) DUE DATE DUE nonprovisional NO \$1330 \$300 \$1630 07/20/2004 EXAMINER ART UNIT CLASS-SUBCLASS	Criticago, millor		July 1	5,2004	(Dale)
ITLE OF INVENTION: STRUCTURE HAVING REDUCED LATERAL SPACER EROSION APPLA: TYPE SMALL ENTITY ISSUE FEE PUBLICATION FEE TOTAL FEE(S) DUE DATE DUE nonprovisional NO SIGDIO DATE DUE CHU, CHRIS C 2815 27-774000 Chunge of correspondence address or indication of "Fee Address" (37 CR age of correspondence address or indication of "Fee Address" (37 Chunge of correspondence address (or Change of Correspondence	PLICATION NO. FILING DATE	FIRST NAMED INV	INTOK	ATTORNEY DOCKET NO.	CONFIRMATION NO.
APPLM. TYPE SMALL ENTITY ISSUE FEE PUBLICATION FEE TOTAL FEE(5) DUE DATE DUE nonprovisional NO \$1330 \$300 \$1630 07/20/2004 EXAMINER ART UNIT CLASS-SUBCLASS CHU, CHRIS C 2815 257-774000 Change of correspondence address or indication of "Fee Address" (37 2. For printing on the patent from page, list (1) the name of a single firm (having as a member a single firm (having an satisfirm) or having an massignment at them providely adminide to the USPTO or is being adminide under separate core. Charles (having an satisfirm or having an satisfirm) D "PEASE NOTE: Unless an assignment is first of not page first (will not be printed on the patent). Individual (corporation or othe	09/540,610 03/31/2000	James E. Nul	У	16820.P097	2171
nonprovisional NO \$1320 \$300 \$1630 07/20/2004 EXAMINER ART UNIT CLASS-SUBCLASS CHU, CHRIS C 2815 257-774000 Change of correspondence address or indication of "Fee Address" (37 R 1.53). 2. For printing on the patent atomrsy or agents OR, alternatively, (2) the name of a single range of the D-3 registered atomrsy or agents OR, alternatively, (2) the name of a single range of correspondence address (or Change of Correspondence Address form PIO/SB/12) attached. Use of a Customer Number Is regulated. EVAN LAW GROUP LLC agents OR, alternatively, (2) the name of a single range of up to 3 registered atomrsy or agents Info name is lined, no name will be printed. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) PLEASE NOTE: Unless on assigne to identified below, no assignee data if only uppropriate when an assignment will be printed. ASSIGNEE NAME OF ASSIGNEE (B) RESIDENCE CONDUCTOR CORPORATION SAN JOSE, CALIFORNIA CYPRESS SEMICONDUCTOR CORPORATION SAN JOSE, CALIFORNIA Publication fee 4b, Payment of Fee(3) is enclosed. Protival form is analytic and enclosed. Publication fee 10 Publication fee 10 Marker for Patents is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above. UDTFE: The Issue fee and Publication Fee (if	OF INVENTION: STRUCTURE HAVING RE	DUCED LATERAL SPACER EROSIO	N		
EXAMINER ART UNIT CLASS-SUBCLASS CHU, CHRIS C 2815 257-774000 Change of correspondence address or indication of "Fee Address" (37 R 1.363). 2. Por prining on the patent front page, list (1) the names of up to 3 registered patent atorneys or agents DR, alternatively, (2) the name of a single finderss form PTO/SBV1/23 trached. EVAN LAW GROUP LLC 0"Fee Address 'on PTO/SBV1/23 trached. 2. Por prining on the patent front page, list (1) the names of up to 3 registered patent atorneys or agents DR, alternatively, (2) the name of a single finderss form (having as a nember a registered patent atorneys or agents. If no name is listed, no name 0"Fee Address 'Indication (or "Fee Address" Indication form Number is required. EVAN LAW GROUP LLC ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) EVAN LAW GROUP LLC PLEASE NOTE: Unless an assigner is identified below, no assigner data signer of identified below, no assigner data will apper on the patent. Inclusion of assigner data is only appropriate when an assignment. (A) NAME OF ASSIGNEE (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY) CYPRESS SEMICONDUCTOR CORPORATION SAN JOSE, CALIFORNIA ease check the appropriate assigner of identified above. (A check in the amount of the fee(s) is enclosed. (Problexing fee(s) are enclosed: 4b. Paynent of Fee(s): (Individual Corporation or other private group antify (D) govername (enclose an exina copy of this form	APPLN. TYPE SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	
CHU, CHRIS C 2815 257-774000 Change of correspondence address or indication of "Fee Address" (37 R 1.363). 2. Por prining on the patent front page, list (1) the names of up to 3 registered patent attorneys or agents DR, alternatively (2) the name of a single from (having as a member a registered storneys or agents DR, alternatively (2) the name of a single from (having as a member a registered storneys or agents DR, alternatively (2) the name of a single from (having as a member a registered storneys or agents and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. EVAN LAW GROUP LLC agents and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent, from is NOT a substitute for filing an assignment. (A) NAME OF ASSIGNEB (B) RESIDENCE: (CITY and STATE OR COUNTRY) CYPRESS SEMICONDUCTOR CORPORATION SAN JOSE, CALIFORNIA Rese check the appropriate assignee category or categories (will not be printed on the patent): (Issue Fee (Publication Fee (Publication Fee (Publication Fee (Publication Fee (Publication Fee (Publication Fee (Advance Order - # of Copies 10 (Onee) (Onee) (Onee) (Onee) (Onee) (Onee) (Onee) (Onee) (Cone	xonprovisional NO	\$1330	\$300	\$1630	07/20/2004
Change of correspondence address or indication of "Fee Address" (37 R 1.53). 2. For printing on the patent front page, list (1) the names of up to 3 registered patent attorneys or agents DR, alternatively, (2) the name of a single from (having as a member a registered patent attorneys or agents DR, alternatively, (2) the name of a single from (having as a member a registered patent attorneys or agents DR, alternatively, (2) the name is listed, no name will be printed. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent, inclusion of assignee data is only appropriate when an assignment been previously submitted to the USYTO or is being submitted under separate cover. Completion of this form is NOT a substitute for filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY) CYPRESS SEMICONDUCTOR CORPORATION SAN JOSE, CALIFORNIA asse check the appropriate assignee category or categories (will not be printed on the patent): (Issue Fee (Publication Fee (Advance Order - # of Copies 10 (Date) (Dat	EXAMINER	ART UNIT	CLASS-SUBCLASS]	
R1.533. names of up to 3 registered patent attorneys or agents if no name of a single firm (having as a member a registered attorney or agents, if no name is listed, no name is	CHU, CHRIS C	2815	257-774000		
PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. Inclusion of assignee data is only appropriate when an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE; (CITY and STATE OR COUNTRY) CYPRESS SEMICONDUCTOR CORPORATION SAN JOSE, CALIFORNIA ease check the appropriate assignee category or categories (will not be printed on the patent); individual corporation or other private group entity government The following fee(s) are enclosed: 4b. Payment of Fee(s): Individual corporation or other private group entity government (Issue Fee 0 A check in the amount of the fee(s) is enclosed. Payment by credit card. Form PTO-2038 is attached. (Publication Fee 10 Chate by credit card. Form PTO-2038 is attached. (enclose an extra copy of this form). rector for Patents is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above. 07/20/2004 RHEBRAH1 00000006 09540610 01TE; The Issue Fee and Publication Fee (if required) will not be acceded from anyone there than the applicant; a registered attorney or agent; or the assignee or other party in tareets as shown by the records of the United States Patent and Trademark Office. 07/20/2004 RHEBRAH1 00000006 09540610 01 FC:1504 300.00 0P 30.00 0P 00 FC:1504 30.00 0P 02 FC:1504 30.00 0P <td>Pee Address" indication (or "Fee Address" Indica NSB/47; Rev 03-02 or more recent) attached. Us</td> <td>Correspondence agents OR, alter firm (having as agent) and the attorneys or age</td> <td>matively, (2) the name a member a registered names of up to 2 regist</td> <td>of a single attorney or 2 tered patent</td> <td></td>	Pee Address" indication (or "Fee Address" Indica NSB/47; Rev 03-02 or more recent) attached. Us	Correspondence agents OR, alter firm (having as agent) and the attorneys or age	matively, (2) the name a member a registered names of up to 2 regist	of a single attorney or 2 tered patent	
PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. Inclusion of assignee data is only appropriate when an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE; (CITY and STATE OR COUNTRY) CYPRESS SEMICONDUCTOR CORPORATION SAN JOSE, CALIFORNIA ease check the appropriate assignee category or categories (will not be printed on the patent); individual corporation or other private group entity government The following fee(s) are enclosed: 4b. Payment of Fee(s): Individual corporation or other private group entity government (Issue Fee 0 A check in the amount of the fee(s) is enclosed. Payment by credit card. Form PTO-2038 is attached. (Publication Fee 10 Chate by credit card. Form PTO-2038 is attached. (enclose an extra copy of this form). rector for Patents is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above. 07/20/2004 RHEBRAH1 00000006 09540610 01TE; The Issue Fee and Publication Fee (if required) will not be acceded from anyone there than the applicant; a registered attorney or agent; or the assignee or other party in tareets as shown by the records of the United States Patent and Trademark Office. 07/20/2004 RHEBRAH1 00000006 09540610 01 FC:1504 300.00 0P 30.00 0P 00 FC:1504 30.00 0P 02 FC:1504 30.00 0P <td>IGNEE NAME AND RESIDENCE DATA TO I</td> <td>BE PRINTED ON THE PATENT (prin</td> <td>t or type)</td> <td></td> <td></td>	IGNEE NAME AND RESIDENCE DATA TO I	BE PRINTED ON THE PATENT (prin	t or type)		
ease check the appropriate assignee category or categories (will not be printed on the patent): The following fee(s) are enclosed: The following fee(s) are	ASE NOTE: Unless an assignce is identified be previously submitted to the USPTO or is being	clow, no assignee data will appear on t submitted under separate cover. Compl	he patent. Inclusion of a letion of this form is NO		te when an assignment has gnment.
The following fee(s) are enclosed: 4b. Payment of Fee(s): Alsue Fee A check in the amount of the fee(s) is enclosed. Publication Fee Payment by credit card. Form PTO-2038 is attached. Advance Order - # of Copies 10 rector for Patents is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above. vorte: (Date) vorte: July 15, 2004 vorte: The issue Fee and Publication Fee (if required) will not be accepted from anyone there than the applicant; a registered attorney or agen; or the assignee or other party in the records of the United States Patent and Trademark Office. 07/20/2004 RHEBRAH1 00000006 09540610 01 FC:1504 300.00 0P 02 FC:1504 300.00 0P 03 FC:8001 30.00 0P 03 FC:8001 30.00 0P	CYPRESS SEMICONDUCTO	R CORPORATION	SAN JO	DSE, CALIFORNIA	
A lissue Fee I a check in the amount of the fee(s) is enclosed. Publication Fee 10 A check in the amount of the fee(s) is enclosed. Payment by credit card. Form PTO-2038 is attached. Yore for Patents is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above. Worte: The Issue Fee and Publication Fee (if required) will not be accepted from anyone there than the applicant; a registered atomey or agen; or the assignee or other party in therest as bown by the records of the United States Patent and Trademark Office. Norte: This collection of information is required by 37 CFR 1:311. The Information is required to that is to file (and by the USPTO to process) apilication 07/20/2004 RHEBRAH1 00000006 09540610	sheck the appropriate assignce category or category	ories (will not be printed on the patenf):	🛛 individual 🗎	corporation or other private gro	oup antity O government
Publication Fee 10 Payment by credit card. Form PTO-2038 is attached. Advance Order - # of Copies 10 The Director is hereby authorized by charge the required fee(s), or credit any overpayment be posit Account Number rector for Patents is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above. uthorized Signature (Date) VOTE; The Issue Fee and Publication Fee (if required) will not be accepted from anyone there than the applicant; a registered atomey or agen; or the assignee or other party in therest as shown by the records of the United States Patent and Trademark Office. 07/20/2004 RHEBRAH1 00000006 09540610 01 FC: 1501 1330.00 OP 02 FC: 1504 300.00 OP 03 FC: 8001 30.00 OP 04 FC: 8001 30.00 OP		• •		stored	
Advance Order - # of Copies 10 The Director is hereby authorized by charge the required fee(s), or credit any overpayment begosit Account Number	ublication Fee		•••••••••••••••••••••••••••••••••••••••		
rector for Patents is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above. (Date)	dvance Order - # of Copies 10	The Director is	hereby authorized by clumber 50-3123	harge the required fee(s), or (credit any overpayment, to
AVOTE: The issue Fee and Publication Fee (if required) will not be accepted from anyone ther than the applicant; a registered atomey or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office. This collection of information is required by 37 CFR 1.311. The information is required to btain or retain a benefit by the public which is to file (and by the USPTO to process) and indication. Confidentiation for the States of the United States Patent and Trademark Office. This collection of information is required by 37 CFR 1.311. The information is required to btain or retain a benefit by the public which is to file (and by the USPTO to process) and indication.	r for Patents is requested to apply the Issue Fee a				
VOTE: The issue Fee and Publication Fee (if required) will not be accepted from anyone ther than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office. 01 FC:1501 1330.00 0P his collection of information is required by 37 CFR 1.311. The information is required to btain or retain a benefit by the public which is to file (and by the USPTO to process) an information is required by 15 C12 and 32 CFR 1.414. The information is required to process) an information is required to the united states of the formation is required to the USPTO to process) and information is required by the public which is to file (and by the USPTO to process) and information is required to the USPTO to process) and information is required by the public which is to file (and by the USPTO to process) and information is required by the public which is to file (and by the USPTO to process) and information is required by the public which is to file (and by the USPTO to process) and information is required to the public which is to file (and by the public which is to file (and by the public which is to file (and by the USPTO to process) and information is required by a file (and by the public which is to file (a	ized Signature)	(Date) 1.1 15 200	1		
ther than the applicant; a registered attorney or agent; or the assignee or other parfy in interest as shown by the records of the United States Patent and Trademark Office. This collection of information is required by 37 CFR 1.311. The Information is required to 03 FC:8001 30.00 0P 03 FC:8001 30 FC:800	: The Issue Fee and Publication Fee (if requi	red) will not be accented from anyon		Ebrahi 00000006 095406	10
his collection of information is required by 37 CFR 1.311. The information is required to 0.3 FC:8001 30.00 UP train or retain a benefit by the public which is to file (and by the USPTO to process) an i pricetion. Confidentially is required by 35 U.S. C. 123 and 32 CFR 1.14 This required to 1.03 FC:8001	than the applicant; a registered attorney or ag it as shown by the records of the United States Pi	ent; or the assignce or other party in stent and Trademark Office.	01 FC:1501		
Similar to take 12 minutes to complete, including gathering, preparing, and submitting the ompleted application form to the USPTO. Time will vary depending upon the individual ase. Any comments on the amount of time you require to complete this form and/or uggestions for reducing this burden, should be sent to the Chlef Information Officer, U.S. atent and Trademark Office, U.S. Department of Commerce, Alexandria, Virginia 2313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. END TO: Commissioner for Patents, Alexandria, Virginia 22313-1450.			03 FC:8001		
nder the Paperwork Reduction Act of 1995, no persons are required to respond to a ollection of information unless it displays a valid OMB control number.	or retain a benefit by the public which is to f ation. Confidentiality is governed by 35 U.S.C. I ted to take 12 minutes to complete, including g etcd application form to the USPTO. Time wi Any comments on the amount of time you stions for reducing this burden, should be sent and Trademark Office, U.S. Department 1450. DO NOT SEND FEES OR COMPLE	file (and by the USPTO to process) ar 122 and 37 CFR 1.14. This collection in rathering, preparing, and submitting the ill vary depending upon the individual require to complete this form and/or to the Chlef Information Officer, U.S. of Commerce, Alexandria, Virginia STED FORMS TO THIS ADDRESS.	·		•
TRANSMIT THIS FORM WITH FEE(S)	or retain a benefit by the public which is to f ation. Confidentiality is governed by 35 U.S.C. I ted to take 12 minutes to complete, including g etcd application form to the USPTO. Time wi Any comments on the amount of time you stions for reducing this burden, should be sent and Trademark Office, U.S. Department 1450. DO NOT SEND FEES OR COMPLE TO: Commissioner for Patents, Alexandria, Vin	file (and by the USPTO to process) ar 122 and 37 CFR 1.14. This collection in rathering, preparing, and submitting the ill vary depending upon the individual require to complete this form and/or to the Chlef Information Officer, U.S. of Commerce, Alexandria, Virginia STED FORMS TO THIS ADDRESS. ginia 22313-1450.			•

I certify that this correspondence of deposited with the United States Postal Sérvice with sufficient age as first class mail in an envelope addressed to: Commission for Patents OTPERO Box 1450, Alexandria, VA 22313-1450 on: Aurul 15, 2004 Gate of Deposit Haul E. Rauch, Ph.D., Registration No. 38,591

=24MC

Our File No. CYP01-007-DIV-US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

James E. Nuity, et al.

Serial No. 09/540,610

Filing Date: March 31, 2000

For Structure Having Reduced Lateral Spacer Erosion

ral [/]

Examiner Chris C. Chu

Group Art Unit No. 2815

SUBMISSION OF FORMAL DRAWINGS

M.S. Issue Fee Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450


Dear Sir:

In response to the Notice of Allowability dated April 20, 2004, Applicants have enclosed 7 sheets of formal drawings (Figures 1-4) including changes required by the Notice of Draftsperson's Patent Drawing Review, PTO-948 attached to Paper No. 4 and 22.

Respectfully submitted,

Paul E. Rauch, Ph.D. Registration No. 38,591 Attorney for Applicant

Evan Law Group LLC 566 West Adams Suite 350 Chicago, Illinois 60661 (312) 876-1400






ť

Serial No. 09/540,610 intors: James E. Nulty, et al. Docket No. CYP01-007-DIV-US




ł


SAMSUNG-1002.251




Serial No. 09/540,610 Inventors: James E. Nulty, et al. Attorney Docket No. CYP01-007-DIV-US

17












No. CYP01-007-DIV-US

5/7












Serial No. 09/540,810 Inventors: James E. Nulty, et al. Attorney Docket No. CYP01-007-DIV-US

6












Serial No. 09/540,610 Inventors: James E. Nulty, et al. Attorney Docket No. CYP01-007-DIV-US

7/7







ND TRADEMARK OFFICE



Commissioner for Patents United States Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450 www.uspto.gov

P75M

DATE PRINTED

EVAN LAW GROUP LLC 600 WEST JACKSON BLVD., SUITE 625 CHICAGO IL 60661

03/10/08

MAINTENANCE FEE REMINDER

According to the records of the U.S. Patent and Trademark Office (USPTO) the maintenance fee for the patent(s) listed below (for which the above address is on record as the fee address under 37 CFR 1.363) has not been paid within the six-month period set forth in 37 CFR 1.362(d). THE MAINTENANCE FEE MAY STILL BE PAID WITH THE APPLICABLE SURCHARGE SET FORTH IN 37 CFR 1.20(h), WITHIN THE SIX-MONTH GRACE PERIOD SET FORTH IN 37 CFR 1.362(e).

Unless payment of the maintenance fee and the applicable surcharge is received in the USPTO within the six-month grace period, THE PATENT WILL EXPIRE AS OF THE END OF THE GRACE PERIOD. 35 U.S.C. 41(b).

The total payment due is the amount required on the date the fee is paid (and not necessarily the amount indicated below). All USPTO fees (including maintenance fees) are subject to change. Customers should refer to the USPTO Web site (www.uspto.gov) or call the Maintenance Fee Branch at 571-272-6500 for the most current fee amounts for the correct entity status before submitting payment. The total payment due indicated below is based on the entity status according to current Office records (shown below).

Timely payment of the total payment due is required in order to avoid expiration of the patent. A maintenance fee payment can be timely made using the certificate of mailing or transmission procedure set forth in 37 CFR 1.8.


	FEE MAINT. AMT SURCHG		PATENT ISSUE DATE	FILING	MENT	SMALL	PYMT	
6784552	930 130	09540610	08/31/04	03/31/00	o 4	NO	1060	16820.P097

The maintenance fee and the applicable surcharge can be paid quickly and easily over the Internet at www.uspto.gov by electronic funds transfer (EFT), credit card, or USPTO deposit account payment methods. The mailing address for all maintenance fee payments <u>not electronically submitted over the</u> <u>Internet</u> is: U.S. Patent and Trademark Office, P.O. Box 979070, St. Louis, MO 63197-9000.

Direct any questions about this notice to: Mail Stop M Correspondence, Director of the United States Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450.

NOTE: This notice was automatically generated based on the amount of time that elapsed since the date a patent was granted. It is possible that the patent term may have ended or been shortened due to a terminal disclaimer that was filed in the application. Also, for any patent that issued from an application filed on or after June 8, 1995 containing a specific reference to an earlier filed application or applications under 35 U.S.C. 120, 121, or 365(c), the patent term ends 20 years from the date on which the earliest such application was filed, unless the term was adjusted or extended under 35 U.S.C. 154 or 156. Patentee should determine the relevant patent term for a patent before paying the maintenance fee.

MF4401 (7/2007)



PATENT APPLICA	ffective Octol			UN RECO	KD					
CLAIM	S AS FILED (Colum			imn 2)	SMALI TYPE	EN		OR	OTHER SMALL	
TOTAL CLAIMS					RAT	Ē	FEE]	RATE	FEE
FOR	NUMBER	FILED	NUME	ER EXTRA	BASIC	FEE	370.00	OR	BASIC FEE	740.0
OTAL CHARGEABLE CLAI	vis mi	nus 20=	*		X\$ 9	_		OR	X\$18=	
NDEPENDENT CLAIMS	m	inus 3 =	*		X42				X84=	
ULTIPLE DEPENDENT CLA	IM PRESENT				+140	-+		OR	+280=	
If the difference in column	1 is less than z	ero, enter	[.] "0" in o	column 2		_		OR		
					TOTA			OR	l l	
(Column		U - PAR (Colur		(Column 3)	SMAI	.L EI	NTITY	OR	OTHER SMALL I	
CLAIM. REMAINI AFTEF AMENDM Total * /S Independent * Z	S NG	HIGH NUM PREVIC PAID	EST BER DUSLY	PRESENT EXTRA	RATI		ADDI- TONAL FEE		RATE	ADD TION FEE
Total * <u>15</u>	Minus	*20	/	=	X\$ 9	-		OR	X\$18=	
Independent * Z					X42=	:		OR	X84=	
FINST PRESENTATION C			CLAIN		+140	=		OR	+280=	
$\Delta $:				тот				TOTAL	
(ALECOLUMI	11)	(Colur	nn 2)	(Column 3)	addit. F			.	addit. Feel	
CLAIM REMAIN AFTEF AMENDM	S NG A	HIGH NUM PREVIC PAID	EST BER DUSLY	PRESENT EXTRA	RATE		ADDI- TONAL FEE		RATE	ADD TION/ FEE
Total * /	Minus	**	<u>20</u>	=	X\$ 9	=		OR	X\$18=	\square
Independent *			CLAIM		X42=	:		OR	X84=	6
					+140:	=		OR	+280=	\sum
					TOT		·	OR	TOTAL ADDIT. FEE	
(Columr	1)	(Colur	nn 2)	(Column 3)	addit. F			I	NUUN, FEE	
Total *	S NG I	HIGH NUMI PREVIC PAID	EST BER DUSLY	PRESENT EXTRA	RATE		addi- Ional Fee		RATE	ADD TION/ FEE
Total *	Minus	**		=	. X\$ 9=			OR	X\$18=	
Independent *	Minus	***		=	X42=	╈		OR	X84=	
FIRST PRESENTATION C	OF MULTIPLE DE	PENDENT	CLAIM			-				
If the entry in column 1 is less t	han the entry in col	umn 2 write	"O" in co	lumn 3	+140=			OR	+280=	
* If the "Highest Number Previou **If the "Highest Number Previou **If the "Highest Number Previous	sly Paid For" IN TH Isly Paid For" IN TH	IS SPACE IS IS SPACE I	s less tha s less tha	n 20, enter "20." In 3, enter "3."	TOT. ADDIT. Fi	E	البيبي محديي		TOTAL ADDIT. FEE	

SAMSUNG-1002.259

	PATENT		•	ETERMINAT ber 29, 1999	ION RECO	RD	A	pplication	or D	ocket Nun	nber
		CLAIMS	AS FILED - (Column 1)		umn 2)	SM/ TY			OR	OTHEF SMALL	
FC	DR	NUM	BER FILED	NUMBER		RA		FEE	1	RATE	FEE
BA	SIC FEE	(a+112)						345.00	OR		690.00
тс	TAL CLAIMS		13 minus	20= *	·	X\$	9=		OR	X\$18=	
INE	INDEPENDENT CLAIMS					X3)=	· · ·	OR	X78=	
MULTIPLE DEPENDENT CLAIM PRESENT						+13	0=		OR	+260=	
	If the difference in column 1 is less than zero, enter "0" in column 2					Тот			OR	TOTAL	690
Ô	well c	LAIMS AS	AMENDED) - PART II					.	OTHER	THAN
	1 1	(Column 1 CLAIMS		(Column 2) HIGHEST	(Column 3)	SMA		ENTITY	OR	SMALL	
AMENDMENT A		REMAINING AFTER AMENDMEN		NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
NDN	Total	. 15	Minus	**	=	X\$ 9)=		OR	X\$18=	
AME	Independent	2	Minus		=	X39	=		OR	X78=	
	FIRST PRESE			PENDENT CLAIM		+130)=		OR	+260=	
						ADDIT.	TAL			TOTAL ADDIT. FEE	
		(Column 1		(Column 2)	(Column 3)	, ADDII.					
DMENT B		CLAIMS REMAINING AFTER AMENDMEN		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
NDN	Total	*	Minus	**	=	X\$ 9)=		OR	X\$18=	
AMEN	Independent		Minus		=	X39	=		OR	X78=	
	FIRST PRESE	INTATION OF		PENDENT CLAIN	·	+130)=		OR	+260=	
						ADDIT.	TAL		OR	TOTAL ADDIT. FEE	
•		(Column 1		(Column 2)	(Column 3)				-		
AMENDMENT C		CLAIMS REMAINING AFTER AMENDMEN		HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RAT	E	ADDI- TIONAL FEE		RATE	ADDI- TIONAL FEE
MON	Total	*	Minus	**	=	X\$ 9) <u>-</u> .		OR	X\$18=	
AME	Independent	*	Minus	***	=	X39	_		OR	X78=	
	FIRST PRESE	NTATION OF	MULTIPLE DEF	PENDENT CLAIM							· · · · · · · · · · · · · · · · · · ·
				mn 2, write "0" in co		+130 TO	TAL		OR	+260= TOTAL	
** ***	lf the "Highest Nu If the "Highest Nu	mber Previously mber Previously	Paid For" IN THI Paid For" IN THI	S SPACE is less that S SPACE is less that r Independent) is the	an 20, enter "20." an 3, enter "3."	ADDIT. I	EE	propriate box		ADDIT. FEE	
	1 PTO-875 12/99)				· · · · · · · · · · · · · · · · · · ·	Patent and T	radem	nark Office, U		ARTMENT OF	

	Туре	Hits	Search Text	DBs
1	BRS	1638	257/774	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB
2	BRS	137	257/774 and etch adj stop and (conductive or metal or wiring) and (insulating or dielectric)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB
3	BRS	3872	etch adj stop and (conductive or metal or wiring) and (insulating or dielectric)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB
4	BRS	3735	etch adj stop and (conductive or metal or wiring) and (insulating or dielectric) not (257/774 and etch adj stop and (conductive or metal or wiring) and (insulating or dielectric))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB
5	BRS	996	etch adj stop and (conductive or metal or wiring) and (insulating or dielectric) and spacer not (257/774 and etch adj stop and (conductive or metal or wiring) and (insulating or dielectric))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB
6	BRS	25	6146997.pn. or 6165880.pn. or 6172411.pn. or 6097090.pn. or 5879986.pn. or 5292677.pn. or 538922.pn. or 5362666.pn. or 5338700.pn. or 5275972.pn.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB

05/30/2001, EAST Version: 1.02.0008

	Туре	Hits	Search Text	DBs
1	BRS	53	(257/775 or 257/776)and etch adj stop and (conductive or metal or wiring) and (insulating or dielectric)	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB
2	BRS	0	(257/775 or 257/776)and etch adj stop and (conductive or metal or wiring) and (insulating or dielectric)	JPO
3	BRS	9	etch adj stop and (conductive or metal or wiring) and (insulating or dielectric)	JPO
4	BRS	40	(257/775 or 257/776)and etch adj stop and silicon adj dioxide	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB
5	BRS	6	(257/775 or 257/776)and etch adj stop and silicon adj dioxide and multi adj layer	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB
6	BRS	0	(257/775 or 257/776)and ((etch adj stop) near (silicon adj dioxide)) and multi adj layer	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB

:

ي. الماني الماني الماني الماني 05/30/2001, EAST Version: 1.02.0008

.

	Type	Hits	Search Text	DBs
7	BRS	1	(257/775 or 257/776)and ((etch adj stop) near (silicon adj dioxide))	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB
8	BRS	1	257/774 and ((etch adj stop) near (silicon adj dioxide))	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB
9	BRS	53	((etch adj stop) near (silicon adj dioxide))	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB
10	BRS	46	((etch adj stop) near (silicon adj dioxide))	USPAT
11	BRS	3	6133598.pn. or 6046505.pn. or 5234856.pn.	USPAT
12	BRS	4	6133598.pn. or 6046505.pn. or 5234856.pn. or 5338700.pn.	USPAT
13	BRS	426	(438/634 or 438/637 or 438/639 or 438/257)and etch adj stop and (conductive or metal or wiring) and (insulating or dielectric)	
14	BRS	392	(438/634 or 438/637 or 438/639 or 438/257)and etch adj stop and (conductive or metal or wiring) and (insulating or dielectric)adj layer	USPAT

05/30/2001, EAST Version: 1.02.0008

:

	Туре	Hits	Search Text	DBs
15	BRS	117	(438/634 or 438/637 or 438/639 or 438/257)and etch adj stop and (conductive or metal or wiring) and (insulating or dielectric)adj layer and spacer	USPAT

05/30/2001, EAST Version: 1.02.0008

;

	Туре	Hits	Search Text	DBs	Time Stamp
1	BRS	517	257/775 and spac\$3	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/04/0 7 20:29
2	BRS	659	257/776 and spac\$3	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/04/0 7 20:34
3	BRS	839	(438/634 or 438/637) and spacer	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/04/0 7 20:48
4	BRS	1541	(438/639 or 438/257) and spacer	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/04/0 7 21:13

04/07/2004, EAST Version: 1.4.1

!

	Туре	Hits	Search Text	DBs	Time Stamp
5	BRS	836	(257/756 or 257/757 or 257/758) and spacer	USPA T; US-P GPUB ; JPO; JPO; DERW ENT; IBM_ TDB	2004/04/0 7 21:14
6	BRS	312	(257/759 or 257/760 or 257/762) and spacer	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/04/0 7 21:28
7	BRS	276	(257/763 or 257/765) and spacer	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/04/0 7 21:29

04/07/2004, EAST Version: 1.4.1

	Туре	Hits	Search Text	DBs	Time Stamp
1	BRS	3168	257/774	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/04/07 17:58
2	BRS	2591	257/774	USPAT	2004/04/07 17:58
3	BRS	1531	257/774 and spac\$3	USPAT	2004/04/07 18:57
4	BRS	8	"6066555"	USPAT	2004/04/07 18:00
5	BRS	204	257/774 and spac\$3	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/04/07 20:24

04/07/2004, EAST Version: 1.4.1

ł

L Number	Hits	Search Text	DB	Time stamp
-	3168	257/774	USPAT;	2004/04/07 17:58
			US-PGPUB;	· · · · · · · · · · · · · · · · · · ·
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
-	2591	257/774	USPAT	2004/04/07 17:58
-	1531	257/774 and spac\$3	USPAT	2004/04/07 18:57
-	8	"6066555"	USPAT	2004/04/07 18:00
-	204	257/774 and spac\$3	US-PGPUB;	2004/04/07 20:24
			EPO; JPO;	
			DERWENT;	
	515		IBM_TDB	0004/04/07 00.00
-	517	257/775 and spac\$3	USPAT;	2004/04/07 20:29
			US-PGPUB;	
			EPO; JPO;	
			DERWENT; IBM TDB	
	659	257/776 and spac\$3	USPAT;	2004/04/07 20:34
-	659	2577770 and spaces	US-PGPUB;	2004/04/07 20.34
			EPO; JPO;	
			DERWENT;	
			IBM TDB	
_	839	(438/634 or 438/637) and spacer	USPAT;	2004/04/07 20:48
-	055	(430/034 01 430/03// and Spacer	US-PGPUB;	2001/01/07 20110
			EPO; JPO;	
			DERWENT;	}
			IBM TDB	
_	1541	(438/639 or 438/257) and spacer	USPAT;	2004/04/07 21:13
	1011		US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
-	836	(257/756 or 257/757 or 257/758) and spacer	USPAT;	2004/04/07 21:14
			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	1
			IBM_TDB	
-	312	(257/759 or 257/760 or 257/762) and spacer	USPAT;	2004/04/07 21:28
			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
	_		IBM_TDB	2004/04/07 21-20
-	276	(257/763 or 257/765) and spacer	USPAT;	2004/04/07 21:29
			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
ļ			IBM TDB	1

Search History 4/15/04 7:45:15 PM Page 1 C:\APPS\EAST\Workspaces\09540610-new.wsp

ţ

2-5

JUN. 27. 2000 1:57PM

Cypress Legal (408) 545-6911

Selective dry etching in a high density plasma for 0.5 µm complementary metal-oxide-semiconductor technology

J. Givens. S. Geissler, J. Lee, and O. Cain

IBM Corporation, Technology Products, Essez Junction, Vermont 05452

J. Marks. P. Keswick, and C. Cunningham

Applied Materials. ACET New Products Group. Santa Clara, California 95054

(Received 6 August 1993; accepted 7 October 1993)

0.5 μ m complementary metal-oxide-semiconductor structures were utilized to investigate the selective nature of a high density plasma reactor. The formation of borderless contacts and local interconnects by the selective etch stop film approach was discussed and shown to be affected by topography, planarization, and nonuniformities. A factorial design of experiments determined the optimum conditions of the selective oxide etch chemistry. The resulting etch chemistry was characterized by measurable quantities such as an oxide etch rate of 1200 nm/min. a patterned (0.5 μ m image) etch-rate ratio for oxide:nitride >100:1 and 5%-3 σ uniformity. And, finally, an integrated in situ oxide etch/resist strip/nitride etch was presented.

I. INTRODUCTION

The reduced cell size of static random access memory SRAM) and desired enhancements in logic performance necessitate the use of borderless contacts and local interconnects in very high performance 0.5 μ m complementary metal-oxide-semiconductor (CMOS) technologies. After device fabrication, local interconnects and borderless conacts can be formed simultaneously using a tungsten damascene stud process.¹ One such approach utilizes a silicon nitride film (as an etch stop) coupled with a highly selective oxide:nitride etch chemistry. Using a plasma enhanced chemical vapor deposition (PECVD) for the nitride film provides a low temperature ($T_{max} \approx 600$ °C) metallization scheme with its inherent advantages.²

The key to the etch stop approach is the use of a selective oxide:nitride etch process. This selective etch is difficult to achieve since both materials behave similarly. Oxide seleclivities have been obtained by combining polymer deposition and high ion bombardment.^{3,4} However, in conventional reactive ion etch (RIE) and magnetically enhanced RIE (MERIE) reactors, the control of polymer deposition and ion bombardment energy is limited. Thus, the etch process is marginal for both maintaining selectivity to nitride and sustaining the oxide etch rate.

This article presents the etch process window for a selective oxide: nitride etch chemistry which could be used for the above application. Experiments were performed using realistic semiconductor structures (0.5 μ m feature sizes) utilizing a PECVD nitride film as the etch stop layer. All experiments were done in a high density plasma (HDP) etch system and correlations between the HDP conditions and etching characteristics are presented.

II. EXPERIMENT

The experiments for this study were processed in a HDP chamber schematically shown in Fig. 1. The plasma source region of the process chamber is a nonresonant, multiple turn antenna wound around a quartz cylinder. The antenna is capable of delivering up to 3000 W of rf power to the chamber

to generate a very high plasma density. The biased electrode is used to extract ions from the plasma. A rf bias voltage, coupled through a solid state matching network, as is the source voltage, is capacitively coupled to the water to control ion energy. In addition to being operated "off resonance," this configuration improves upon established helical resonator technology with the inclusion of a top electrode in the source region. This electrode provides a large area de grounded reference for the plasma which minimizes the likelihood of chamber wall sputtering and provides for a stable discharge over a wide range of operating conditions. The chamber is pumped using a 600 //s turbomolecular pump allowing the process to operate at <10 mTorr. Ion densities in excess of 1E12 have been recorded using Langmuir probe techniques to measure an argon plasma discharge at a pressure of 10 mTorr with a source power of 2500 W.5

III. RESULTS AND DISCUSSION

A. Borderless contact process window

The implementation of borderless contacts/local interconnects requires a determination of the process window. The silicon nitride etch stop approach has been evaluated with the basis of the analysis being the selectivity calculation, i.c., etch-rate ratio (ERR). The feasibility of this approach relies on the following two ERRs:

- sclectively etching oxide insulator layer to nitride film;
- (2) selectively etching nitride film to silicon and oxide.

These two etches are performed in succession, respectively. Intuitively, the selectivity required for etching oxide to nitride is inversely proportional to the nitride thickness, whereas, the selectivity needed for etching nitride to silicon and oxide is proportional to the nitride thickness. As one can infer, the silicon nitride etch stop thickness must be optimized based on the empirical results of the selective etch chemistries. For this article, we shall concentrate on the selective etching of oxide to nitride in our calculations.

0734-211X/94/12(1)/427/7/\$1.00

©1994 American Vacuum Society 427




Fig. 1. Schematic of the high density plasma reactor used for this study.

When analyzing the etch stop process, the first factor to be considered is the degree of functionality offered to the technology. In other words, what type of contact or interconnect is to be made? Will the contact be bordered (protective spacing added) or borderless (eliminates critical lithographic alignment) to the gate and/or device isolation? The most difficult application is the source/drain contact which is borderless to the gate. This particular contact is permitted to land on the gate structure, but remain electrically isolated from the gate, while making electrical connection to the source and drain. A contact that is borderless to the gate contact demands the largest ERR. Figure 2 depicts the borderless to gate (a) and borderless to diffusion (b) contacts.

After examining the process functionality, one must evaluate the process steps and their relationship to the ERR calculation. The important parameters to consider are the device topography and tolerance, nitride thickness and tolerance, insulator thickness and tolerance, percent planarization, and percent overatch and etch tolerance. A statistical analysis of the 3- σ process window is depicted in Figs. 3, 5, and 6.




FIG. 2. Schematic of the physical cross sections for a horderless to gate (a) contact and a borderless to diffusion (b) contact.

J. Vac. Scl. Technol. 5, Vol. 12, No. 1, Jan/Feb 1994

Figure 3 shows the effect of etch stop thickness on the selectivity required for the borderless contact. This calculation has assumed a gate stack of 5500 and \$250 Å of insulator. The significance of the graph is the inverse relationship of the ERR to nitride film thickness and the dramatic effect of planarization on the required selectivity. The inverse ERR relationship is a critical parameter for integration concerns. When removing the nitrice etch stop, minimizing the removal of device isolation oxide is the main objective. One obvious technique is to this the etch stop thickness for a given nitride etch process the moving the oxide loss distribution to lower values. However, the generation of large, controllable oxide:nitride selectivities is very difficult in conventional RIE and MERIE systems.⁶ Therefore, a realistic

ie:





Fig. 3. Graph of the ERR as a function of the etch-stop layer thickness. Depicted in this figure is the interfect relationship of the ERR to nitride film inickness and the dramatic effect. If planatization on the required selectivity. The calculation has assumed a suck height of 5500 and 8250 Å of insulars.

SAMSUNG-1002.270

Ĵ,

JUN. 27. 2000el 1:57PMetchingCypress Legal (408) 545-6911



429

FIG. 4. Illustration of the effect of planarization. Planarization removes the insulator thickness differences between dense and isolated structures.

evaluation of the overall process window must account for both oxide:nirride selectivity and subsequent device isolation loss. (The process must minimize nitride remaining after the oxide etch and minimize nitride overetch in the nitride etch.)

Also shown in Fig. 3 is the dramatic effect of planarization on the required selectivity. Planarization produces a significant reduction in the ERR requirement and opens the process window to allow for a decrease in the etch stop thickness. This improvement is accomplished by reducing the oxide thickness differences between highly dense semiconductor devices and isolated structures which in turn reduces the amount of overetch on the nitride film in the isolated areas thus decreasing the necessary selectivity. Figure 4 illustrates the effect of planarization.




FIG. 5. This graph of the ERR vs the PSG (insulator) thickness shows a linear dependence as calculated. This is a direct result of selectivity being proportional to the tolerances (nonuniformities) of the process. A 1500 Å etch stop film and 5500 Å stack height are assumed.

JVST B - Microelectronics and Nanometer Structures




FIG. 6. The ERR as a function of the underlying stack height (gate topog-raphy). The selectivity necessary to fabricate borderless contacts is proportional to the gate topography. The analysis assumed a 1500 Å nitride film and PSG thickness given by $1.5 \times$ the stack height.

Figure 5 shows the ERR as a function of insulator thickness. IBM uses phosphosilicate glass (PSG) as the insulator. A 1500 Å etch stop film and 5500 Å gate stack are assumed. The graph presents the linear dependence of the selectivity on the PSG thickness. (The ERR is also proportional to the tolerances of the overall process.) From this graph, one can see the need to optimize the PSG thickness for a reduction in the selectivity requirement. Also shown again is the improvement in process margin afforded by planarization.

The relationship of selectivity and gate stack topography is shown in Fig. 6. The analysis assumed a 1500 Å nitride film and PSG thickness given by $1.5 \times$ the stack height. The significance of the graph is that the selectivity necessary to fabricate the borderless contacts is proportional to the gate topography. Also, with increasing topography, planarization provides a large reduction in the ERR requirements of the process.

From the preceding analysis, the relationships between insulator thickness, etch stop thickness, and gate stack height and the required ERR were revealed. Optimization of these parameters, coupled with planarization, provides an enlargement of the process window for the selective etch chemistry and reduction in the ERR. Conversely, utilization of a highly

TABLE I. Oxide eich process trend summary. A dash means parameter is not function of change in process variable.

Paremeters	Oxide ER	Nitride ER	Profile	μ loading
C2F6 flow	1	1		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pressure	1	7	More taper	1
Source	Ν.	1	More	$\sim N_{\odot}$
Bias power	ī	7	More vertical	1
Si top plate temperature	\ /	. 1		-

NO. 0750 'P. 5

 V_{i}

< \$ Ś ۴, Ŀ

🗱 JUN. 27. 2000 1:57PM Cypress Legal (403) 545-6911 1 38 61 15 11.1. NO. 0750

Givens et al.: Selective dry etching in a HDP 430

	Conventional RIE	HDP etch
Oxide etch rate (4 wr % PSG)	4000 Å/min	12 000 Å/min
Selectivity (PSG: nitride) (Meas. 0.5 µm hole)	8.1	100:1
Uniformity	9%-3sigma	5%-3sigma
Critical dimension slope	86-88 deg	85-90 deg
Nitride etch rate (PECVD nitride)	500 Å/min	2500 Å/min
Selectivity (Blanket) (Nitride: TEOS)	3:1	7:1*
Uniformity	6%-1sigma	15%-1sigma

Preliminary results.

selective oxide etch would increase the processing latitude for each of these parameters.

B. HDP oxide etch

The key to generating a highly selective oxide:nitride etch is the reduction of fluorine in the polymer by-product generated during the etch process. This has been accomplished by using a heated Si top plate and a high C:F ratio fluorocarbon in the HDP reactor.³

A computer aided design of experiments was performed to characterize the HDP process parameters. The experiments consisted of two matrices comprising a two level fractional factorial with four factors and one center point each. The five variables studied were: C_2F_6 flow, pressure, source power, bias power, and Si top-plate temperature. The measured responses were: oxide etch rate, nitride etch rate, profile angle, and microloading. Oxide and nitride wafers patterned with a deep ultraviolet (UV) resist at 0.5 μ m dimensions were used





FIG. 7. Cross-sectional TEM micrograph depicting the selectivity of the HDP oxide etch process. The empirical selectivity of PSG (4 w1 %) to PECVD nitride was determined to be greater than 100:1.

J Vac. Sci. Technol, B. Vol. 12, No. 1, Jan/Feb 1994



1.0 µm

...

.

FIG. S. SEM micrographs depicting the HDP oxide erch rate as a function of contact image size. The etch rate is constant for all image sizes (smallest feature = $0.5 \ \mu m^{1}$.

as monitors. Etch rates were determined by scanning electron microscopy (SEM) cross-sectional measurements in 0.5 µm structures on 200 mm wafers.

croscopy (3.1.4, 1.1.4) uclures on 200 mm wafers. Table I provides a summary of the trends generated by the over the common terms of the trends generated by the over the common terms of the trends generated by the over the trends generated by the t factorial experiments. The C_2F_6 flow, and source power areshown to have a strong effect on the nitride etch rate, while




FIG. 9. The oxide eich rate is shown to be constant with variable spacing between contacts. The SEM micrographs also show that enhanced resist sputtering can cour with minimal image spacing.

A STATE AND A

JUN. 27. 2000 1:58PM" Cypress _egal (408) 545-6911

the oxide etch rate is very sensitive to changes in the bias power. Using the results of the matrices, the process was optimized for the measured responses. The resultant conditions were

35 sccm C₂F₆, 4 mTorr. 2700 W source,

1400 W bias, 250 °C.

Table II presents the measured properties of the optimized HDP oxide etch process as compared to conventional RIE/ MERIE. Readily seen from this data are the improvements in oxide etch rate, selectivity, uniformity, and anisotropy.

Figure 7 is a transmission electron microscopy (TEM) cross section of a patterned structure which has been etched with the optimized conditions. The PSG (4 wt % phosphorus) has been etched down to the PECVD (480 °C deposition process) silicon mitride. The nitride was subjected to 100% overetch and exhibited ≈ 125 Å loss. A conservative estimate of the selectivity (PSG etch divided by nitride etch rate) yields 100:1. The selectivity is conservative because it is independent of the overetch. An initial material loss no etch rate is observed on the nitride. The nitride initially etches but this process is rapidly terminated as deposition of the carbon rich polymer begins on the nitride.

The effect of pattern factor on microloading is shown in the scanning electron microscopy (SEM) cross sections of Figs. 8 and 9. This experiment also used the optimized etch process. Figure 8 presents microloading as a function of variable contact size. No degradation in the etch rate is observed with the decreasing contact diameter (smallest feature=0.5 μ m). Figure 9 shows that the HDP etch rate does not change with variable spacing between images. However, at very small spacing, the resist experiences enhanced sputtering. This is a geometric phenomenon stemming from the resist having a triangular profile rather than the expected rectangular shape. The scalloping depicted in the micrographs is currently being investigated. The microloading results are in agreement with earlier work. NO. C750 P. 7

TABLE III. Nitride process trend summary. A dash means nitree $ER \neq f(CO_2)$ pressure).

Parameters	Nitride ER	Oxide ER	Frofile
CH3F	``	1	. More taper
CO2 Pressure	<u> </u>	1	More
Source Bias		\geq	laper

C. HDP nitride etch

In order to examine the feasibility of etching nitride selectively to oxide, a two level fractional factorial with five factors and one center point was performed. The five variables studied were: CH₃F flow, CO₂ flow, pressure, source power, and bias power. The measured responses were nitride etch rate, oxide etch rate, and profile angle. Unpaterned oxide and nitride wafers were used as planar etch rate monitors. The oxide film was an undensified low-pressure chemical vapor deposition (LPCVD) tetraethylorthosilicate (TEOS) and the nitride was deposited by PECVD (480 °C process). Nitride wafers patterned with a deep-UV resist at 0.5 μ m dimensions were used as profile monitors. Etch rates were determined by spectral reflectivity measurements on the 200 mm wafer surfaces.

Table III provides a summary of the trends generated by the factorial experiment. The CO_2 flow is shown to have a strong effect on the oxide etch rate, while the oxide etch rate is very sensitive to changes in the bias power. The results of the matrix revealed a process which selectively etched nitride to oxide with a ratio of 7:1. The resultant conditions were

34 sccm CH₃F, 92 sccm CO₂, 25 mTorr.

2700 W source, 150 W bias.




FIG. 10. SEM micrographs showing the HDP in sup process flow. (a) The oxide etch removes the insulator and selectively slops on the nitride layer. (b) The polymer generated at the bottom of the contact and the remaining resist are removed by an O_2 plasma. (c) The nitride etch stop is etched selectively to the funderlying silicide and oxide isolation.

IVST B - Microelectronics and Nanometer Structures

. 27. 2000 1:58 PM Cypress Legal (408) 545-6911 432 Givens at al.: Selective dry etching in a HDP




FIG. 11. SEM cross section of a local interconnect barderless to the device isolation. The interconnect is wired to the metal 1 layer thru a contact stud.

More experiments examining the process and patterned selectivity are in progress. The preliminary results for this process are shown in Table II.

The significance of the cursory nitride evaluation is that an integrated, highly selective, in situ etch solution was now possible. Figure 10 is a sequence of SEM micrographs showing the HDP in situ process flow. The sequence of processes within the HDP reactor are shown to be the following.

(a) The oxide etch removes the insulator and selectively stops on the nitride etch stop layer.

(b) The polymer generated at the bottom of the contact and the remaining resist are removed by an O_2 plasma.

(c) The nitride layer is etched selectively to the underlying silicide and oxide isolation. The dip shown in the bottom right corner of the micrograph is the materials interface between the device silicon and the planarized oxide isolation.




FIG. 1.2. SRAM wiring is shown in this SEM micrograph. Extensive local interconnect usage is apparent. The passivating and insulating layers have been removed by sample preparation.

J. Vac. Scl. Technol, B, Vol. 12, No. 1, Jan/Feb 1994

TABLE IV. Electrical improvements for HDP over conventional RIE.

NO. 0750

P. 8

Parameter	Improvement	Physical conclation
Junction leakage	10×*	Silicide damage isolation loss
R, ^b	33%°	CD control
Contact resistance	25%	Silicide damage
		CD control

Distribution tails reduced.

Sheet resistance.

The discontinuity is due to device processing and not the result of plasma etch trenching.

D. Electrical characterization

The HDP selective oxide etch was utilized as part of the tungsten damascene stud process for contact and interconnect formation. Figures 11 and 12 are SEM micrographs depicting typical W interconnect structures. The electrical data for the HDP oxide etch is compared to conventional RIE results in Table IV. The highly selective nature of the HDP process caused less silicide damage and isolation loss which translated into a 10X improvement in diffusion junction leakage for the borderless contacts. Improvements in etch uniformity and contact profile were electrically characterized by reductions in sheet resistance and contact resistance. The full benefit of the HDP process cannot be realized until both the oxide and nitride are removed in this reactor.

IV. SUMMARY

0.5 μ m CMOS structures were utilized to investigate the selective nature of a high density plasma (HDP) reactor. The formation of bordetless contacts and local interconnects by the selective etch stop film approach was discussed and shown to be affected by topography, planarization, and non-uniformities. A factorial design of experiments determined the optimum conditions of the selective oxide etch chemistry. The resulting etch chemistry was characterized by measurable quantities such as an oxide etch rate of 1200 nm/min, an ERR for oxide:nitride>100.1, and 5%-3\sigma uniformity. And finally, an integrated *in situ* oxide etch/resist strip nitride etch was presented.

- ¹C. Kaanta et al., IEDM Tech. Dig. 1987, 209.
- ²F. White et al., IEDM Tech. Dig. 1992, 302.
- ³J. W. Butterbaugh, D. C. Gray, and H. H. Sawin, J. Vac. Sci. Technol. B 9, 1461 (1991).
- ⁴N. Ikcgami et al., Jpn. J. Appl. Phys. 31, 2020 (1992).
- ⁵J. Marks et al., Proc. SPIE, 1803 (1992).
- ⁶P. Burke, D. Garner, and J. Givens, IBM Internal Publication, 1991. ⁷M. Armacost and J. Marks, J. Electrochem. Soc. (in press).

SAMSUNG-1002.274

U.C. HERKELBY LIERARY

NO. 0750

Hafnium dioxide etch-stop layer for phase-shifting masks

K. K. Shih, T. C. Chieu, and D. B. Dove

IBM Research Division, Thomas J. Watson Research Center, Yorktown Heights, New York 10598


(Received 28 June 1993; accepted 4 September 1993)

Phase-shift masks were prepared using sputter deposited films for the phase-shift layer and etch stop layer on fused quartz silica substrates. It has been found that the combination of SiO₂ for the phase-shift layer and HfO_2 for the etch-stop layer offers a unique combination of properties advantageous for the preparation of phase-shift masks. The optical transmission properties of HfO_2 layers with or without a SiO₂ phase-shifting layer on quartz substrates are presented.

The use of the phase shift approach to increase the resolution of lithography has been reported.¹⁻⁴ Several methods have been reported for obtaining the 180° optical phase-shift pattern. Etching into the surface of the quartz plate has a number of advantages but requires great care in etching uniformly to the correct depth. Spin-on-glass layers have also been reported. These require special thermal processing to achieve the desired properties. We have investigated the use of sputtered films of SiO2. In order to etch the phase-shift layer without etching the quartz substrates, an etch-stop layer is necessary. Al₂O₃ (Ref. 5) has been recommended as an etch-stop layer because it has good optical transmission at i line and in the deep UV, and it also has good etch selectively for the SiO₂ phase-shift layer. We have found that it is difficult to produce Al_2O_3 films that are resistant to typical chemical cleaning process (e.g., 4:1 H_2SO_4 : H_2O_2 at 90 °C). Also the films are typically highly stressed, which is very undesirable for the phase-shift mask (PSM) application due to the high level of flatness required of the substrates. Although methods can be found to produce high-quality films,^b alternative materials were sought for this application. We have reviewed the literature and found that HfO2 films have good UV transmission properties and are difficult to etch. Since

the other properties of HfO2 films are not well known, it is of interest to study them and to determine whether HfO, films are good etch-stop layers for PSMs.

We then discovered that HfO₂ films not only have good optical transmission at i line and deep UV, good etch selectivity with the SiO₂ phase-shifting layer, low film stress on quartz substrates, but are also not attacked by the chemical cleaning solution at 90 °C. The HfO2 films were deposited by a rf sputtering process. The sputtering system was evacuated to less than 10^{-7} Torr by a turbomolecular pump prior to the introduction of the argon-oxygen gas mixture. 5 in.² fused silica plates were used as substrates and were mounted on a water-cooled 8 in. diam plate. During the deposition input power was between 200 and 400 W. Argon-oxygen gas mixture was used, and the total pressure was 5 mTorr. The oxygen content in the sputtering gas was $\sim 10\%$; oxygen contents as high as 40% have been used with no significant effects on deposited films. After deposition, thicknesses were determined by a Tencor Alpha-step Profilometer. Films were grown with thicknesses varying from \sim 50 to 105 nm. For some of the samples, SiO2 phase-shifting layers were deposited on top of some HfO₂ films for the study of their optical properties. Optical transmission was measured using a Varian DMS-







FIG. 1. Optical transmission of HfO2 films with different thickness on fused quartz substrates

J. Vac. Sci. Technol. B 11(6), Nov/Dec 1993 0734-211X/93/11(6)/2130/2/\$1.00 © 1993 American Vacuum Society 2130

FIG. 2. Refractive index of HIO1 on quartz substrates between 200 and 600 nm.



JUN. 27. 2000 1:58PM

Cypress _egal (408) 545-6911

FIG. 3. Optical transmission spectra of a PSM designed for an i-line (365 nm) stepper.

200 UV visible spectrophotometer. The film stress was measured by observing interference fringes between the surface of the silica plate and an optical flat plate before and after film deposition.

The stress of HfO_2 films is sufficiently low that no more than two fringes between the coated substrates and the optical flat plate was observed. The HfO_2 film etch rate was evaluated using reactive ion etching (RIE) employed for patterning the SiO₂ layer. We tested the etch rate on a Plasma-Therm RIE system using CHF₃ gas at 100 W power and 50-100 mTorr pressure. A series of runs was carried out to determine the optimum SiO₂ etching conditions. It was found that the ratio of etch rate for HfO₂ to SiO₂ is better than 1 to 16. These results of etch studies will be reported in detail in another article.⁷

The transparency of HfO_2 films deposited on quartz substrates was measured from 200 to 500 nm as a function of film thickness, and the results are shown in Fig. 1. As shown in Fig. 1, for *i*-line application, a film with a thickness of ~95 nm had an optical transmission of ~92% at 365 nm. With decreasing thickness, the peak shifts to lower wavelength. The optical transmission is ~89% at 248 nm at a film thickness of ~55 nm.

The refractive index and extinction coefficient of films on quartz between 200 and 600 nm were calculated using a computer fit to the optical transmission curves for the given thickness of the films. The results are shown in Fig. 2.

Figure 3 shows the measured optical transmission spec-




FIG. 4. Optical transmission spectra of a PSM designed for a deep-UV (248 nm) stepper.

tra of a PSM designed for an *i*-line stepper. The thickness of the etch-stop layer was ~95 nm and that of the phaseshifting layer was ~345 nm. A small transparency difference of ~1% was observed. Figure 4 shows the measured optical transmission spectra of a PSM designed for deep UV at 248 nm. In this case, the thickness of the etch-stop layer is ~55 nm and the phase-shifting layer ~215 nm. Also, there is a small difference between the transmission with and without the SiO₂ layer at 248 nm. We have made a series of PSMs using these materials with etched patterns on 5 and 6 in.² quartz substrates. Details of design and fabrication of these masks will be published later.⁷

In summary, we have found that HfO_2 films can be used as etch-stop layers for PSMs. The films have good optical transmission at 365 and 248 nm and high etching selectively compared to SiO₂ film. This material also is chemically stable and not attacked by chemical cleaning solutions. In general, the sputtered HfO_2 films have been found to be very reproducible and are easily prepared in the chemically resistant, low stress condition.

¹M. D. Levenson, N. S. Viswanathun, and R. A. Simpson, IEEE Trans.

Electron Devices ED-29, 1826 (1962). ²T. Terasawa, N. Hasegawa, T. Kurosaki, and T. Tanaka, Proc. SPIE 1088, 25 (1989).

¹⁰⁰⁰, 25 (1909). ³P. D. Buck and M. L. Rieger, Proc. SPIE 1090 (1991).

⁴B. J. Lin, Microelectron, Eng. 17, 79 (1992).

⁵I. Hanyu, M. Nunckawa, S. Asai, and Masayuki, Proc. SPIE 1090 (1991).

K. K. Shih (unpublished).

⁷T. C. Chieu, K. K. Shih, and D. B. Dove (unpublished).

J. Vac. Sci. Technol. B, Vol. 11, No. 6, Nov/Dec 1993

Entry printed from Oxford English Dictionary ©Oxford University Press 1999

insulative, a.

Of, pertaining to, or as insulation.

1945 Sci. News Let. 23 June 397/3 The insulative concretes vary in weight from one-third to onehalf that of ordinary gravel concrete. 1971 Nature 4 June 331/1 The fur was very spiny with virtually no soft underfur and thus probably offers little insulative protection. This may be an adaptation to the tropical environment. 1973 Ibid. 26 Jan. 240/1 Their fur is less than half as long.. and has a correspondingly lower insulative quality.

SAMSUNG-1002.277