Claim 5	
The method of claim 1,	"A seed wafer 20, illustrated in FIG. 1, is prepared
wherein the etchable	from a (100) silicon wafer 22." <b>Cade, 2:55-56</b> .
layer is silicon, the etch-	
stop layer is silicon	"Fabrication in the second embodiment begins with a
dioxide, and the wafer is	heavily doped p+ seed substrate 80, shown in FIG. 15,
single-crystal silicon.	on which is grown the n- epitaxial layer 54." 7:4-6.
	"Then the n+ emitter layer 56 and the thin dielectric
	layer 58 are grown just as in the first embodiment."
	<b>7:10-12</b> .
	Figure 15 of Cade
	84 — S <sup>+50V</sup>
	66 FIELC SHIELD 64
	58
	54 r EP!
	80 - p* - SEED SUSSIBILE
	"As shown in FIG 1 an n-enitaxial layer 12 is formed
	on a p+ or N+0 008 ohm/cm silicon wafer 10 "
	Abernathev. 3:40-41
	"A buried etch-stop layer 14 is then formed within
	epitaxial layer 12, separating epitaxial layer 12 into a
	first portion 12A overlaying the etch-stop 14 and a
	second portion 12B laying beneath the etch-stop 14."
	Abernathey, 3:59-62.
	"In a preferred bonding technique as shown in FIG. 2, a
	layer of silicon dioxide 16A is grown on epitaxial
	portion 12A." Abernathey, 4:29-31.
	"Any one of a number of known bonding techniques
	can be used to bond substrate 10 to a "mechanical" (i.e.
	pnysical support) water 100." Abernathey, 4:27-29.
	Figure 2 of Abernathov
	riguite 2 of Aberhauley

1

Petitioner Samsung - SAM1018

Claim 13	
A method of fabricating a microelectronic device, comprising the steps of:	"The invention pertains generally to integrated circuits. In particular, it pertains to the fabrication of a buried field shield beneath other semiconductor devices on an integrated circuit chip." <b>Cade, 1:8-11</b> .
furnishing a first substrate having a silicon etchable layer, a silicon dioxide etch-stop layer overlying the silicon layer, and a single- crystal silicon wafer overlying the etch-stop layer, the wafer having a front surface not contacting the silicon dioxide layer;	"Fabrication in the second embodiment begins with a heavily doped p+ seed substrate 80, shown in FIG. 15, on which is grown the n- epitaxial layer 54." <b>7:4-6.</b> "Then the n+ emitter layer 56 and the thin dielectric layer 58 are grown just as in the first embodiment." <b>7:10-12.</b> <b>Figure 15 of Cade</b> B4 + 500 FIG.15 FIG.15 FIG.15 FIG.15 FIG.15 FIG.15 FIG.15
forming a microelectronic circuit element in the front surface of the single- crystal silicon wafer;	"The field shield 64 and the boron-rich quartz 66 are likewise formed by similar procedures using the laser- scribed alignment marks for any required definition including possible definition of the emitter layer 56." <b>Cade, 7:24-27</b> . "It is anticipated that the n+ region 56 is delineated on
	<ul> <li>top of the dielectric layer 58 so that devices, such as capacitors, can be fabricated using both the insulating layer 58 and the field shield 64 as constituent elements." Cade, 7:64-68.</li> <li>Figure 15 of Cade</li> </ul>



3

Find authenticated court documents without watermarks at docketalarm.com.



<sup>1</sup> The reference number 18 to the n<sup>-</sup> epitaxial layer is a typographical error. The n<sup>-</sup> epitaxial layer should correspond to reference number 118, as seen in Figure 17.