

DOCKE

RM

Α

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



(51) International Patent Classification ⁶ : G06F 12/16	A1	(11) International Publication Number:WO 96/11440(43) International Publication Date:18 April 1996 (18.04.96)
(21) International Application Number: PCT/US9 (22) International Filing Date: 6 October 1995 (0)		patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, II
 (30) Priority Data: 08/319,231 6 October 1994 (06.10.94) (71) Applicant: VIRC, INC. [US/US]; 4910 Keller Spring Dallas, TX 75248 (US). (72) Inventor: WHAI, Lim; 1120 Galloway Street, Pac isades, CA 90272 (US). (74) Agent: HOWISON, Gregory, M.; Thompson & F L.L.P., Suite 995, 12225 Greenville Avenue, Da 75243 (US). 	tific Pa	Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.
54) Title: SHARED MEMORY SYSTEM		
16 INTERFACE PERIPHERAL 12 12 12 12		D MEMORY STEM STEM SHARED MEMORY BUS G MEM INTERFACE PERIPHERAL 03 12 12 12 10 SHARED MEMORY BUS MEM INTERFACE INTER
has an associated arbitration logic circuit (78) that services modes, the shared memory system (10) allows a bus reque which its priority is lowered and it relinquishes the bus to a without allowing any memory interface (16) to seize the bu	bus re- est from another is. In a	bus (14) and EISA processor bus (20). The shared memory system (10) quests from each of the memory interfaces (16). In one of 2 arbitration in one of the memory interfaces (16) to transfer one byte of data, after one of the memory interfaces (16). This allows a byte-by-byte transfer nother mode, each of the memory interfaces (16) is allowed to seize the ted to allow a bigher priority one to seize the bus away from a lower

Find authenticated court documents without watermarks at docketalarm.com.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria
AU	Australia
BB	Barbados
BE	Belgium
BF	Burkina Faso
BG	Bulgaria
BJ	Benin
BR	Brazil
BY	Belarus
CA	Canada
CF	Central African Republic
CG	Congo
CH	Switzerland
CI	Côte d'Ivoire
CM	Cameroon
CN	China
CS	Czechoslovakia
CZ	Czech Republic
DE	Germany
DK	Denmark
ES	Spain
FI	Finland
FR	France
GA	Gabon

DOCKET

LARM

Α

GB	United Kingdom
GE	Georgia
GN	Guinea
GR	Greece
HU	Hungary
31	Ireland
IT	Italy
JP	Japan
KE	Kenya
KG	Kyrgystan
КР	Democratic People's Republic of Korea
KR	Republic of Korea
KZ	Kazakhstan
LI	Liechtenstein
LK	Sri Lanka
LU	Luxembourg
LV	Latvia
MC	Monaco
MD	Republic of Moldova
MG	Madagascar
ML	Mali
MN	Mongolia

MR	Mauritania
MW	Malawi
NE	Niger
NL	Netherlands
NO	Norway
NZ	New Zealand
PL	Poland
PT	Portugal
RO	Romania
RU	Russian Federation
SD	Sudan
SE	Sweden
SI	Slovenia
SK	Slovakia
SN	Senegal
TD	Chad
TG	Togo
TJ	Tajikistan
TT	Trinidad and Tobago
UA	Ukraine
US	United States of America
UZ	Uzbekistan
VN	Vict Nam

Find authenticated court documents without watermarks at docketalarm.com.

PCT/US95/12933

WO 96/11440

ΟΟΟΚΕ΄

SHARED MEMORY SYSTEM

In large integrated computer networks, large storage systems are typically disposed in a server-based system with multiple peripheral systems allowed to operate independently and access the server main memory. One typical way for integrating such

5 a network is that utilized in Local Area Networks (LANs). In these type of networks, a single broadband communication bus or media is provided through which all signals are passed. These LANs provide some type of protocol to prevent bus conflicts. In this manner, they provide an orderly method to allow the peripheral systems to "seize" the bus and access the server main memory. However, during the time that one of the peripheral systems has seized the bus, the other peripheral systems are denied access to the server main memory.

In the early days of computers, this was a significant problem in computer centers in that a computer operator determined which program was loaded on the computer, which in turn determined how the computer resources were utilized. However, the

- 15 computer operator would assign priority to certain programs such as those from a wellknown professor in a university system. In such an environment, it was quite common for priority to be assigned such that the computer could be tied up for an entire evening working on a problem for an individual with such a high priority. Students in the university-based system, of course, had the lowest priority and, therefore, their programs
- 20 were run only when the system resources were available. The problem with this type of system was that an extremely small program that took virtually no time to run was required to sit on the shelf for anywhere from five to twenty hours waiting for the larger, higher priority program to run. Although it would have been desirable to have the system operator instruct it to interrupt the higher priority program for a relatively short
- 25 time to run a number of the fairly short programs, this was not an available option. Even if this interruption may have extended the higher priority program for a fairly short time, it would clearly provide a significantly higher level of service to the low priority small program users.

WO 96/11440

OOCKE.

PCT/US95/12933

Present networks are seldom comprised of a single LAN system due to the fact that these networks are now distributed. For example, a single system at a given site utilizing a local network that operates over, for example, an Ethernet® cable, would have a relatively high data transfer rate on the local cable. The Ethernet® cables in those

- 5 systems provide a means to access remote sites via the telephone lines or other communication links. However, these communication links tend to have significantly slower access time. Even though they can be routed through a relatively high speed Ethernet® bus, they still must access and transmit instructions through the lower speed communication link. With the advent of multimedia, the need for much larger memories
- 10 that operate in a shared memory environment has increased. In the multimedia world, the primary purpose of the system is for data exchange. As such, the rate of data transfer from the server memory to multiple systems is important. However, regardless of the type of memory system or the type of data transfer performed, the system still must transfer the data stored in the server memory in a serial manner; that is, only one
- 15 word of data can be accessed and transferred out of the memory (or written thereto) on any given instruction cycle associated with the memory. When multiple systems are attempting to access the given server memory, it is necessary to control the access to the server memory by the peripheral system in an orderly manner to ensure all peripheral systems are adequately served.
- 20 In typical systems that serve various communication links to allow those communication links to access the server memory, separate coprocessors are typically provided to handle the communication link.

This will therefor requires the server processor to control access to the server main memory. By requiring the server processor to serve access control limits the amount of data that can be transferred between the server and the communication coprocessor, thus to the peripheral.

2

WO 96/11440

DOCKE.

PCT/US95/12933

3

SUMMARY OF THE INVENTION

The present invention, disclosed and claimed herein, comprises a shared memory system that includes a centrally located memory. The shared memory has a plurality of storage locations, each for storing data of a finite data size as a block of data. The block

- 5 of data is accessible by an address associated with the storage location of the block of data for storage of data therein or retrieval of data therefrom. The centrally located memory is controlled by a memory access control device. A plurality of peripheral devices are disposed remote to the shared memory system, each operable to access the centrally located memory and generate addresses for transmittal thereto to address a
- 10 desired memory location in the central locating memory system. The peripheral device is then allowed to transfer data thereto or retrieve data therefrom. A memory interface device is disposed between each of the peripheral devices and the centrally located memory system and is operable to control the transmittal of addresses from the associated peripheral device to the centrally located memory and transfer of data
- 15 therebetween. The memory interface device has a unique ID which is transmitted to the centrally located memory. Associated with the centrally located memory is an arbitration device that is operable to determine which of the peripheral devices is allowed to access the centrally located memory. The arbitration device operates in a block-by-block basis to allow each peripheral unit to only access the centrally located memory for a block of
- 20 data before relinquishing access, wherein all requesting ones of the peripheral devices will have access to at least one block of data prior to any of the peripheral devices having access to the next block of data requested thereby.

In an alternate embodiment of the present invention, each block of data comprises a byte of data. Further, each memory interface device is given a priority bas

25 upon its unique ID. The arbitration device operates in a second mode to allow the highest priority one of the requesting peripheral devices to seize the bus away from any of the other peripheral devices to access all of the data requested thereby.

DOCKET A L A R M



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.