



(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
30.12.1998 Bulletin 1998/53

(51) Int Cl.6: **G02F 1/136**

(21) Application number: **98304794.5**

(22) Date of filing: **17.06.1998**

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
 Designated Extension States:
AL LT LV MK RO SI

(71) Applicant: **Seiko Epson Corporation**
Shinjuku-ku, Tokyo 163-0811 (JP)

(72) Inventor: **Hirabayashi, Yukiya**
Suwa-shi, Nagano-ken 392-8502 (JP)

(30) Priority: **17.06.1997 JP 159699/97**
02.03.1998 JP 49722/98


(74) Representative: **Sturt, Clifford Mark et al**
Miller Sturt Kenyon
9 John Street
London WC1N 2ES (GB)

(54) **Electro-optical device substrate and electro-optical device comprising such a substrate**

(57) [Object] In a liquid crystal panel substrate having a layered film structure of interlayer insulation films and metal layers alternately formed on a semiconductor substrate provided with a transistor region for pixel selection thereon, to provide a configuration for achieving a uniform polishing rate without thickening of the interlayer insulation film to be polished.

[Solving Means] A liquid crystal panel substrate is provided with a shading film 12 composed of a second metal layer in a pixel region, a second interlayer insulation film 11 under the shading film, a wiring film 10 composed of a first metal layer under the second interlayer insulation film, a pixel electrode composed of a third metal layer on a third interlayer insulation film 13 on the shading film, and a connecting plug 15 connecting the wiring film 10 and the pixel electrode through an opening provided in the shading film 12. An lower dummy pattern A composed of the first metal layer and an upper dummy pattern B composed of the second metal layer are formed on the periphery of input terminal pads 26 in the non-pixel region. Since the surface level of the third interlayer insulation film 13 formed on the dummy patterns A and B is raised, excessive polishing is prevented at the position. As a result, a uniform polishing rate is achieved in CMP treatment.

[Fig. 2]



Description

The present invention relates to substrates for electro-optical devices such as a reflective liquid crystal panel substrate, and particularly relates to an electro-optical device substrate comprising a pixel region formed on an element region for selecting a pixel.

The present applicant disclosed configurations of a liquid crystal panel substrate, a liquid crystal panel and a projection display device in Japanese Patent Application No. 8-279388 filed on October 22, 1996, as described below. The projection display device (liquid crystal projector) using a reflective liquid crystal panel as a light valve includes, as shown in Fig. 17, a light source 110 arranged along the system optical axis L_0 ; a polarized light illumination unit 100 including an integrator lens 120 and a polarized light converter 130; a polarized light beam splitter 200 for reflecting the S-polarized light beam emitted from the polarized light illumination unit 100 by an S-polarized light reflecting face 201; a dichroic mirror 412 for separating the blue light component (B) from the light reflected by the S-polarized light reflecting face 201 of the polarized light beam splitter 200; a reflective liquid crystal light valve 300B for modulating the separated blue light component (B); a dichroic mirror 413 for separating by reflection the red light component (R) from the light beams after separation of the blue light by a dichroic mirror 412; a reflective liquid crystal light valve 300R for modulating the separated red light component (R); a reflective liquid crystal light valve 300G for modulating the residual green light component (G) passing through the dichroic mirror 413; a projection optical system 500 including a projection lens for projecting synthesized light onto a screen 600, in which the light components modulated in the three reflective liquid crystal light valves 300R, 300G and 300B are synthesized by the dichroic mirrors 413 and 412 and the polarized light beam splitter 200 in their reverse paths. Reflective liquid crystal panels 30 shown in Fig. 18 as a cross-sectional view are used as the reflective liquid crystal light valves 300R, 300G and 300B.

The reflective liquid crystal panel 30 includes a reflective liquid crystal panel substrate 31 fixed with an adhesive on a supporting substrate 32 composed of glass or ceramic; a glass substrate 35 which is provided with a counter electrode (common electrode) 33 composed of a transparent conductive (ITO) film, and which lies at the incident light side, and is opposed with a gap to the reflective liquid crystal panel substrate 31 enclosed by a frame composed of a sealing agent 36; and a known twisted nematic (TN) liquid crystal or a super homeotropic (SH) liquid crystal 37 in which liquid crystal molecules are vertically aligned in a no-applied voltage state, the liquid crystal being sealed in the space enclosed by the sealing agent 36 between the reflective liquid crystal panel substrate 31 and the glass substrate 35.

Fig. 19 is a plan view of an enlarged layout of a re-

flexive liquid crystal panel substrate 31 used in the reflective liquid crystal panel 30. The reflective liquid crystal panel substrate 31 includes a rectangular pixel region (display region) 20 provided with pixel electrodes disposed in matrix 14 shown in Fig. 18; gate line driver circuits (Y drivers) 22R and 22L lying at the exteriors of the right and left sides of the pixel region 20 for scanning gate lines (scanning electrodes or line electrodes); a precharging/testing circuit 23 lying at the exteriors of the upper side of the pixel electrode 14 for data lines (signal electrodes or column electrodes); an image signal sampling circuit 24 lying at the exterior of the bottom side of the pixel electrode 14 for supplying image signals to the data lines in response to the image data; a sealing region 27 with a frame shape lying at the exterior of the gate line drivers 22R and 22L, the precharging/testing circuit 23 and the image signal sampling circuit 24, for placing a sealing agent 36; a plurality of terminal pads 26 arranged along the bottom end and connected to a flexible tape wiring 39 with an anisotropic conductive film (ACF) 38 therebetween; a data line driver circuit (X driver) 21 lying between the terminal pad array 26 and the sealing region 27 for supplying image signals to data lines in response to the image data; and relay terminal pads (so-called silver points) 29R and 29L lying beside both ends of the data line driver circuit 21 for energizing the counter electrode 33 on the glass substrate 35.

The peripheral circuits (the gate line driver circuits 22R and 22L, the precharging/testing circuit 23 and the image signal sampling circuit 24) lying at the interior of the sealing region 27 have a shading film 25 (refer to Fig. 18) to shield from the incident light, which is the same as the pixel electrode 14 of the topmost layer.

Fig. 20 is an enlarged partial plan view of the pixel region 20 of the reflective liquid crystal panel substrate 31, and Fig. 21 is a cross-sectional view taken along the line A-A' of Fig. 20. In Fig. 21, numeral 1 represents a single-crystal silicon P^- semiconductor substrate (an N^- semiconductor substrate is also available) having a side of 20 mm. Numeral 2 represents a P-type well region formed on the top surface (main face) in the device-forming region (MOSFET etc.) of the semiconductor substrate 1, and numeral 3 represents a field oxide film (so-called LOCOS) which is formed for separating devices in the non-element-forming region of the semiconductor substrate 1. The p-type well region 2 shown in Fig. 21 is formed as a common well region for the pixel region 20 provided with a matrix of pixels having dimensions of, for example, 768×1024 , and it is separated from a P-type well region 2' (refer to Fig. 22) for fabricating the devices of the peripheral circuits (the gate line driver circuits 22R and 22L, the precharging/testing circuit 23, the image signal sampling circuit 24 and the data line driver 21).

The field oxide film 3 is provided with two openings in the divided region of each pixel. A gate electrode 4a composed of polycrystalline silicon or a metal silicide is formed via a gate insulating film 4b in the center of one

opening; an N⁺ source region 5a, and an N⁺ drain region 5b formed on the P-type well region 2 at the both sides of the gate electrode 4a form a N-channel MOSFET (insulated-gate field effect transistor) for pixel selection together with the gate electrode 4a. Gate electrodes 4a in a plurality of pixels arrayed in a line extend in the scanning line direction (the line direction of the pixels) to form gate lines 4.

A P-type capacitor electrode region 8, which is common to the line direction, is formed on the P-type well region 2 in the other opening; a capacitor electrode 9a composed of polycrystalline silicon or a metal silicide formed on the P-type capacitor electrode region 8 with an insulating film (dielectric film) 9b therebetween forms a retention capacitor C for retaining a signal selected by the MOSFET for pixel selection together with the P-type capacitor electrode region 8.

A first interlayer insulation film 6 is formed on the gate electrode 4a and the capacitor electrode 9a, and a first metal layer composed mainly of aluminum is formed on the insulating film 6.

The first metal layer includes a data line 7 (refer to Fig. 20) extending in the column direction, a source electrode wiring 7a, which protrudes from the data line 7 in a comb shape and is brought into conductive contact with a source region 4b through a contact hole 6a, and a relay wiring 10 which is brought into conductive contact with the drain region 5b through a contact hole 6b and with the capacitor electrode 9a through a contact hole 6c.

A second interlayer insulation film 11 is formed on the first metal layer which forms the data line 7, the source electrode wiring 7a, and the relay wiring 10, and a second metal layer essentially consisted of aluminum is formed on the second interlayer insulation film 11. The second metal layer includes a shading film 12 to cover the entire pixel region 20. The second metal layer as the shading film 12 forms a wiring 12b (refer to Fig. 22) for connecting the devices in the peripheral circuits (the gate line driver circuits 22R and 22L, the precharging/testing circuit 23, the image signal sampling circuit 24 and the data line driver circuit 21) formed on the periphery of the pixel region 20.

A plug hole 12a is provided at a position of the shading film 12 corresponding to the relay wiring 10. A third interlayer insulation film 13 is formed on the shading film 12, and a rectangular pixel electrode 14 which substantially corresponds to one pixel is formed as a reflective electrode on the interlayer insulation film 13. A contact hole 16 is formed through the third and second interlayer insulation films 13 and 11 so that it is located inside the opening 12a. After the contact hole 16 is filled with a high-melting-point metal such as tungsten by a CVD process, the high-melting-point metal layer formed on the third interlayer insulation film 13 and the front face of the interlayer insulation film 13 are flattened to form a mirror surface by a chemomechanical polishing (CMP) process. Next, an aluminum layer is formed by a low

temperature sputtering process and a rectangular pixel electrode 14 with a side of 15 μm to 20 μm is formed by a patterning process. The relay wiring 10 and the pixel electrode 14 are electrically connected by a pillar connecting plug (interlayer conductive section) 15. A passivating film 17 is formed on the entire pixel electrode 14.

Alternatively, the connecting plug 15 may be formed by planarizing the third interlayer insulation film 13 by a CMP process, providing a contact hole and burying a high-melting-point metal such as tungsten.

The planarization of the third interlayer insulation film 13 by the CMP process is essential for depositing a pixel electrode 14 with a mirror surface as a reflective electrode on each pixel. The process is also essential for the formation of a dielectric mirror film on the pixel electrode 14 with a protective film therebetween. The CMP process uses a slurry (polishing liquid) composed of components which simultaneously prompt chemical etching and mechanical polishing of a wafer before scribing.

In the pixel region 20, however, the MOSFET for pixel selection, the electrode wirings 7a and 10 of the retention capacitor C and the shading film 12 are formed as underlying layers. Also, as shown in Fig. 22, in the peripheral circuit region (the gate line driver circuits 22R and 22L, the precharging/testing circuit 23, the image signal sampling circuit 24 and the data line driver circuit 21), the electrode wirings 7a and the wiring 12b between the devices are formed as underlying layers. Further, in the region of the terminal pad 26, an lower layer film 26a composed of the first metal layer and an upper layer film 26b composed of the second metal layer are formed. As a result, immediately after the deposition of the third interlayer insulation film 13, the surface level 13a represented by a broken line in Fig. 22 rises up at the pixel region, the peripheral circuit region and the terminal pad region. When polishing the surface of the third interlayer insulation film 13 having such large unevenness by the CMP process, the finished level 13b after polishing represented by the solid line in Fig. 22 reflects the original surface level 13a represented by the broken line. According to intensive investigations by the present inventor, it is clarified that the surface planarization of the third interlayer insulation film 13 on the pixel region is particularly important in the liquid crystal panel substrate 31 subjected to such polishing treatment.

Japanese Unexamined Patent Publication No. 9-68718 discloses a technology for planarization of the third interlayer insulation film 13 on the pixel region 20, in which discrete dummy patterns of the metal layer for individual pixels are provided between the first metal layer, such as the relay wiring 10, and the second metal layer (shading layer) to raise the level in order to suppress the entire surface unevenness of the shading film 12. When the intermediate metal layer is formed only for raising the level for each pixel, an additional step for depositing an interlayer insulation film should be incorporated. When the surface unevenness of the interlayer

insulation film is reduced before polishing, the initial polishing rate in the CMP treatment unintentionally decreases, and thus planarization of the interlayer insulation film 13 to form a mirror surface requires a long polishing time and a large amount of polishing liquid. The deposition of dummy patterns on individual pixels in the pixel region 20 therefore has a disadvantage in the production process, resulting in increased production costs.

[Problems to be Solved by the Invention]

Fig. 23 is a contour plot of film illustrating the thickness distribution of the third interlayer insulation film 13 after polishing of the liquid crystal panel substrate 31, in which the third interlayer insulation film 13 with a thickness of approximately 24,000 Å is formed and then subjected to the CMP treatment until the residual thickness of the third interlayer insulation film 13 reaches approximately 12,000 Å in the center of the pixel region 20. In Fig. 24, a graph depicted by marks X shows the residual thickness distribution of the left seal in the vertical direction taken along line a-a' of Fig. 23. In Fig. 25, a graph depicted by marks X shows the residual thickness distribution of the central pixel in the vertical direction taken along line b-b' of Fig. 23. In Fig. 26, a graph depicted by marks X shows the residual thickness distribution of the upper seal in the transverse direction taken along line c-c' of Fig. 23. In Fig. 27, a graph depicted by marks X shows the residual thickness distribution of the central pixel in the transverse direction taken along line d-d' of Fig. 23. In Fig. 28, a graph depicted by marks X shows the residual thickness distribution of the lower sealing region in the transverse direction taken along line e-e' of Fig. 23.

As shown in Figs. 23 to 28, the maximum difference in the thickness is approximately 6,120 Å in the pixel region 20 and the sealing region 27, hence the substrate including the pixel region 20 and sealing region 27 as a whole is not sufficiently flattened. The periphery of the terminal pad 26 and the upper and lower centers of the sealing regions 27 are excessively polished, whereas the right and left centers of the sealing region 27 are insufficiently polished.

As shown in Fig. 22, since the protruding terminal pads 26 in spot shape are discretely arranged as an array in the terminal pad region, the protruding sections 13c covered with the third interlayer insulation film 13 will be rapidly polished. The region of the terminal pad 26 therefore has a higher initial polishing rate than that of the pixel region 20. Accordingly, the region of the terminal pad 26 may be excessively polished to expose the underlying layer (upper layer film 26b) before the pixel region 20 is sufficiently flattened.

A means for compensating for the excessive polishing of the terminal pad 26 includes thick deposition of the third interlayer insulation film 13. According to this method, even if the region of the terminal pad 26 is rap-

idly polished, planarization of the third interlayer insulation film 13 is almost completed in this region before the underlying layer is exposed, hence the polishing rate significantly decreases compared with the initial polishing rate. As a result, the pixel region 20 can be flattened by spending an increased polishing time without exposing the underlying layer.

The formation of the thick third interlayer insulation film 13 causes an increased depth of the contact hole for the connecting plug 15, and it is difficult to embed the contact hole 16 with the high-melting-point metal which constitutes the connecting plug 15 as a result of such a high aspect ratio. The contact hole 16 originally has a large depth because the connecting plug 15 is a conductive section skipping an interlayer, which is formed through the second interlayer insulation film 11, the shading layer 12 and the third interlayer insulation film 13, and reaches the pixel electrode 14. Further, the opening 12a and thus the diameter of the contact hole 16 must be reduced in order to prevent leakage of the light entering from the gap between the pixel electrodes 14 to the devices such as MOSFET and the like through the opening 12a. The contact hole 16 inevitably has a high aspect ratio. Thinning of the interlayer insulation film 13 to be polished is therefore required. As described above, however, the CMP process excessively polishes the third interlayer insulation film 13 in the region of the terminal pad 26.

Since the thickness of the upper and lower centers of the sealing region 27 is smaller than that of the pixel region because of excessive polishing in the region of the terminal pad 26, the upper and lower edges of the pixel region 20 and the upper and lower center of the sealing region 27 are excessively polished, as shown in Fig. 26 and 28. The four corners of the sealing region 27 at the right and left sides will have also small thicknesses because of the excessive polishing of the region of the terminal pad 26, whereas the right and left centers of the sealing region 27 are hardly polished because of a low initial polishing rate caused by the flatness of the sealing region 27 before polishing. As a result, the right and left sides of the sealing region 27 and the right and left edges of the pixel region 20 are insufficiently polished in their central portions. When the peripheral edges of the pixel region 20 and the sealing region 27 have such tilted faces, the reflectance of the pixel electrode 14 formed on the third interlayer insulation film 13 after polishing decreases, the cell gap is adjusted with difficulty in the liquid crystal assembly, and the sealing agent has unsatisfactory adhesiveness. When the contact hole 16 for the connecting plug 15 is provided after the CMP treatment, it is difficult to optimize the etching time for the contact hole because of the uneven thickness.

In view of the incompatible problems regarding the interlayer insulation film formed between the shading film and the pixel electrode and requiring the polishing treatment in the reflective liquid crystal panel substrate, a first object of the present invention is to provide an

electro-optical device substrate, such as a liquid crystal panel substrate, comprising a layered film structure of a plurality of interlayer insulation films and a plurality of conductive layers alternately formed in a pixel region formed on a substrate, wherein the electro-optical substrate has a structure requiring no additional deposition step and having a uniform polishing rate for the interlayer insulation film without thickening of the interlayer insulation film.

A second object of the present invention is to provide an electro-optical device substrate, such as a liquid crystal panel substrate, which has a flattened polished surface of the interlayer insulation film in the sealing region as well as in the pixel region, an improved reflectance of the pixel electrode, and which permits ready adjustment of the cell gap, improved adhesiveness of the sealing agent, and an optimized etching time of the contact hole.

Embodiments of the present invention will now be described by way of example only and with reference to the accompanying drawings, in which:

Fig. 1 is a plan view of a layout of a reflective liquid crystal panel substrate for a reflective liquid crystal panel in accordance with Embodiment 1 of the present invention.

Fig. 2 is a cross-sectional view taken along the line B-B' in Fig. 1.

Fig. 3 is a cross-sectional view of another configuration of the input terminal pad corresponding to the sectional structure in Fig. 1.

Fig. 4 is a partial plan view near the pixel region and the sealing region in the reflective liquid crystal panel substrate in Embodiment 1.

Fig. 5 is a partial plan view near the data line driver circuit in the reflective liquid crystal panel substrate in Embodiment 1.

Fig. 6 is a partial plan view near the terminal pads in the reflective liquid crystal panel substrate in Embodiment 1.

Fig. 7 is a partial plan view illustrating connection between the terminal pads and flexible tape wiring in the reflective liquid crystal panel substrate in Embodiment 1.

Fig. 8 is a cross-sectional view taken along the line A-A' in Fig. 7.

Fig. 9 is a partial plan view of the periphery of the relay terminal pad in the reflective liquid crystal panel substrate in accordance with Embodiment 1.

Fig. 10 is a contour plot of film illustrating the thickness distribution of the third interlayer insulation film after polishing of the liquid crystal panel substrate in accordance with Embodiment 1, in which the third interlayer insulation film with a thickness of approximately 24,000 Å is formed and then subjected to the CMP treatment until the residual thickness of the third interlayer insulation film reaches approximately 12,000 Å in the center of the pixel region.

Fig. 11 is a partial plan view of the four-corner por-

tion of the sealing region in a reflective liquid crystal panel substrate in accordance with Embodiment 2 of the present invention.

Fig. 12 is a cross-sectional view taken along the line C-C' in Fig. 11.

Fig. 13 is a contour plot of film illustrating the thickness distribution of the third interlayer insulation film after polishing of the liquid crystal panel substrate in accordance with Embodiment 2, in which the third interlayer insulation film with a thickness of approximately 24,000 Å is formed and then subjected to the CMP treatment until the residual thickness of the third interlayer insulation film reaches approximately 12,000 Å in the center of the pixel region.

Fig. 14 is a partial plan view of the four-corner portion of the sealing region in a reflective liquid crystal panel substrate in accordance with Embodiment 3 of the present invention.

Fig. 15 is a cross-sectional view taken along the line C-C' in Fig. 14.

Fig. 16 is a contour plot of film illustrating the thickness distribution of the third interlayer insulation film after polishing of the liquid crystal panel substrate in accordance with Embodiment 3, in which the third interlayer insulation film with a thickness of approximately 24,000 Å is formed and then subjected to the CMP treatment until the residual thickness of the third interlayer insulation film reaches approximately 12,000 Å in the center of the pixel region.

Fig. 17 is a schematic diagram of a video projector as an example of a projection display device using a reflective liquid crystal panel as a light valve.

Fig. 18 is a cross-sectional view of a reflective liquid crystal panel.

Fig. 19 is a plan view of a reflective liquid crystal panel substrate used in a conventional reflective liquid crystal panel.

Fig. 20 is a partial plan view of the pixel region of the reflective liquid crystal panel substrate in Fig. 19.

Fig. 21 is a cross-sectional view taken along the line A-A' of Fig. 13.

Fig. 22 is a cross-sectional view taken along the line B-B' of Fig. 12.

Fig. 23 is a contour plot of film illustrating the thickness distribution of the third interlayer insulation film after polishing of the conventional reflective liquid crystal panel substrate shown in Fig. 19, in which the third interlayer insulation film with a thickness of approximately 24,000 Å is formed and then subjected to the CMP treatment until the residual thickness of the third interlayer insulation film reaches approximately 12,000 Å in the center of the pixel region.

Fig. 24 is a graph of residual film thickness distributions in the vertical direction of the left side of the seal taken along the line a-a' in the conventional embodiment in Fig. 23, Embodiment 1 in Fig. 10, Embodiment 2 in Fig. 13 and Embodiment 3 in Fig. 16.

Fig. 25 is a graph of residual film thickness distribu-

tions in the vertical direction of the pixel center taken along the line b-b' in the conventional embodiment in Fig. 23, Embodiment 1 in Fig. 10, Embodiment 2 in Fig. 13 and Embodiment 3 in Fig. 16.

Fig. 26 is a graph of residual film thickness distributions in the transverse direction of the upper side of the seal taken along the line c-c' in the conventional embodiment in Fig. 23, Embodiment 1 in Fig. 10, Embodiment 2 in Fig. 13 and Embodiment 3 in Fig. 16.

Fig. 27 is a graph of residual film thickness distributions in the transverse direction of the pixel center taken along the line d-d' in the conventional embodiment in Fig. 23, Embodiment 1 in Fig. 10, Embodiment 2 in Fig. 13 and Embodiment 3 in Fig. 16.

Fig. 28 is a graph of residual film thickness distributions in the transverse direction of the pixel center taken along the line e-e' in the conventional embodiment in Fig. 23, Embodiment 1 in Fig. 10, Embodiment 2 in Fig. 13 and Embodiment 3 in Fig. 16. In a first means in the present invention for achieving the first object, in order to flatten the surface level of the unpolished interlayer insulation film as uniformly as possible, a dummy pattern for raising the level of an interlayer insulation film to be polished is formed on the entire exterior of the pixel region by using the previously formed wiring layer, instead of on the space in the pixel region. That is, the arrangement is characterized by an electro-optical device substrate comprising a layered film structure of a plurality of interlayer insulation films and a plurality of conductive layers alternately formed in a pixel region, in which a switching element is arranged on the substrate in response to each pixel, at least one interlayer insulation film below the top conductive layer among the plurality of conductive layers being flattened by polishing; the substrate being characterized in that a dummy pattern with a single or a plurality of layers comprising the conductive layers below said interlayer insulation film subjected to the polishing is provided near at least a terminal pad formed at a non-pixel region on the substrate. The terminal pad includes an input terminal pad arranged near the edge of the substrate and a relay terminal pad provided at the inner position of the substrate.

Since the surface level of the formed interlayer insulation film to be polished is raised near the terminal pad in such a configuration of the dummy pattern provided near the terminal pad, the surface level is substantially the same as the surface level of the interlayer insulation film to be polished in the pixel region, and thus the surface level is made uniform over the entire surface. The uniform surface has a uniform polishing rate in chemomechanical polishing (CMP) or the like without prompted polishing near and outside the terminal pad region and the polished surface of the interlayer insulation film is more flattened than conventional surfaces. As a result, the pixel region is more satisfactorily flattened, control of the cell gap is improved in cell assembly using a counter substrate, and the etching time for the contact holes of the interlayer conductive portion

etc., in the pixel region after polishing is easily determined.

Such a uniform polished surface prevents exposition of the underlying terminal pad layer due to excessive polishing at the terminal pad portion, and can achieve thinning of the unpolished interlayer insulation film. Since the aspect ratio of the contact hole at the interlayer conductive portion in the pixel electrode is improved by the thinning, an opening portion with a small diameter is achieved by a contact hole with a small diameter. As a result, shading characteristics are improved.

The interlayer conductive portion electrically connects the first conductive layer connecting to the switching element and the upper conductive layer formed on the interlayer insulation film to be polished, and the dummy pattern may be any one of a first dummy pattern composed of the first conductive layer, a second dummy pattern composed of the second conductive layer which is formed between the first conductive layer and the upper conductive layer such as the shielding film, and a composite thereof.

When a conductive dummy pattern lies near the terminal pads outside the pixel region, the dummy pattern functions as a shading film, hence it prevents the invasion of stray light from the exterior of the pixel region into the pixel region on the substrate, resulting in a suppressed photocurrent flow and an improved switching element.

Since the input terminal pad is connected to the external wiring by thermocompression bonding using an anisotropic conductive film, conductive particles damage the thinned interlayer insulation film after polishing over the dummy pattern region, and short-circuiting to the input terminal pad will occur. When a dummy pattern is formed over the almost entire range other than extract wiring region near the input terminal pads, two adjacent input terminal pads will cause short-circuiting through the dummy pattern.

In the present invention, the dummy pattern arranged on the periphery of the input terminal pads is composed of a plurality of divisional dummy pattern, hence the surface level of the formed interlayer insulation film to be polished is made uniform without short-circuiting between the adjacent terminal pads. The probability of the short-circuiting decreases as the number of divisional dummy patterns increases.

It is preferable that a non-dummy pattern region be provided between two adjacent input terminal pads. The non-dummy pattern region adjoins the wire of the flexible tape wiring which is compressed during the thermocompression bonding. If the dummy patterns are continuously formed, conductive particles in the anisotropic conductive film will raise the probability of short-circuiting between a terminal pad and dummy pattern, causing short-cutting between two terminal pads through the dummy pattern. The formation of the non-dummy pattern can securely prevent such undesirable

short-circuiting.

The distance between the input terminal pad and the divisional dummy pattern on its periphery is set to be larger than the distance between the wiring and the dummy pattern near the wiring in order to prevent as much as possible bridging and thus short-circuiting between the input terminal pad and the divisional dummy pattern through the conductive particles in the anisotropic conductive film.

The distance between the relay terminal pad and the dummy pattern on its periphery is set to be larger than the distance between the wiring and the dummy pattern near the wiring. Generally silver paste causes conduction on the relay terminal pad. Silver paste on the relay terminal pad will not cause short-circuiting to the dummy pattern near the relay terminal pad even if the silver paste slightly spreads out of the relay terminal pad.

In order to achieve the second object, a second means of the present invention is characterized in that dummy patterns composed of a single or plural conductive layers lying under the interlayer insulation film to be polished are provided on the sealing region surrounding the pixel region as well as near the terminal pad. When no dummy pattern is provided in the sealing region, the interlayer insulation film tends to have a slanted surface at the periphery of the pixel region before polishing. Such a slanted surface causes a low reflectance of the shading film of the upper conductive layer and a difficulty in optimization of the etching time for the formation of the hole due to an uneven thickness of the interlayer insulation film after polishing. The provision of the dummy pattern can solve such problems. The surface level of the unpolished interlayer insulation film is substantially uniform over the entire region, including the sealing region, near the pixel region, hence the polished interlayer insulation film barely has a slanted surface and an uneven thickness in the pixel region.

If no dummy pattern is provided at the exterior of the sealing region provided with a dummy pattern, the interlayer insulation film on the sealing region has a slanted surface after polishing. The slanted surface will disturb the control of the gap between two substrates (referred to as a cell gap) when adhering to the counter substrate in fabrication of an electro-optical device and cause a drawback to adhesiveness of the sealing agent.

It is preferable that a dummy pattern be provided at the peripheral region of the sealing region in order to solve these problems.

The dummy pattern may be the first dummy pattern composed of the first conductive layer electrically connected to the switching element, the second dummy pattern composed of the second conductive layer lying between the first conductive layer and the upper conductive layer such as the shading film, or a composite dummy pattern of the first and second dummy patterns.

Preferably, the dummy pattern provided at the sealing region and the peripheral region of the sealing region

is formed on an isolated pattern which is the same layer as the control wiring layer of the switching element. Also, if required, the dummy pattern near the terminal pad region is preferably formed on an isolated pattern which is the same layer as the control wiring layer of the switching element. By using the pattern as a base plate for raising the bottom, planarization of the surface level of the polished interlayer insulation film can be more precisely controlled.

Further, the arrangement is characterized in that a single or plural dummy patterns composed of conductive layer underlying the interlayer insulation film to be polished are provided at the neighboring region of the driver circuit which is provided at the periphery of the pixel region and supplies signals to the switching element. The provision of the dummy pattern at the medial region between the sealing region and the pixel region helps planarization of the interlayer insulation film by polishing. The dummy pattern may be the first dummy pattern composed of the first conductive layer, the second dummy pattern composed of the second conductive layer, or a composite dummy pattern of the first and second dummy patterns.

Further, the arrangement is characterized in that a single or plural dummy patterns are provided at the corner region of the sealing region which is provided at the periphery of the pixel region, and the dummy patterns are composed of conductive layer underlying the interlayer insulation film to be polished and have a lower density than that of the periphery of a side region of the sealing region and the periphery of the corner region of the sealing region formed on the periphery of the pixel region. In the corner region of the sealing region, a plurality of divisional dummy patterns are distributed as groups, and the dummy patterns are different from wide continuous dummy patterns at the sealing side and on the periphery of the corner region. The surface roughness of the unpolished interlayer insulation film at the four-corner sealing portion is therefore reflected by the unevenness due to the divisional dummy patterns, and the four-corner portion has a higher initial polishing rate compared to the four-corner portion having a continuous wide dummy pattern. As a result, the polishing rate at the four-corner portion is equalized to that in the sealing region, and a change in residual thickness can be reduced in the pixel region and the sealing region.

The corner portion is indented and the boundary portion is cornered in the sealing region formed on the periphery of the pixel region, even when a single or plural dummy patterns composed of conductive layer underlying the interlayer insulation film to be polished are formed at the sealing region excluding the corner region, that is, even when no dummy pattern is formed at the four-corner portion. The boundary portion is therefore easily polished at the initial stage and a slanted surface is formed. The slanted surface gradually extends to the inner pixel region and the sealing region. Accordingly, the pixel region and the sealing region can be flattened

or planarized as a whole.

Such dummy patterns may be the first dummy pattern composed of the first conductive layer, the second dummy pattern composed of the second conductive layer, or a composite dummy pattern of the first and second dummy patterns.

Also, the arrangement is characterized in that a plurality of uneven pseudo pixel patterns including the conductive layer lying under the interlayer insulation film to be polished are formed at the non-pixel region on the substrate instead of the forming a continuous wide dummy pattern in the non-pixel region. In the substrate having uneven pseudo dummy patterns, since the unpolished interlayer insulation film at the non-pixel region and the pixel region have very similar uneven surface patterns, the initial polishing rate is almost equalized over the entire substrate and a highly precise surface flatness can be achieved at least in the pixel and sealing regions.

It is preferable that a plurality of uneven pseudo pixel patterns are formed repeatedly in the direction of two dimensions on the substrate such that the arrangement has spatial regularity. The regularity corresponds to the spatial regularity of the uneven pixel pattern such as matrix in the pixel region. The surface over the pixel region and the sealing region is further significantly flattened or planarized.

The uneven pseudo pixel pattern may be the first dummy pattern composed of the first conductive layer, the second dummy pattern composed of the second conductive layer, or a composite dummy pattern of the first and second dummy patterns. A pseudo pixel pattern including the pattern of the interlayer insulation film will more closely imitate the pixel pattern.

Preferably, the uneven pseudo pixel pattern is formed of at least a pseudo gate line and a pseudo data line. These form typical unevenness in the pixel and are concerned with regularity of unevenness in the pixel region.

An electro-optical device is fabricated using the electro-optical device substrate, and is suitable for use in display portions of various electronic devices, for example, a light valve of a projection display device.

The embodiments in accordance with the present invention will now be described with reference to the attached drawings.

[0050]

[Embodiment 1]

Fig. 1 is a plan view of a layout of a reflective liquid crystal panel substrate for a reflective liquid crystal panel in accordance with Embodiment 1 of the present invention, and Fig. 2 is a cross-sectional view taken along the line B-B' in Fig. 1.

The reflective liquid crystal panel substrate 131 in accordance with this embodiment shown in Fig. 1 in-

cludes, as in the conventional liquid crystal panel substrate 31 shown in Figs. 18 and 19, a rectangular pixel region (display region) 20 provided with a matrix of pixel electrodes 14 shown in Fig. 18; gate line driver circuits (Y drivers) 22R and 22L lying at the exteriors of the right and left sides of the pixel region 20 for scanning gate lines (scanning electrodes or line electrodes); a pre-charging/testing circuit 23 for data lines (signal electrodes or column electrodes); an image signal sampling circuit 24 lying at the exterior of the bottom side of the pixel electrodes 14 for supplying image signals to the data lines in response to the image data; a sealing region 127 lying at the exterior of the gate line driver circuits 22R and 22L, the precharging/testing circuit 23 and the image signal sampling circuit 24, for placing a sealing agent 36 (refer to Fig. 18); a plurality of terminal pads 26 arranged along the bottom end and adhesively connected to a flexible tape wiring with an anisotropic conductive film therebetween; a data line driver circuit (X driver) 21 lying between the terminal pad array 26 and the bottom side of the sealing region 127 for supplying sampling signals to the image signal sampling circuit 24; and relay terminal pads (so-called silver points) 29R and 29L lying beside both ends of the data line driver 21 for energizing the counter electrode 33 on the glass substrate 35. Each of the gate line driver circuits 22R and 22L and the data line driver circuit 21 has a shift register to supply scanning signals to the gate lines and sampling signals to the image signal sampling circuit 24, respectively, in response to transmission of shift data in the shift register. The signal sampling circuit 24 supplies image signals to the data lines in response to sampling signals.

In this embodiment, the sealing region 127 having a frame shape and surrounding the pixel region 20 forms an isolated wide-continuous dummy pattern region as shown by hatching. The input terminal pads 26, the relay terminal pads 29R and 29L and the data line driver circuit 21 are surrounded by the wide continuous dummy pattern region as shown by the hatching.

The plan and sectional configurations of the pixel region 20 of the panel substrate 131 are the same as those shown in Figs. 20 and 21, respectively. As shown in Fig. 2, a P-type well region 2 is formed on the top surface of a P⁻ semiconductor substrate 1 (a N⁻ semiconductor substrate is also available) composed of single-crystal silicon having a large size (a side of approximately 20 mm), and a field oxide film (so-called LOCOS film) 3 is formed thereon. The p-type well region 2 is formed as a common well region for the pixel region 20 provided with a matrix of pixels having dimensions of, for example, 768x1024, and it is separated from a P-type well region 2' for fabricating the devices of the peripheral circuits (the gate line driver circuits 22R and 22L, the precharging/testing circuit 23, the image signal sampling circuit 24 and the data line driver circuit 21).

The field oxide film 3 is provided with two openings at the divided region of each pixel. A gate electrode 4a

composed of polycrystalline silicon or a metal silicide is formed via a gate insulating film 4b in the center of one opening; an N⁺ source region 5a, and an N⁺ drain region 5b formed on the P-type well region 2 at the both sides of the gate electrode 4a form a switching element, that is, a N-channel MOSFET (insulated-gate field effect transistor) for pixel selection together with the gate electrode 4a. As shown in Fig. 20, the gate electrodes 4a in a plurality of pixels arrayed in a line extend in the scanning line direction (the line direction of the pixels) to form gate lines 4.

Although not shown in Fig. 2, a P-type capacitor electrode region 8, which is common to the line, is formed on the P-type well region 2 in the other opening. A capacitor electrode 9a composed of polycrystalline silicon or a metal silicide formed on the P-type capacitor electrode region 8 with an insulating film (dielectric film) 9b therebetween forms a retention capacitor (accumulating capacitor) C for retaining a signal selected by the MOSFET for pixel selection together with the P-type capacitor electrode region 8.

The retention capacitor 9a can be formed by a film deposition process for a polycrystalline silicon or metal silicide layer which functions as the gate electrode 4a in the MOSFET for pixel selection. The insulating film (dielectric film) 9b under the retention capacitor 9a can also be formed by an insulating film deposition process for the gate insulating film 4b. The insulating films 9b and 4b are formed by a thermal oxidation process and have thicknesses of approximately 400 Å to 800 Å. The capacitor electrode 9a and gate electrode 4a have a composite structure of a polycrystalline silicon layer with a thickness of 1,000 Å to 2,000 Å and a silicide layer of a high melting point metal such as Mo or W having a thickness of 1,000 Å to 3,000 Å. The source and drain regions 5a and 5b are formed by a self-alignment ion implantation process of an N-type impurity on the surface of the substrate at both sides of the gate electrode 4a acting as a mask.

The P-type capacitor electrode region 8 is formed by a doping process including ion implantation and heat treatment (drive-in). Ion implantation may be performed before the gate electrode is formed. After the formation of the insulating film 9b, the same impurity as in the P-type well 2 is doped such that the surface of the P-type well 2 has a higher impurity content than its interior and forms a low resistance layer. The impurity content in the P-type well 2 is preferably $1 \times 10^{17} \text{ cm}^{-3}$ or less and more preferably ranges from $1 \times 10^{16} \text{ cm}^{-3}$ to $5 \times 10^{16} \text{ cm}^{-3}$. The preferable impurity content in the source and drain regions 5a and 5b ranges from $1 \times 10^{20} \text{ cm}^{-3}$ to $3 \times 10^{20} \text{ cm}^{-3}$. The preferable impurity content in the P-type capacitor electrode region 8 ranges from $1 \times 10^{18} \text{ cm}^{-3}$ to $5 \times 10^{19} \text{ cm}^{-3}$, and more preferably from $1 \times 10^{18} \text{ cm}^{-3}$ to $1 \times 10^{19} \text{ cm}^{-3}$ in view of reliability and pressure resistance of the insulating film 9b as a constituent of the retention capacitor C.

A first interlayer insulation film 6 is formed on the

gate electrode 4a and the capacitor electrode 9a, and a first conductive layer (hereinafter referred to as a first metal layer) essentially consisting of aluminum is formed on the insulating film 6. The first metal layer includes data lines 7 extending in the column direction (refer to Fig. 20), source electrode wirings 7a, which extend from the data line 7 like a comb and come into conductive contact with the source region 4a through a contact hole 6a, a relay wiring 10 coming into conductive contact with the drain region 5b through the contact hole 6b and with the capacitor electrode 9a through a contact hole 6c.

The first interlayer insulation film 6 is formed by, for example, depositing an HTO film (a silicon oxide film formed by a high-temperature CVD process) with a thickness of approximately 1,000 Å and depositing a BSPG film (a silicate glass film containing boron and phosphorus) with a thickness of approximately 8,000 Å to 10,000 Å. The first metal layer forming the source electrode wiring 7a and the relay wiring 10 has, for example, a quadrilayer structure composed of Ti/TiN/Al/TiN in that order from the bottom.

The bottom Ti layer has a thickness of approximately 100 Å to 600 Å, the second TiN layer has a thickness of approximately 1,000 Å, the third Al layer has a thickness of approximately 4,000 Å to 10,000 Å, and the top TiN layer has a thickness of approximately 300 Å to 600 Å.

A second interlayer insulation film 11 is formed on the first metal layer, and a second conductive layer (hereinafter referred to as a second metal layer) composed of aluminum is formed on the second interlayer insulation film 11. The second metal layer covers most of the pixel region 20 and includes a shading film 12 for shielding the spacing portion between two adjacent pixel electrodes 14. The second metal layer forming the shading film 12 is used as a connecting wiring 12b (refer to Fig. 2) in the peripheral circuits (the gate line driver circuits 22R and 22L, the precharging/testing circuit 23, the image signal sampling circuit 24 and the data line driver circuit 21).

The second interlayer insulation film 11 is formed by, for example, depositing a silicon oxide film (hereinafter referred to as TEOS film) with a thickness of approximately 3,000 Å to 6,000 Å from tetraethyl ortho-silicate (TEOS) by a plasma CVD process, depositing a spin-on-glass (SOG) film thereon, etching it by an etch-back process, and depositing a second TEOS film with a thickness of approximately 2,000 Å to 5,000 Å thereon.

The second metal layer forming the shading film 12 and the like may have the same configuration as the first metal layer, for example, a quadrilayer structure of Ti/TiN/Al/TiN formed from the bottom.

The bottom Ti layer has a thickness of approximately 100 Å to 600 Å, the second TiN layer has a thickness of approximately 1,000 Å, the third Al layer has a thickness of approximately 4,000 Å to 10,000 Å, and the top TiN layer has a thickness of approximately 300 Å to 600

A.

A plug hole 12a is provided at a position of the shading film 12 corresponding to the relay wiring 10. A third interlayer insulation film 13 is formed on the shading film 12, and a rectangular pixel electrode 14 which substantially corresponds to one pixel is formed as a reflective electrode on the interlayer insulation film 13. The third interlayer insulation film may be formed as in the second interlayer insulation film 11, that is, by depositing a TEOS film with a thickness of approximately 3,000 Å to 6,000 Å, depositing a SOG film thereon, etching it by an etch-back process, and depositing a second TEOS film with a thickness of approximately 16,000 Å to 24,000 Å. Alternatively, the third interlayer insulation film may be formed of only the TEOS film instead of the SOG film interposed between two TEOS films. The thickness in this case preferably ranges from 16,000 Å to 24,000 Å. A silicon nitride film may be formed under or on the TEOS film in order to improve humidity resistance. When the silicon nitride film is the upper layer, the TEOS film is flattened by a CMP process before depositing the silicon nitride film or the silicon nitride film is flattened by a CMP process.

A contact hole 16 is formed through the third and second interlayer insulation films 13 and 11 so that it is located inside the opening 12a of the shielding film 12. After the contact hole 16 is filled with a high-melting-point metal such as tungsten by a CVD process, the high-melting-point metal layer formed on the third interlayer insulation film 13 and the front face of the interlayer insulation film 13 are flattened to form a mirror surface by a chemomechanical polishing (CMP) process. The residual thickness of the interlayer insulation film 13 after polishing is adjusted to be approximately 4,000 Å to 10,000 Å at the thinnest portion.

Next, an aluminum layer with a thickness of approximately 300 Å to 5,000 Å is formed by a low temperature sputtering process and a rectangular pixel electrode 14 with a side of 15 μm to 20 μm is formed by a patterning process. A connecting plug (interlayer conductive portion) 15 composed of a high-melting-point metal electrically connects the relay wiring 10 and the pixel electrode 14, skipping one metal layer of the shading layer 12. The connecting plug 15 may be formed by planarizing the third interlayer insulation film 13 by a CMP process, providing a contact hole, and embedding a high-melting-point metal such as tungsten therein. Alternatively, the opening 12a in the second metal layer 12 may be enlarged, a second relay wiring composed of a second metal layer 12 and having, for example, a rectangular shape may be formed in the opening 12a, the first relay wiring 10 and the second relay wiring may be connected to each other, and the second relay wiring may be the connected to the pixel electrode 14 by the connecting plug 15. A passivating film 17 with a thickness of approximately 500 Å to 2,000 Å composed of silicon oxide or the like is formed on the entire pixel electrode 14. An alignment film is formed on the entire passivating film

17 and subjected to rubbing treatment in the fabrication of the liquid crystal panel. In this embodiment, although the pixel electrode 14 is formed of a third conductive layer (hereinafter referred to as a third metal layer), it may be formed in the upper layer when the substrate is formed by a process for depositing a plurality of metal layers. The pixel electrode 15 is formed of the uppermost metal layer in all the cases.

A silicon oxide film is used as the passivating film 17 which covers the pixel region 20 as described above, whereas a silicon nitride film with a thickness of approximately 2,000 Å to 10,000 Å is used in the peripheral circuit region, sealing region and the scribe portion. A dielectric mirror film may be formed on the passivating film 17.

As shown in Fig. 1, the pixel region 20, which occupies most of the rectangular semiconductor device 1, is surrounded by the sealing region 127 having a frame shape. The sealing region 127 forms a border region between the pixel region 20 and a non-pixel region not containing the liquid crystal (the peripheral circuit region, the terminal pad region, and the scribe region). In this embodiment, the sealing region 127 includes parts of the peripheral circuits (the gate line driver circuits 22R and 22L, the precharging/testing circuit 23, and the image signal sampling circuit 24), and thus only the data line driver circuit 21 lies at the exterior of the sealing region 127.

Of course, the data line driver circuit 21 may also lie at the interior of the sealing region 127.

The cross-sectional configuration of the sealing region 127 in this embodiment includes, as shown in Fig. 2, a wide continuous pattern 127a composed of polycrystalline silicon or a metal silicide, which is formed on the field oxide film 3 and separated from the gate electrode 4a, a wide continuous lower dummy pattern A composed of the first metal layer, and an isolated wide-continuous upper dummy pattern B composed of the second metal layer. The pattern 127a may be formed by the process for the gate electrode 4a. The dummy patterns A and B may be formed by the process for the first and second metal layers, respectively. The surface level of the third interlayer insulation film 13 is uniformly raised by the thickness corresponding to the thicknesses of the pattern 127a and the dummy patterns A and B, and is substantially equal to the surface level of the pixel region and the peripheral circuit region.

The periphery of the data line driver circuit 21 lying at the exterior of the sealing region 127 and the peripheries of the relay terminal pads 29R and 29L and the input terminal pad 26 as shown by hatching in Figs. 4 to 6 and Fig. 9, other than the wiring region, form a dummy pattern region which is electrically floating or clamped by the power source voltage. The input terminal pad 26 in this embodiment has a structure piled with the lower layer 26a as the first metal layer and the upper layer 26b as the second metal layer, and the cross-sectional configuration of the dummy pattern region includes the wide

continuous lower dummy pattern A as the first metal layer which is formed on the first interlayer insulation film 6 on the field oxide film 3, and the wide continuous upper dummy pattern B as the second metal layer which is formed on the second interlayer insulation film 11. The dummy patterns A and B may be formed by the process for the metal layer. The surface level of the third interlayer insulation film 13 is uniformly raised by the thickness corresponding to the thicknesses of the dummy patterns A and B immediately after the formation of the film, and the level just above the input terminal pad 26 is substantially equal to the surface level of the pixel region and the peripheral circuit region by the raising effect at the neighboring regions.

As shown in Figs. 4 and 5, isolated rectangular interwiring dummy patterns M lie between a plurality of wirings L_{OUT} extending from the data line driver circuit 21 in the border region X between the lower side of the sealing region 127 and the data line driver circuit 21. The interwiring dummy patterns M are also formed by the process for the metal layers.

In the formation of the input terminal pad 26, the upper layer 26b is embedded into a large opening provided in the second interlayer insulation film 11 on the lower layer 26a, hence a large indent is formed on the upper layer 26, and the third interlayer insulation film 13 just above the upper layer 26 also inevitably has an indent. When the deposition process of the third interlayer insulation film 13 includes the formation of the SOG film, the indent on the upper layer 26 can be moderated to some extent.

Since the area of the input terminal pad 26 is significantly larger than that of the contact hole of the wiring electrode, the indent on the third interlayer insulation film 13 just above the input terminal pad 26 cannot be compensated for only by the additional formation of the SOG film.

Fig. 3 is a cross-sectional view of another configuration of the input terminal pad. In Fig. 3, after a plurality of small contact holes are formed on the lower layer 26a, a terminal pad 26' is formed by embedding the upper layer 26b'. In such a configuration, the dropping of the material for the upper layer 26b' into the contact hole is suppressed and fine indents independently form; hence the surface of the upper layer 26b' is flattened. As a result, the surface of the formed third interlayer insulation film 13 is easily flattened without reflecting the fine indents.

In this embodiment as described above, wide continuous dummy pattern regions (dummy patterns A and B) are vertically formed such that the pattern density reaches almost 100% in the entire region at the exterior of the pixel region and the peripheral circuit region, hence the surface level of the third interlayer insulation film 13 after deposition is substantially uniform over the entire substrate. The solid lines in Figs. 2 and 3 show the polished surface level of the third interlayer insulation film 13 after the CMP polishing treatment. Since the

surface of the interlayer insulation film 13 before polishing is not significantly high in the regions of the input terminal pads 26 and 26', a uniform and moderate polishing rate is achieved without exposure of the input terminal pads 26 and 26'. The time for the CMP polishing, and thus the polished depth can be increased compared with the conventional depth (approximately 4,000 Å). Such an advantage of a uniform polishing rate results in a thickness reduction of the third interlayer insulation film 13 after polishing. The aspect ratio of the contact hole 16 provided on the opening 12a of the shading film 12 in the pixel region 20, and the diameter of the connecting plug 15 is reduced to reduce opening area of the opening 12a, resulting in enhanced shielding characteristics. An increased polishing depth can moderate the deep step at the opening 12a, which is formed when the third interlayer insulation film 13 is composed of only the TEOS film, in the CMP polishing process without forming the SOG film. Accordingly, the deposition process for the third interlayer insulation film 13 can be simplified, resulting in improved productivity.

As shown by hatching in the planar layout of Fig. 1, the dummy pattern region in this embodiment lies over almost the entire exterior of the sealing region 127 excluding the data line driver circuit 21, the signal wiring, the electric power source wiring, input terminal pads 26, and the relay terminal pads 29R and 29L. As shown in Figs. 4 and 5, the rectangular interwiring dummy pattern M formed between wirings L_{OUT} and the dummy patterns N_R and N_L at the right and left sides of the substrate are arranged in the interposed region X between the data line driver circuit 21 (including a shift register and a logic circuit forming sampling signals based on the output from the shift register) and the sealing region 127. The distance between a wiring L_{OUT} and the interwiring dummy pattern M is approximately 5 μm . The output wirings L_{OUT} for output of the sample signals extend from the data line driver circuit 21 (the shift register and the logic circuit) to the image signal sampling circuit 24, hence the interwiring dummy pattern has a regular shape. As shown in Fig. 6, there are two types of wirings extending from the region of the input terminal pads 26 to the interior of the substrate, that is, wirings L_{IN} for inputting signals (DXIN (data signals), power source V_{ddx} and V_{ssx} , clock signals and inverted clock signals) to the data line driver circuit 21, and wirings for inputting signals (DYIN (data signals), power source V_{ddy} and V_{ssy} , clock signals and inverted clock signals) to the gate line driver circuits 22R and 22L and the precharging/testing circuit 23. Hence the wirings L extracted from the input terminal pads 26 towards the column direction (vertical direction in the drawing) are divided into the wirings L_{IN} directed to the data line driver circuit 21 and the other wirings in the wiring region in the line direction (transverse direction in the drawing). Thus, the input terminal pads 26, a plurality of isolated rectangular divisional dummy patterns S_1 to S_3 formed between the input wirings, and isolated rectangular interwiring dummy pat-

terms T, formed between the wirings L_{IN} for input to the data line driver circuit 21, lie in the interposed region Y between the region of the input terminal pads 26 and the data line driver circuit 21. In Fig. 6, the number of the shown input terminal pads 26 is reduced.

The planar shape of each input terminal pad 26 includes a rectangular conductive contact portion 261 as a main portion and a wiring extracting portion 262 with a small width extending from the right or left side of the conductive contact portion 261 to the interior of the substrate (in the column direction). The wiring extracting portion 262 of each input terminal pad 26 lying at the right side of the centerline of the substrate is located at the left side of the conductive contact portion 261, whereas the wiring extracting portion 262 of each input terminal pad 26 lying at the left side of the centerline of the substrate is located at the right side of the conductive contact portion 261. The isolated rectangular divisional dummy patterns S_2 in the transverse direction are arranged between the wiring extracting portions 262. Further, isolated rectangular divisional dummy patterns S_3 are formed between the ends of the wiring extracting portions 262 with wirings L extracted from the wiring extracting portions 262. Also, isolated rectangular divisional dummy patterns S_1 are formed beside the edges of the input terminal pads 26 at the side of the substrate.

The dummy patterns N_R and N_L at the right and left sides of the substrate extend to the position of the input terminal pads 26, and isolated divisional dummy patterns S_2' are formed in the spaces beside the wiring extracting portions 262 of the rightmost and leftmost input terminal pads 26. The tips of the dummy patterns N_R and N_L have the same level as the tips of the input terminal pads 26, and isolated divisional dummy patterns S_0 are provided beside the tips of the dummy patterns N_R and N_L at the corners of the substrate. The planar shapes of these divisional dummy patterns are not limited to rectangular shapes (including square shapes), and a variety of shapes (triangular, polygonal, and curved) can be selected. For example, hexagonal divisional dummy patterns may be arranged to form a honeycomb shape.

These input terminal pads 26 are connected to a flexible tape wiring 39 with an anisotropic conductive film (ACF) 38 therebetween by thermocompression bonding as shown in Fig. 18. The broken lines in Fig. 6 represent the edge of the region occupied by the anisotropic conductive film 38. The flexible tape wiring 39 includes, as shown in Figs. 7 and 8, an insulating flexible tape 39a and a plurality of stripe lead wires 39b bonded thereon. The anisotropic conductive film 38 is interposed between the edge of the flexible tape 39a and the array of the input terminal pads 26.

The anisotropic conductive film 38 is composed of conductive particles 38a with a particle size of approximately $5\ \mu\text{m}$ to $10\ \mu\text{m}$ and an insulating adhesive resin 38b. The flexible tape 39a is compressed so that the thickness is reduced to approximately $2\ \mu\text{m}$ to $10\ \mu\text{m}$.

Since each terminal pad 26 and the corresponding lead wire 39b of the flexible tape wiring 39 are conduct-connected with compressed conductive particles 38a which are discretely distributed, the anisotropic conductive film 38 has conductivity only in the vertical direction. Also in Figs. 7 and 8, the number of the shown input terminal pads 26 is reduced.

By depositing dummy pattern regions (dummy patterns A and B) on the periphery of the input terminal pads 26, the surface level of the third interlayer insulation film 13 formed on the input terminal pads 26 is not raised alone but substantially equal to that of the pixel region 20; hence the initial polishing rate is reduced in the region of the input terminal pads 26 in the polishing process, the input terminal pads 26 are prevented from polishing, and thinning of the third interlayer insulation film 13 can be achieved. If a dummy pattern region is continuously formed around the input terminal pads 26, short-circuiting between input terminal pads 26 will occur through the conductive particles 38a and the dummy pattern after thermocompression bonding of the anisotropic conductive film 38.

In contrast, in this embodiment, no dummy pattern is provided between the input terminal pads 26, hence a non-dummy pattern E is provided, and the input terminal pads 26 are surrounded by divisional dummy patterns S_1 to S_2 to prevent short-circuiting between the input terminal pads 26. The distances between the input terminal pads 26 and the divisional dummy patterns S_0 to S_2 and between the individual divisional dummy patterns S_0 to S_2 are wider than the distance (approximately $5\ \mu\text{m}$) between the wiring L and the dummy pattern S_3 in order to prevent short-circuiting through the anisotropic conductive film 38.

In order to further suppress the prominence of the third interlayer insulation film 13 in the region of the input terminal pads 26 immediately after the film deposition, a dummy pattern may be formed between the input terminal pads 26, and the dummy pattern between the input terminal pads 26 is also divided into divisional dummy patterns to prevent short-circuiting between the input terminal pads 26. As the number of the divisional dummy patterns increases, the possibility of short-circuiting decreases; however, as the number increases, the surface prominence of the third interlayer insulation film 13 in the dummy pattern region is significant immediately after the film deposition.

Accordingly, a moderate number is preferably selected. The planar shapes of these divisional dummy patterns are not limited to rectangular shapes (including square shapes), and a variety of shapes (triangular, polygonal, and curved) can be selected. For example, hexagonal divisional dummy patterns may be arranged to form a honeycomb shape.

Fig. 9 is a partial plan view of the periphery of the relay terminal pad 29R. The relay terminal pad 29R (29L) is a rectangular pad connected to the wiring L (for supplying a standard voltage for reversion of the polarity

of the input voltage for alternate current drive of the liquid crystal) from the outermost terminal pad 26 beside the data line driver circuit 21, and is connected to the counter electrode 33 of the glass substrate 35 with a silver paste. The relay terminal pad 29R (29L) is surrounded by the dummy patterns N_R and N_L . As a result, the surface level of the third interlayer insulation film 13 is uniform immediately after the film deposition as in the terminal pads 26.

In this embodiment, the distance between the relay terminal pad 29R and the dummy pattern N_R is set to, for example, 70 μ in order to prevent short-circuiting even when the applied silver paste slightly protrudes. That is, the distance between the relay terminal pad 29R and the dummy pattern N_R is wider than that between the wiring and the nearest dummy pattern. The dummy pattern surrounding the relay terminal pad 29R may be a divisional dummy pattern.

Fig. 10 is a contour plot of film illustrating the thickness distribution of the third interlayer insulation film 13 after polishing of the liquid crystal panel substrate 131 in accordance with Embodiment 1, in which the third interlayer insulation film 13 with a thickness of approximately 24,000 \AA is formed and then subjected to the CMP treatment until the residual thickness of the third interlayer insulation film 13 reaches approximately 12,000 \AA in the center of the pixel region 20. In Fig. 24, a graph depicted by marks Δ shows the residual thickness distribution of the left seal in the vertical direction taken along line a-a' of Fig. 10. In Fig. 25, a graph depicted by marks Δ shows the residual thickness distribution of the central pixel in the vertical direction taken along line b-b' of Fig. 10. In Fig. 26, a graph depicted by marks Δ shows the residual thickness distribution of the upper seal in the transverse direction taken along line c-c' of Fig. 10. In Fig. 27, a graph depicted by marks Δ shows the residual thickness distribution of the central pixel in the transverse direction taken along line d-d' of Fig. 10. In Fig. 28, a graph depicted by marks Δ shows the residual thickness distribution of the lower sealing region in the transverse direction taken along line e-e' of Fig. 10.

These graphs demonstrate that the maximum difference in the thickness between the pixel region 20 and the sealing region 127 is 2,720 \AA , and the distance between the contour lines (corresponding to a difference of 1,000 \AA in the thickness) is considerably larger than that in Fig. 23. The flatness of the pixel region 20 is improved by a factor of two or more.

The maximum difference in the thickness is reduced to approximately 2,910 \AA over the entire substrate (chip). The slope of the indented central portion of the top side of the sealing region 127 is reduced to approximately one-half or less, and the slope of the indented central portion of the bottom side of the sealing region 127 is reduced to approximately one quarter or less. The right and left sides of the sealing region 127 have minimum thicknesses at the top corners, hence the central

protrusion is prevented, and the slope is reduced to one quarter or less. Wide continuous dummy pattern regions (dummy patterns A and B) cause such significant improvement in almost the entire exterior of the pixel region 20 and the peripheral circuit region.

It is preferable that the maximum difference in the thickness be reduced to 1,000 \AA or less in the pixel region 20. In the thickness distribution of the pixel region 20, the vertical line in the pixel center corresponds to the trough line of the thickness, and the central region of the input terminal pads 26 corresponds to the maximum thickness (approximately 14,500 \AA). This suggests insufficient polishing in the region of the input terminal pads 26 in contrast to the conventional one in Fig. 23.

[Embodiment 2]

Fig. 11 is a partial plan view of the four-corner portion of the sealing region in a reflective liquid crystal panel substrate in accordance with Embodiment 2 of the present invention. Fig. 12 is a cross-sectional view taken along the line C-C' in Fig. 11. In Fig. 11, regions with dotted patterns represent the first metal layer and regions with hatching represent the second metal layer, whereas the third metal layer is not shown. The configurations other than that described below are the same as those of the reflective liquid crystal panel substrate in accordance with Embodiment 1.

The reflective liquid crystal panel substrate 231 has substantially the same configuration as that of the reflective liquid crystal panel substrate 131 in accordance with Embodiment 1. The pixel region 20 is surrounded by the sealing region 127 of isolated wide continuous dummy pattern regions (the dummy pattern A of the first metal layer and the dummy pattern B of the second metal layer). The input terminal pads 26, the relay terminal pads 29R and 29L and the data line driver circuit 21 are also surrounded by wide continuous dummy pattern regions (the dummy pattern A of the first metal layer and the dummy pattern B of the second metal layer). Differing from the wide continuous dummy patterns, such as the dummy patterns A lying between the wirings L_{OUT} at the sealing side in Embodiment 1, in a rectangular region at the four-corner sealing portion 127C of the sealing region 127, the dummy pattern of the first metal layer forms a group including a plurality of independent divisional patterns. In detail, a plurality of rectangular divisional patterns a each having a different area are separately arranged in the vertical and transverse directions, and have a pattern density of 50% or less. The divisional patterns a have different areas from each other which are smaller than that of the input terminal pads 26. The dummy pattern B' of the second metal layer at the four-corner sealing portion 127C has a rectangular wide continuous surface. As a result, as shown by the dotted line in Fig. 12 the unpolished surface of the third interlayer insulation film 13 at the four-corner sealing portion 127C has roughness which reflects the uneven-

ness of the divisional dummy patterns \underline{a} .

In CMP treatment of the surface of the third interlayer insulation film 13 on the substrate provided with divisional dummy patterns \underline{a} with a low density distribution at the four-corner sealing portion 127C, the four-corner sealing portion 127C has a higher initial polishing rate than that at the gentle bump side of the sealing region 127. Hence the polishing rate of the sealing region 127 surrounded by four units at the four-corner sealing portion 127c are equalized to that of the interior region during polishing, and the difference in the residual thickness between the pixel region 20 and the sealing region 127 is suppressed. In particular, it is important to impart in advance roughness to the right and left corners of the bottom side of the sealing region 127 among the corner portion 127a of the four units.

When the divisional dummy patterns \underline{a} have substantially the same area and are distributed uniformly or randomly at the four-corner sealing portion 127C, a decreased pattern density (a decreased ratio of the total dummy pattern area per unit area) causes larger distances between the dummy patterns \underline{a} and thus the dummy patterns \underline{a} have a small distribution density. As a result, the initial polishing rate of the third interlayer insulation film 13 is higher than that of the periphery of the four-corner sealing portion 127C, a slanted surface is first formed at the periphery of the four-corner sealing portion 127C, and the slanted surface gradually spreads towards the inside during polishing. When the pattern density is the same, when the number of the divisional dummy patterns \underline{a} is reduced and when the area of the divisional dummy patterns \underline{a} is increased, these are prominent and have larger initial polishing rates. The boundary of the four-corner sealing portion 127C rapidly forms a slanted surface, and the slanted surface gradually spreads towards the inside during polishing as in the above case. Since a dummy pattern distribution for causing the initial polishing rate of the four-corner sealing portions 127C to increase compared with its periphery is provided in this embodiment, the residual thickness is affected by the residual thickness of the four-corner sealing portion 127C as a standard thickness, and thus can be easily equalized at the periphery of the sealing region 127 surrounded by the four-corner sealing portion 127C of the four units and the pixel region 20. Accordingly, the sealing region 127 and the pixel region 20 are flattened or planarized.

As shown in Fig. 11, in the four-corner sealing portion 127C, a plurality of rectangular divisional dummy patterns \underline{a} are arranged in the vertical direction at the right and left sides of the sealing region, and a plurality of rectangular divisional dummy patterns \underline{a} are arranged in the transverse direction at the top and bottom sides of the sealing region. It is considered that each vertical rectangular divisional dummy pattern \underline{a} having the highest initial polishing rate at the longitudinal (vertical) sides contributes to the planarization of the vertical direction of the sealing region, whereas each transverse rectan-

gular divisional dummy pattern \underline{a} having the highest initial polishing rate at the longitudinal (transverse) sides contributes to the planarization of the transverse direction of the sealing region. In this embodiment, the vertical rectangular divisional dummy patterns \underline{a} are not arranged near the top and bottom sides of the sealing portion and the transverse rectangular divisional dummy patterns \underline{a} are not arranged near the right and left sides of the sealing portion. Instead, the vertical rectangular divisional dummy patterns \underline{a} are arranged near the right and left sides of the sealing portion, and the transverse rectangular divisional dummy patterns \underline{a} are arranged near the top and bottom sides of the sealing portion. As a result, a high initial polishing rate at the four-corner sealing portion 127C is achieved by the high initial polishing rates of these dummy patterns in the vertical and transverse directions.

Modification of the shapes, array and pattern density of the divisional dummy patterns \underline{a} will further improve planarization of the sealing region 127 and the inner region.

When the four-corner sealing portion 127C has no dummy pattern (a pattern density of zero), the boundary is easily polished to form a slanted surface at the initial stage of the polishing, since the corner is indented from its periphery and the boundary portion protrudes. The slanted surface gradually spreads towards the inner region. As a result, the pixel region 20 and the sealing region are totally flattened or planarized.

Fig. 13 is a contour plot of film illustrating the thickness distribution of the third interlayer insulation film 13 after polishing of the liquid crystal panel substrate 231 in accordance with Embodiment 2, in which the third interlayer insulation film 13 with a thickness of approximately 24,000 Å is formed and then subjected to the CMP treatment until the residual thickness of the third interlayer insulation film 13 reaches approximately 12,000 Å in the center of the pixel region 20. In Fig. 24, a graph depicted by marks \square shows the residual thickness distribution of the left seal in the vertical direction taken along line a-a' of Fig. 13. In Fig. 25, a graph depicted by marks \square shows the residual thickness distribution of the central pixel in the vertical direction taken along line b-b' of Fig. 13. In Fig. 26, a graph depicted by marks \square shows the residual thickness distribution of the upper seal in the transverse direction taken along line c-c' of Fig. 13. In Fig. 27, a graph depicted by marks \square shows the residual thickness distribution of the central pixel in the transverse direction taken along line d-d' of Fig. 13. In Fig. 28, a graph depicted by marks \square shows the residual thickness distribution of the lower sealing region in the transverse direction taken along line e-e' of Fig. 13.

These graphs demonstrate that the maximum difference in thickness between the pixel region 20 and the sealing region 127 is 1,380 Å, and the distance between the contour lines (corresponding to a difference of 1,000 Å in thickness) is larger than that in Fig. 10. The flatness

of the pixel region 20 is improved by a factor of two or more compared with Embodiment 1. The maximum difference in the thickness is approximately 2,500 Å over the entire substrate (chip), since the region of the input terminal pads 26 including wide continuous dummy patterns is insufficiently polished and still has large thickness. The slope of the indented central portion of the top side of the sealing region 127 is reduced to approximately one-half or less compared with that in Embodiment 1. The right and left sides of the sealing region 127 are substantially flattened because dummy patterns with a low pattern density at the bottom right and left corners of the sealing region 127 prompt polishing.

As shown in Fig. 13, however, the sealing region still has a large thickness on the periphery of the bottom right and left corners, hence the maximum difference in the thickness in the pixel region 20 and the sealing region 127 is not smaller than 100 Å. When the four-corner sealing portion 127C has no dummy pattern \underline{a} (a pattern density of zero), the inner pixel region 20 is further flattened or planarized, but the boundary of the four-corner sealing portion 127C could have a steep slope. Dummy patterns \underline{a} may be formed such that the pattern density decreases from the bottom right and left corners 127C to the upper positions of the right and left sides, or to the central portion of the bottom side. In such a case, the pixel region 20 and the sealing region 127 can be further flattened or planarized.

[Embodiment 3]

Fig. 14 is a partial plan view of the four-corner portion of the sealing region in a reflective liquid crystal panel substrate in accordance with Embodiment 3 of the present invention. Fig. 15 is a cross-sectional view taken along the line C-C' in Fig. 14. In Fig. 14, regions with dotted patterns represent the first metal layer and regions with hatching represent the second metal layer, whereas the third metal layer is not shown. The configurations other than that described below are the same as those of the reflective liquid crystal panel substrate in accordance with Embodiment 1.

The reflective liquid crystal panel substrate 331 in this embodiment has uneven pseudo pixel patterns P as a matrix of dummy patterns (two-dimensionally repeated pattern) lying over the sealing region 227 surrounding the pixel region 20 and its outer region. The uneven pseudo pixel patterns P vertically and horizontally extend to the peripheries of the data line driver circuit 21, the relay terminal pads 29R and 29L, and the input terminal pads 26. Each uneven pseudo pixel pattern P produces a uneven pattern, which resembles the pixel pattern and has a volume similar to that of each pixel in the pixel region 20, on the third interlayer insulation film 13.

In this embodiment, each uneven pseudo pixel pattern includes pseudo gate lines 4_p of the first metal layer having substantially the same width as that of the gate

lines 4 lying on the bottommost layer of the pixel; data lines 7 of the first metal layer of the pixel; pseudo data lines 7_p of the first metal layer having substantially the same width as that of the source electrode wirings 7a and the relay wirings 10; pseudo source electrode wirings $7a_p$; pseudo relay wiring 10_p ; and wide pseudo shading films 12_p of the second metal layer imitating the shading film 12 of the second metal layer in the pixel portion. The pattern density of the bottom layer wirings and the first metal layer is approximately 25% in each pixel, hence the pattern density of the uneven pseudo pixel patterns P composed of the first metal and second metal layers is set to substantially the same value.

At the periphery of the upper and lower sealing regions (sides) 227 and the boundary region X', the signal wiring L_{OUT} of the first metal layer from the data line driver circuit 21 to the pixel signal sampling circuit 24 is used as the pseudo data line 7_p . The pseudo gate line 4_p of the first metal layer and the pseudo source electrode wiring $7a_p$ are not connected to the pseudo data line 7_p .

The uneven pseudo pixel patterns P are vertically and horizontally repeated on the substrate, but the matrix of the uneven pseudo pixel patterns P is slightly different from the matrix of the pixel region 20 in this embodiment. The matrices of the uneven pseudo pixel patterns P and the pixel region 20 can be unified by changing the layout of the devices in the peripheral circuit region, such as the data line driver circuit 21, pixel signal sampling circuit 24, and the gate line driver circuits 22R and 22L, and the layout of the signal wirings L_{OUT} .

On the substrate 331 provided with the uneven pseudo pixel patterns P, uneven surface patterns like the uneven pixel patterns are periodically arranged over the surface of a region of the third interlayer insulation film 13 before CMP treatment other than the pixel region 20. Accordingly, the polishing rate is made uniform over the entire substrate 331 from the initial polishing stage and at least the pixel region 20 and the sealing region 227 can be flattened or planarized with high accuracy.

Fig. 16 is a contour plot of film illustrating the thickness distribution of the third interlayer insulation film 13 after polishing of the liquid crystal panel substrate 331 in accordance with Embodiment 3, in which the third interlayer insulation film 13 with a thickness of approximately 24,000 Å is formed and then subjected to the CMP treatment until the residual thickness of the third interlayer insulation film 13 reaches approximately 12,000 Å in the center of the pixel region 20. In Fig. 24, a graph depicted by marks O shows the residual thickness distribution of the left seal in the vertical direction taken along line a-a' of Fig. 16. In Fig. 25, a graph depicted by marks O shows the residual thickness distribution of the central pixel in the vertical direction taken along line b-b' of Fig. 16. In Fig. 26, a graph depicted by marks O shows the residual thickness distribution of the upper seal in the transverse direction taken along line c-c' of Fig. 16. In Fig. 27, a graph depicted by marks O shows the residual thickness distribution of the central

pixel in the transverse direction taken along line d-d' of Fig. 16. In Fig. 28, a graph depicted by marks O shows the residual thickness distribution of the lower sealing region in the transverse direction taken along line e-e' of Fig. 16.

These graphs demonstrate that the maximum difference in the thickness between the pixel region 20 and the sealing region 127 (including the four-corner sealing portion 227C) is approximately 850 Å, and the maximum difference in the thickness over the entire substrate is approximately 950 Å. The pixel region 20 and the sealing region 227 are satisfactorily flattened. Although the peripheral region of the input terminal pads 26 shows slightly insufficient polishing, the region will be further flattened by reducing the pattern density of the uneven pseudo pixel patterns P.

The elements forming the uneven surface pattern on the pixel region include the two openings provided in the field oxide film, the gate lines 4 of the bottom layer, the data lines 7 of the first metal layer, the source electrode wirings 7a, the relay electrodes 10, the shading film 12 of the second metal layer, and the plug hole 12a. In this embodiment, although the pseudo gate line 4_p of the first metal layer imitates the gate line 4 of the bottom layer, the pseudo gate line 4_p may be formed of the bottom wiring layer. Further, each segment of the uneven pseudo pixel pattern P may include pseudo openings imitating the two openings provided in the field oxide film 3 and a pseudo plug hole imitating the plug hole 12a. Uneven pseudo pixel patterns significantly resembling the pixel pattern can be formed on the periphery of the pixel region 20 by the same process without additional steps, and the pixel region 20 and the sealing region 227 can be further flattened.

At the initial stage in the CMP treatment, a dense protruded portion of the surface is polished with difficulty, while a sparsely protruded portion is polished with ease, since isolated protrusions are rapidly polished. When there are two regions, that is, a dense region in which dense protrusions are distributed at random, and a sparse region in which sparse protrusions are distributed at random, both protrusions having substantially the same size, the sparse region has a higher initial polishing rate, hence a slanted surface will be formed over these regions after polishing. The sparse region has a low pattern density as a result. On the other hand, the protrusion (islands) with a small surface area has a higher initial polishing rate, whenever the surface to be polished has a uniform pattern density, because the perimeter of the island is long relative to the area of the island. A region in which protrusions with a large area are densely distributed at random is polished with most difficulty at the initial polishing stage. A representative example is a wide continuous pattern covering the entire range. In contrast, a region in which protrusions with small areas are sparsely distributed at random can be easily polished at the initial polishing stage. A representative example is a region having no protrusions (no

dummy pattern). It is presumed that a region in which protrusions with large areas are sparsely distributed at random and a region in which protrusions with small areas are densely distributed at random have mediate polishing rates between the maximum rate and the minimum rate at the initial polishing stage; however, it is not known which has a higher initial polishing rate because the polishing rate depends on the polishing solution and other parameters including the regularity of distribution, and the shape, arrangement, and position of the protrusions. The polishing solution probably has a regular flow distribution due to a regular bump distribution in the pixel region 20 during the CMP treatment; hence a means for achieving the similar flow distribution is required for the non-pixel regions.

Within the chip size of the reflective liquid crystal panel substrate, since the input terminal pads 26 are considered to be the largest protrusions and to be sparsely distributed in view of its one-dimensional array extension, the region including the input terminal pads 26 has the maximum polishing rate. The pixel region 20, however, has spatial periodicity in configuration of a matrix of uneven pixel patterns. As a result, the pixel region 20 has a hierarchic regularity including two different levels of regularity, that is, higher-order regularity of spatial periodicity in the uneven pixel patterns and lower-order regularity within a uneven pixel pattern. The uneven pixel pattern has a hierarchic structure comprising a distribution of various basic (primary), microscopic uneven sections represented by fine lines with a width of 1,000 Å to 10,000 Å (two openings in the field oxide film 3, the gate line 4 of the bottom wiring layer, the data line 7 of the first metal layer, the source electrode wiring 7a, the relay electrode wiring 10, and the shading film 12 and plug hole 12a of the second metal layer) and condensed uneven portions (second uneven portions) caused by the irregularity of the basic uneven portions in the pixel. The uneven pseudo pixel pattern P in this embodiment imitates a macroscopic condensed uneven portion including only the pseudo gate line 4_p, the pseudo data line 7_p, the pseudo source electrode 7a_p, and the pseudo relay wiring 10_p, instead of the basic uneven portion. The condensed uneven portion in this embodiment is considered to be an overlap portion of the gate line 4 and the data line 7 and an overlap portion of the capacitor electrode 9a and the relay wiring 10. Accordingly, the uneven pseudo pixel pattern P preferably includes the pseudo gate line 4_p, the pseudo data line 7_p and the pseudo relay wiring 10_p. A typical uneven portion may be used as an element of uneven pseudo pixel pattern P. It is not necessary that the position of a typical uneven portion in the uneven pseudo pixel pattern P exactly corresponds to the position of a typical uneven portion in the actual pixel.

Supposing that the uneven pixel pattern has a third or more hierarchic configuration, it is necessary that the basic uneven portion is exactly replicated and thus imitation of the second or third order uneven portion is suf-

ficiently useful. When the hierarchic configuration in the uneven pixel pattern is not clarified, an uneven pseudo pixel pattern P being the exact replica of the basic uneven portion has an advantage, that is, a simplified mask design. For high accuracy planarization with a maximum difference in the thickness of less than 1,000 Å, it is preferable that the uneven pseudo pixel pattern P be the exact replica of the basic uneven portion.

The liquid crystal panel substrate in this embodiment is suitable for use in reflective liquid crystal panel, and is also applicable to light valves for liquid crystal projectors; portable information processing machines including wrist watch-type electronic devices, word processors, and personal computers; and displays for portable telephones and other electronic devices.

In the liquid crystal panel substrate in this embodiment, switching elements are fabricated on the main surface of a semiconductor substrate. Insulating substrates, such as glass substrates and quartz substrates, can also be used instead of semiconductor substrates. The present invention is also applicable to formation of thin film transistors (TFTs) on an insulating substrate as a switching device.

Further the present invention is applicable to flat display panel substrates other than liquid crystal panel substrates.

As described above, in the present invention no dummy pattern is formed in the unused space of the pixel region, and a dummy pattern for raising the level of the upper interlayer insulation film, which is subjected to polishing, is formed by using the conductive layer preformed in the entire non-pixel region. If a dummy pattern is formed in the pixel region, additional deposition steps for depositing a medial conductive layer and an interlayer insulation film are required for raising the level. When the surface bump of the interlayer insulation film before polishing is suppressed, the initial polishing rate undesirably decreases, mirror planarization of the interlayer insulation film requires a long polishing time and a large amount of polishing solution. The present invention can solve such problems and has the following advantages.

(1) When a dummy pattern of a single or plural layers is provided near the terminal pad, the surface level of the upper interlayer insulation film near the terminal pad is substantially equal to the surface level in the pixel region. Since the surface level is smoothed as a whole, a uniform polishing rate is achieved over the entire surface. Accordingly the present invention improves excessive polishing at the terminal pad portion, which has not been solved in conventional formed surfaces with nonuniform surface levels, and thus the underlying layer at the terminal pad portion is not exposed by polishing. Such an advantage is useful for mirror planarization of the surface in the pixel region, and thinning of the interlayer insulation film before polishing will be achieved. The thinning improves the aspect ratio of

the contact hole of the conductive interlayer in the pixel region and thus can form an opening having a smaller diameter accompanied by the contact hole having a smaller diameter. The shading effect is therefore improved, resulting in an improvement in switching elements. Of course, no additional film deposition step is required.

When a conductive dummy pattern lies near the terminal pads outside the pixel region, the dummy pattern functions as a shading film, hence it prevents the invasion of stray light from the exterior of the pixel region into the pixel region on the substrate, resulting in a suppressed photocurrent flow and an improved switching element.

(2) When a dummy pattern arranged near the input terminal pads is divided into a plurality of divisional dummy patterns, a uniform surface level of the interlayer insulation film immediately after deposition is achieved and short-circuiting between the two adjacent input terminal pads can be prevented.

(3) When a non-dummy pattern region is provided between two adjacent input terminal pads, short-circuiting between the two adjacent input terminal pads can be securely prevented.

(4) When the distance between an input terminal pad and a divisional dummy pattern provided near the input terminal pad is larger than the distance between a wiring and a dummy pattern near the wiring, bridging by conductive particles in an anisotropic conductive film between the input terminal pad and the divisional dummy pattern will barely occur and thus short-circuiting can be more effectively prevented.

(5) When the distance between a relay terminal pad and a divisional dummy pattern provided near the relay terminal pad is larger than the distance between a wiring and a dummy pattern near the wiring, silver paste on the relay terminal pad will not cause short-circuiting to the dummy pattern near the relay terminal pad even if the silver paste slightly spreads, although conduction is intended to occur generally by the silver paste on the relay terminal pad.

(6) When dummy patterns are provided on the sealing region surrounding the pixel region including that near the terminal pad, the surface level of the interlayer insulation film before polishing in this region is substantially equal to the surface level of the pixel region. The pixel region and its peripheral region are polished at a uniform polishing rate in the planarization process. Thus, the pixel region is more satisfactorily flattened or planarized compared with conventional configurations, resulting in

improved reflectance and easy determination of the etching time of the contact hole after polishing.

(7) A dummy pattern, provided at the peripheral portion of the sealing region, has the same surface level as that of the interlayer insulation film lying on the sealing region. The surface of the interlayer insulation film in the sealing region has therefore no slope after polishing, and adhesiveness of the sealing material is improved.

(8) When a dummy pattern in the sealing region is formed on isolated patterns lying on the same layer as the control wiring layer of the switching element, the surface of the interlayer insulation film can be more accurately flattened or planarized by polishing.

(9) When a dummy pattern is formed on a region near the driver circuit which is provided at the periphery of the pixel region and which supplies signals to the switching element, the dummy pattern helps planarization of the interlayer insulation film by polishing.

(10) In one arrangement a dummy pattern is formed at the corner portion of the sealing region surrounding the pixel region and has a lower density than those in the side portion of the sealing region and the peripheral region of the corner portion. As a result, the surface of the unpolished interlayer insulation film has roughness, which reflects a plurality of uneven discrete dummy patterns, at the four-corner sealing portion. Since the four-corner sealing portion has a larger initial polishing rate compared with the gentle bump side in the sealing region in polishing process, the polishing rate is substantially equalized in the inner-sealing region surrounded by the four-corner sealing portion. Accordingly, a variation in residual thickness is suppressed in the pixel region and the sealing region.

(11) Even when the four-corner sealing portion has no dummy pattern (a pattern density of zero), the boundary portion having a higher level than the corner region forms a slanted surface at an initial polishing stage, and the slanted surface spreads towards the inner position.

Consequently, the pixel region and the sealing region can be flattened or planarized as a whole.

(12) In one arrangement a plurality of uneven pseudo pixel patterns imitating the uneven pixels can be formed instead of a wide continuous flat dummy pattern in the non-pixel region. Since the regions other than the pixel region have substantially the same uneven pattern as that of the pixel region, the substrate has a uniform polishing rate from the ini-

tial stage, and the surfaces of the pixel region and the sealing region can be flattened or planarized with high accuracy.

(13) When a plurality of uneven pseudo pixel patterns are arranged in the two-dimensional directions on the non-pixel region, the non-pixel region has spatial regularity corresponding to the matrix in the pixel region and thus the flatness over the pixel region and the sealing region is further improved.

(14) When each pseudo pixel pattern includes at least a pseudo gate line and a pseudo data line, the pseudo pixel pattern is very similar to the uneven regularity in the typical uneven pixel portion and the pixel region, and the interlayer insulation film can be flattened or planarized with high accuracy in the pixel region and the sealing region.

Claims

1. An electro-optical device substrate comprising a layered film structure of a plurality of interlayer insulation films and a plurality of conductive layers alternately formed in a pixel region, in which a switching element is arranged on the substrate in response to each pixel, at least one interlayer insulation film below the top conductive layer among said plurality of conductive layers being flattened or planarized by polishing;

said substrate being characterized in that a dummy pattern with a single or a plurality of layers comprising said conductive layer below said interlayer insulation film subjected to said polishing is provided near at least a terminal pad formed at a non-pixel region on said substrate.
2. The electro-optical device substrate according to claim 1, wherein said terminal pad is an input terminal pad arranged near the edge of the substrate, and said dummy pattern arranged on the periphery of said input terminal pad comprises a plurality of divisional dummy patterns which are divided in the plane of the substrate.
3. The electro-optical device substrate according to claim 2, wherein a non-dummy pattern region is provided between two adjacent input terminal pads.
4. The electro-optical device substrate according to claim 3, wherein the distance between said input terminal pad and said divisional dummy patterns arranged around said input terminal pad is larger than the distance between a wiring and said dummy pattern near the wiring.
5. The electro-optical device substrate according to

- claim 1, wherein said terminal pad is a relay terminal pad arranged at the interior of the substrate, and the distance between said relay terminal pad and said dummy pattern arranged around said relay terminal pad is larger than the distance between a wiring and said dummy pattern near the wiring.
6. An electro-optical device substrate comprising a layered film structure of a plurality of interlayer insulation films and a plurality of conductive layers alternately formed in a pixel region, in which a switching element is arranged on the substrate in response to each pixel, at least one interlayer insulation film below the top conductive layer among said plurality of conductive layers being flattened or planarized by polishing;
said substrate being characterized in that a dummy pattern with a single or a plurality of layers comprising said conductive layer below said interlayer insulation film subjected to said polishing is provided in a sealing region formed on the periphery of said pixel region.
7. An electro-optical device substrate comprising a layered film structure of a plurality of interlayer insulation films and a plurality of conductive layers alternately formed in a pixel region, in which a switching element is arranged on the substrate in response to each pixel, at least one interlayer insulation film below the top conductive layer among said plurality of conductive layers being flattened or planarized by polishing;
said substrate being characterized in that a dummy pattern with a single or a plurality of layers comprising said conductive layer below said interlayer insulation film subjected to said polishing is provided in a peripheral region outside a sealing region formed on the periphery of said pixel region.
8. The electro-optical device substrate according to either claim 6 or 7, wherein said dummy pattern is formed on an isolated pattern formed in the same layer as a control wiring layer of said switching element.
9. An electro-optical device substrate comprising a layered film structure of a plurality of interlayer insulation films and a plurality of conductive layers alternately formed in a pixel region, in which a switching element is arranged on the substrate in response to each pixel, at least one interlayer insulation film below the top conductive layer among said plurality of conductive layers being flattened or planarized by polishing;
said substrate being characterized in that a dummy pattern with a single or a plurality of layers comprising said conductive layer below said interlayer insulation film subjected to said polishing is provided in a peripheral region of a driver circuit arranged on the periphery of said pixel region and supplying signals to said switching element.
10. An electro-optical device substrate comprising a layered film structure of a plurality of interlayer insulation films and a plurality of conductive layers alternately formed in a pixel region, in which a switching element is arranged on the substrate in response to each pixel, at least one interlayer insulation film below the top conductive layer among said plurality of conductive layers being flattened or planarized by polishing;
said substrate being characterized in that a dummy pattern with a single or a plurality of layers comprising said conductive layer below said interlayer insulation film subjected to said polishing is provided in a corner region of a sealing region formed on the periphery of said pixel region, said dummy pattern having a lower density of distribution than the peripheral region of a side region of said sealing region or of said corner region.
11. An electro-optical device substrate comprising a layered film structure of a plurality of interlayer insulation films and a plurality of conductive layers alternately formed in a pixel region, in which a switching element is arranged on the substrate in response to each pixel, at least one interlayer insulation film below the top conductive layer among said plurality of conductive layers being flattened or planarized by polishing;
said substrate being characterized in that a dummy pattern with a single or a plurality of layers comprising said conductive layer below said interlayer insulation film subjected to said polishing is provided in a sealing region, excluding the corner region, formed on the periphery of said pixel region.
12. An electro-optical device substrate comprising a layered film structure of a plurality of interlayer insulation films and a plurality of conductive layers alternately formed in a pixel region, in which a switching element is arranged on the substrate in response to each pixel, at least one interlayer insulation film below the top conductive layer among said plurality of conductive layers being flattened or planarized by polishing;
said substrate being characterized in that a plurality of uneven pseudo pixel patterns including said conductive layer below said interlayer insulation film subjected to said polishing treatment are provided in a non-pixel region on said substrate.
13. The electro-optical device substrate according to claim 12, wherein said uneven pseudo pixel patterns are formed by being repeatedly formed in the two-dimensional directions on the substrate.

14. The electro-optical device substrate according to either claim 12 or 13, wherein a first conductive layer among said conductive layers electrically connected to said switching element is electrically connected to an upper conductive layer formed on the interlayer insulation film subjected to said polishing, a second conductive layer is provided between said first conductive layer and said upper conductive layer; and
said uneven pseudo pixel pattern comprises either a first dummy pattern comprising said first conductive layer or a second dummy pattern comprising said second conductive layer or comprises a pile of said first dummy pattern and the second dummy pattern.
15. The electro-optical device substrate according to claim 12, wherein said uneven pseudo pixel pattern comprises at least a pseudo gate line and a pseudo data line.
16. The electro-optical device comprising an electro-optical device substrate described any one of claims 1 to 15, wherein an electro-optical material interposed between said substrate and a transparent substrate opposed to said substrate.
17. An electronic device comprising a display device using an electro-optical device described in claim 16.
18. A projection display device comprising a light valve using an electro-optical device described in claim 16.

5

10

15

20

25

30

35

40


45

50


55

20


[Fig. 1]




[Fig. 2]




[Fig. 3]




[Fig. 4]




[Fig. 5]




[Fig. 6]




[Fig. 7]




[Fig. 8]



[Fig. 9]




[Fig. 10]




x point for measuring interlayer film thickness.

provided with a dummy pattern


[Fig. 11]




[Fig. 12]




[Fig. 13]




[Fig. 14]




[Fig. 15]




[Fig. 16]



[Fig. 17]




[Fig. 18]




30


[Fig. 19]




[Fig. 20]




[Fig. 21]




[Fig. 22]




[Fig. 23]




[Fig. 24]




[Fig. 25]




[Fig. 26]



[Fig. 27]



[Fig. 28]



Japanese Kokai Patent Application No. Hei 10[1998]-333151

Job No.: 6774-119932

Ref.: JP patents

Translated from Japanese by the McElroy Translation Company

800-531-9977

customerservice@mcelroytranslation.com

JAPANESE PATENT OFFICE
PATENT JOURNAL (A)
KOKAI APPLICATION NO. HEI 10[1998]-333151

Int. Cl.⁶: G 02 F 1/1337
1/1343
1/136

Filing No.: Hei 9[1997]-154402

Filing Date: May 28, 1997

Publication Date: December 18, 1998

No. of Claims: 3 (Total of 7 pages; FD)

Examination Request: Not filed

MANUFACTURING METHOD OF ACTIVE MATRIX TYPE LIQUID CRYSTAL
DISPLAY ELEMENT

Applicant: 000005821
Matsushita Denki Sangyo K.K.,
1006 Ooaza Kadoma
Kadoma-shi, Osaka-fu

Inventors: Yoshinori Yamamoto,
Matsushita Denki Sangyo K.K.,
1006 Ooaza Kadoma
Kadoma-shi, Osaka-fu

Hirofumi Wakemoto,
Matsushita Denki Sangyo K.K.,
1006 Ooaza Kadoma
Kadoma-shi, Osaka-fu

Keisuke Tsuda,
Matsushita Denki Sangyo K.K.,
1006 Ooaza Kadoma
Kadoma-shi, Osaka-fu

Agent: Shigetaka Kurino, patent attorney

[There are no amendments in this invention]


Abstract

Problem

To offer a manufacturing method for a high-quality active matrix type liquid crystal display element by improving the uniformity for rubbing a comb-shaped electrode substrate.

Means to solve

To manufacture an active matrix type liquid crystal display element, which is an active matrix type liquid crystal display element that changes the array of liquid crystal molecules by generating an electric field that is parallel to both substrates between a pixel electrode (10) and a common electrode (7), by forming a projection step (5) in the outer circumference of the display region (2) of the array substrate (1) at an equal interval at the same interval as the comb-shaped electrode or below that and rubbing the oriented layer that is formed over the array substrate (1) with a resin fiber cloth for stipulating the orientation direction of the liquid crystal.



- Legend:
- | | |
|---|------------------------------------|
| 1 | Array substrate |
| 2 | Display region |
| 3 | Pull-out part of the signal line |
| 4 | Pull-out part of the scanning line |

5	Projection step
6	Scanning electrode
7	Common electrode
8	Switching element
9	Signal electrode
10	Pixel electrode

Claims

1. A manufacturing method of an active matrix type liquid crystal display element, which is an active matrix type liquid crystal display element that has an array substrate with several signal wirings and scanning wirings that are arranged in a matrix form, switching elements that are provided while corresponding to their respective cross points, a comb-shaped pixel electrode connected to the aforementioned switching element, and a comb-shaped common electrode that is formed engaging together with the aforementioned pixel electrode, an opposing substrate that is arranged facing the aforementioned array substrate, a liquid crystal that is held by the aforementioned array substrate and the aforementioned opposing substrate, and two polarization plates that are arranged outside of the aforementioned array substrate and the aforementioned opposing substrate, and the array of the liquid crystal molecules is changed by generating an electric field that is parallel to the aforementioned array substrate and opposing substrate between the aforementioned pixel electrode and the aforementioned common electrode, characterized in that a projection step at an equal interval is formed in the outer circumference outside of the display region of the aforementioned array substrate at the same interval as the aforementioned comb-shaped electrode or below that, and the oriented layer that is formed over the aforementioned array substrate is rubbed with a resin fiber cloth for regulating the direction of the orientation of the liquid crystal.

2. A manufacturing method of an active matrix type liquid crystal display element, which is an active matrix type liquid crystal display element that has an array substrate with several signal wirings and scanning wirings that are arranged in a matrix form, switching elements that are provided while corresponding to their respective cross points, a comb-shaped pixel electrode connected to the aforementioned switching element, and a comb-shaped common electrode that is formed engaging together with the aforementioned pixel electrode, an opposing substrate that is arranged facing the aforementioned array substrate, a liquid crystal that is held by the aforementioned array substrate and the aforementioned opposing substrate, and two polarization plates that are arranged outside of the aforementioned array substrate and the aforementioned opposing substrate, and the array of the liquid crystal molecules is changed by generating an electric field that is parallel to the aforementioned array substrate and opposing substrate between the aforementioned pixel electrode and the aforementioned common electrode,

characterized in that a frame that has a projection step formed at an equal interval is arranged as the outer circumference of the aforementioned array substrate at the same interval of the aforementioned comb-shaped electrode or at an interval below that, and the aforementioned array substrate is rubbed.

3. A manufacturing method of an active matrix type liquid crystal display element, which is an active matrix type liquid crystal display element that has an array substrate with several signal wirings and scanning wirings that are arranged in a matrix form, switching elements that are provided while corresponding to their respective cross points, a comb-shaped pixel electrode connected to the aforementioned switching element, and a comb-shaped common electrode that is formed engaging together with the aforementioned pixel electrode, an opposing substrate that is arranged facing the aforementioned array substrate, a liquid crystal that is held by the aforementioned array substrate and the aforementioned opposing substrate, and two polarization plates that are arranged outside of the aforementioned array substrate and the aforementioned opposing substrate, and the array of the liquid crystal molecules is changed by generating an electric field that is parallel to the aforementioned array substrate and opposing substrate between the aforementioned pixel electrode and the aforementioned common electrode, characterized in that the substrate that has a projection step formed at an equal interval at the same interval as the aforementioned comb-shaped electrode or at an interval below that is rubbed, and the aforementioned array substrate is then rubbed.

Detailed explanation of the invention

[0001]

Technical field of the invention

This invention concerns a manufacturing method for a liquid crystal display element that is used in flat displays for AV appliances, computers, and word processors, etc., a horizontal electric field mode active matrix type liquid crystal element that has less dependency on the angle of visibility as the display characteristic in particular.

[0002]

Prior art

Liquid crystal elements are applied to liquid crystal TVs, computers, and word processors, etc. They have been widely used in OA displays and projection TVs in recent years, and their display qualities have improved each year.

[0003]

An active matrix type method twisted nematic liquid crystal display that uses a thin film transistor (will be referred to as TFT below) as the switching element in particular has a significant characteristic of maintaining a high contrast in large-capacity displays, and it has been actively developed and commercialized primarily in large size and capacity full color displays for laptop computers, notebook computers, and engineering workstations that are very highly in demand in the market in recent years in particular.

[0004]

The twisted nematic (will be referred to as TN below) method is a liquid crystal displaying mode that is widely used in said active matrix method liquid crystal display element. In the TN method, a panel that has the structure where liquid crystal molecules are twisted at 90° between the electrode substrates that hold a liquid crystal layer is sandwiched by two polarization plates. When a voltage is applied between the electrode substrates, the liquid crystal molecules attempt to orient in the direction of the electric field while untying the twisted structure, the polarization of the light that passes through the panel is changed by the state of the array of these molecules, and the transmission rate of the light is modulated. However, the polarization of the transmitted light is also changed by the incident direction of the light that enters the liquid crystal panel although in the same molecular array state, and the transmission rate of the light will be different while corresponding to the incident direction. More precisely, the liquid crystal panel is characterized in that it is dependent on the visual angle. This characteristic of the visual angle causes a reversing phenomenon of the brightness when the visual point is inclined diagonally in the direction of the main visual angle, which is in the direction of the major axis of the liquid crystal molecule in the intermediate layer of the liquid crystal layer. More precisely, it refers to the phenomenon where the display intensity at a certain voltage at this display mode becomes brighter than the intensity at a voltage lower than that. The intensity reversing phenomenon where a high voltage is applied for a black display in particular has become a serious problem in the picture quality of the liquid crystal panel.

[0005]

To solve this problem, there is a horizontal electric field method with its application direction to the liquid crystal in the direction almost parallel to the substrate instead of applying the electric field in a vertical direction of the substrate as in the TN type liquid crystal display method, and it is disclosed in the Japanese Kokoku Patent No. Sho 63[1988]-21907 and Japanese Kokai Patent Application No. Hei 6[1994]-160878, for example. A common horizontal electric field method liquid crystal display element has a structure where a panel that has a liquid crystal

held by an electrode substrate that has a comb-shaped pixel electrode engaged together with a common electrode and an opposing substrate is sandwiched by two polarization plates. A voltage is applied between the pixel electrode and the common electrode here, and the molecular sequence of the liquid crystal between the electrodes will be changed in a planar manner. The transmission rate of the light will be modulated, and a picture image will be displayed. In this horizontal electric field method, the change in the array of the liquid crystal molecules changes parallel to the electrode substrate, and the dependency of the light modulation on the angle of visibility will be less.

[0006]

With both the TN type and horizontal electric field type, the rubbing method that rubs the surface of an oriented layer, such as a polyimide, for example, that is formed over an electrode substrate using a resin fiber cloth is generally used. In a general rubbing method, a roll that has a rayon and nylon cloth with a fiber length at about 1-5 mm wrapped is rotated, the substrate or the roll is moved in a state where the tip of the fiber touches at about 0.1-0.5 mm, and the entire surface of the substrate is treated. The orientation direction of the liquid crystal will be determined in the direction that the fiber tips rub the substrate by this rubbing method.

[0007]

For rubbing the substrate, when a rubbing cloth (42) that is wrapped around a rubbing roll (41) is rotated, and the substrate (43) is provided with a rubbing treatment in the direction of arrow (44), as indicated in Figure 4, the hair tips are separated when they rub the substrate end surfaces and areas with level differences, and the polarized area (45) is formed in the hair of the rubbing cloth (42) by the effect of the substrate end surfaces and the effect of an irregular level difference of about 0.1-1 μm by the pixel electrode that is formed over an actual active matrix type liquid crystal display element TFT array substrate, electrode pull-out electrode for receiving electric signals from an external driving circuit, and signal wiring electrode for transmitting signals to the inside of the substrate.

[0008]

Figure 5(A) also shows an abbreviated diagram of the rubbing process, and Figure 5(B) shows an enlarged diagram of its major part. An electrode substrate (53) is moved toward a rubbing cloth (52), which is wrapped around a rubbing roll (51) and rotated, in the direction of arrow (54), and rubbing treatment is obtained. The diameter of 1 hair (55) during this is 10-30 μm in general. When the hair tips rub the electrode substrate (53) in the direction of arrow (56), a region that the cloth does not rub, which is a non-orientation region (58) where the

orientation direction of the liquid crystal cannot be stipulated, is formed before and after the projecting part (57) of a pixel, for example, that is formed over the electrode substrate (53). With this non-orientation region (58) in a general TN mode liquid crystal display element as indicated in Figure 6, the light shielding layer (62) that is provided at the opposing substrate (61) is laminated in a manner such that the non-oriented region (65) that is formed by the projecting parts (64) by the electrodes and wiring parts that are formed in the array substrate (63) will be hidden, and the non-oriented region (65) does not affect the display quality. Here, (66) indicates an opposing common electrode, (67) is a liquid crystal layer, (68) is an oriented layer, (69) is a color filter layer, and (610) is a pixel electrode. However, in a general horizontal electric field type liquid crystal display element indicated in Figure 7, for obtaining a larger light transmission amount, the light shielding layer (72) that is formed in the opposing substrate (71) is arranged in a manner such that it hides only the wiring step area (73) and laminated. Accordingly, the non-oriented region (76) that is formed in the step area (75) of the comb-shaped electrode, which is a pixel electrode that is formed in the array substrate (74), is not completely hidden by the light shielding layer (72) of the opposing substrate (71), and the non-oriented region (76) has a direct effect on the display quality. More precisely, a display defect occurs when there is a partial difference in the size of the non-oriented region (76). Here, (77) indicates an oriented layer, (78) is a color filter layer, and (79) is a liquid crystal layer.

[0009]

In the rubbing process as described above, the unevenness in the rubbing cloth occurs by the effect of the irregularity on the substrate end surfaces and the substrate surfaces through the rubbing treatment. When a horizontal electric field mode liquid crystal display element is rubbed in this state, there is a difference in the size of the non-oriented region between the polarized area and the regular area of the rubbing cloth, and that affects the direction of the advancement of the roll or the substrate. As a result, a streak-shaped irregularity (46) is formed over the display region, as indicated in Figure 4. The unevenness in the cloth by such irregularity (46) becomes more prominent as the number of substrates that are treated for rubbing increases, and the condition for the formation of the streak irregularity also continues to deteriorate.

[0010]

For this streak-shaped irregularity, a reduction of the non-oriented region, which is a reduction of the level difference area, will be considered. As its measurement method, a method for forming a flat layer over a comb-shaped electrode is considered. However, it results in an increase in the cost and a decline in the yield by an increase of the processes and the effective voltage phenomenon that is applied to the liquid crystal by the flat layer. As an orientation

method that replaces the aforementioned rubbing method, the formation of an oriented film by a diagonal deposition of silicon oxide, Langmuir-Blodgett's film, and a chemical adsorption method also has been attempted, but it is significantly inferior to the rubbing method from the viewpoint of mass productivity.

[0011]

Problems to be solved by the invention

The purpose of this invention for a rubbing method with an excellent mass productivity at a horizontal electric field mode that has a comb-shaped electrode on a substrate is to obtain a high-quality display element without the display irregularity that is observed in the aforementioned conventional example.

[0012]

Means to solve the problems

For the aforementioned purpose, this invention concerns a manufacturing method, which is a manufacturing method of an active matrix type liquid crystal display element that has an array substrate with several signal wirings and scanning wirings that are arranged in a matrix form, switching elements that are provided while corresponding to their respective cross points, a comb-shaped pixel electrode connected to the aforementioned switching element, and a comb-shaped common electrode that is formed engaging together with the aforementioned pixel electrode, an opposing substrate that is arranged facing the aforementioned array substrate, a liquid crystal that is held by the aforementioned array substrate and the aforementioned opposing substrate, and two polarization plates that are arranged outside of the aforementioned array substrate and opposing substrate, and the array of the liquid crystal molecules is changed by generating an electric field that is parallel to the aforementioned array substrate and the opposing substrate between the aforementioned pixel electrode and the aforementioned common electrode, in that a projection step at an equal interval is formed in the outer circumference outside of the display region of the aforementioned array substrate at the same interval as the aforementioned comb-shaped electrode or below that, and the oriented layer that is formed over the aforementioned array substrate is rubbed with a resin fiber cloth for stipulating the direction of the orientation of the liquid crystal.

[0013]

The purpose of this invention for the projection step is also attained by

arranging and forming a frame that has a projection step formed at an equal interval in the outer circumference of the array substrate at the same interval as the aforementioned comb-shaped electrode or below that, and rubbing it.

[0014]

The purpose of this invention is also attained by first rubbing the substrate that has a projection step formed at an equal interval at the same interval as the aforementioned comb-shaped electrode or below that, and then rubbing the array substrate.

[0015]

Embodiments of the invention

This invention can be implemented in the forms described in the respective claims. As described in Claim 1, in an active matrix type liquid crystal display element that has an array substrate with several signal wirings and scanning wirings that are arranged in a matrix form, switching elements that are provided while corresponding to their respective cross points, a comb-shaped pixel electrode connected to the aforementioned switching element, and a comb-shaped common electrode that is formed engaging together with the aforementioned pixel electrode, an opposing substrate that is arranged facing the aforementioned array substrate, a liquid crystal that is held by the aforementioned array substrate and the aforementioned opposing substrate, and two polarization plates that are arranged outside of the aforementioned array substrate and opposing substrate, and the array of the liquid crystal molecules is changed by generating an electric field that is parallel to the aforementioned array substrate and opposing substrate between the aforementioned pixel electrode and the aforementioned common electrode, a projection step at an equal interval is formed in the outer circumference outside of the display region of the aforementioned array substrate at the same interval as the aforementioned comb-shaped electrode or below that, and the orientation direction of the liquid crystal is stipulated by rub-treating the array substrate.

[0016]

As described in Claim 2, a frame that has a projection step formed at an equal interval is also arranged in the outer circumference outside of the array substrate that has the comb-shaped electrode formed at the same interval as the aforementioned comb-shaped electrode or below that, and it is rubbed for stipulating the orientation direction of the liquid crystal.

[0017]

As described in Claim 3, the substrate that has a projection step formed at an equal interval is formed at the same interval as the aforementioned comb-shaped electrode of the array substrate that has the comb-shaped electrode formed or below that, and the array substrate that has the comb-shaped electrode formed is afterwards rubbed for stipulating the orientation direction of the liquid crystal.

[0018]

Application examples

Concrete application examples of this invention will be explained in detail while referring to the figures below.

[0019]

Application Example 1

Figure 1(A) is an abbreviated front view diagram of a horizontal electric field mode TFT array substrate that is used in the manufacturing method for a liquid crystal display element in Application Example 1 in this invention. Figure 1(B) shows an enlarged diagram of area (B) in Figure 1(A).

[0020]

Over an array substrate (1), a projection step (5) at an equal pitch is formed in the circumference of the display region that has a display region (2) that has switching elements and pixel electrodes arranged in a matrix shape, pull-out area (3) of its signal line, and pull-out area (4) of its scanning line. Figure 1(B) is an enlarged diagram of the boundary area of the array substrate (1) inside and outside of the display region. Over the array substrate (1), scanning electrodes (6) are pattern-formed in the shape in the figure using chromium. At the same time, common electrodes (7) are also formed in the shape in the figure along the direction of the long side of the pixel. The width of the common electrode (7) is 5 μm . The material is not limited only to chromium, and aluminum and metals that have aluminum as the main component, for example, in a conductive single layered film or multilayered film may also be used. As the gate insulating film of TFT, silicon nitride (SiN_x) is laminated on top of it. Next, a switching element (8) that controls the switching function of TFT is laminated by amorphous silicon ($\alpha\text{-Si}$) by a plasma CVD method, an insulating layer of silicon nitride (SiN_x) is formed again and patterned. Titanium/aluminum (Ti/Al) accumulated in two layers are afterwards accumulated by a sputtering method, and the signal electrode (9) and the pixel electrode (10) are pattern formed together with the switching element by dry etching. The width of the pixel electrode (10) is

5 μm . The material is not limited to titanium/aluminum (Ti/Al) only, and conductive metals in a single layered film or multilayered film may also be used. The distance between the common electrode (7) and the pixel electrode (10) during this is 10 μm , and a projecting structure of 3000 \AA from the substrate surface is used. A projection step (5) in a round shape with a diameter of 5 μm and a level difference of 3000 \AA is formed at an interval of 5 μm at the outside of the display region at the formation of the aforementioned insulating film. The material of the projection step (5) is not limited only to an insulating material, and conductive metals in a single layered film or multilayered film may also be used.

[0021]

A polyimide film is flexographically printed on a thin-film transistor array substrate that is completed in this manner and an opposite color filter substrate that has a light shielding band is formed, dried and hardened as an oriented layer, and provided to the rubbing treatment. In the rubbing treatment, a rayon cloth with a fiber diameter of one fiber of 20 μm and a density of 20000/cm² is wrapped around a roll with a diameter of 100 mm, the roll is rotated at 800 rpm in a state where the hair is pushed to the substrate for 0.2 mm, and the aforementioned array substrate and the opposing substrate are treated in a specified direction. The rubbing cloth rubs the projection step at an equal pitch that is formed outside of the display region before rub-treating the display region (2) in the array substrate (1) that has a comb-shaped electrode formed here, and the unevenness in the rubbing cloth will be corrected, and the non-oriented region that is formed in the level difference area of the comb-shaped electrode in the display region can be made even. The array substrate (1) and the opposing substrate after the rubbing treatment will be laminated together, a liquid crystal is poured in by a vacuum pouring method, and a liquid crystal display element is prepared. As a result, irregularity in a streak shape is not formed. Liquid crystal display elements were prepared by providing 1 roll to rub-treating 2000 substrates, but the deterioration in the display quality was not observed.

[0022]

The projection step was formed in the region adjacent to the display region in this application example; however, an array in the same structure is also prepared by forming the projection step in the peripheral area of the base substrate, as indicated in Figure 2, and a horizontal electric field type liquid crystal display element is prepared by the same method. As a result, the unevenness in the rubbing cloth was corrected by the effect of the projection step, and the formation of the rubbing streak was not observed. Here, (21) indicates a horizontal electric field type array substrate, (22) is a display region, (23) is a pull-out part of the signal line, (24) is a pull-out part of the scanning line, (25) is a projection step, (26) is a scanning electrode, (27) is a

common electrode, (28) is a switching element, (29) is a signal electrode, and (30) is a pixel electrode.

[0023]

The projection step (25) in this application example is in a round shape. However, the change in the correcting effect by the rubbing cloth by the level difference is not observed if it is at the same equal pitch at the same interval as the comb-shaped electrode or below that. A similar result was also obtained if the size of the level difference was about the same as the level difference of the array substrate (21) or more.

[0024]

Comparative example

A conventional horizontal electric field TFT array substrate by the same method and the electrode structure as in the aforementioned Application Example 1 without the formation of the projection step at an equal interval in the peripheral area of the substrate is prepared, subjected to the rubbing treatment, and a liquid crystal display element is prepared. As a result, a thin streak-shaped irregularity was observed in the progressing direction of the substrate during rubbing. The streak became vivid after providing 1 rubbing roller to 100 rubbing treatments, and the formation of the streak became more prominent gradually as the rubbing number increased.

[0025]

Application Example 2

Figure 3(A) shows an abbreviated diagram of a horizontal electric field mode TFT array substrate that is used in the liquid crystal display element in Application Example 2 of this invention, and Figure 3(B) is an enlarged diagram of Figure 3(A).

[0026]

In the conventional horizontal electric field type liquid crystal display array substrate (31) that is prepared in the aforementioned comparative example (conventional horizontal electric field type structure), a frame that has a round projection step with a diameter of 5 μm and a level difference of 1 μm formed is arranged in the outer circumference of the substrate of a rubbing system, and subjected to the rubbing treatment. The unevenness in the rubbing cloth is corrected by rubbing the projection step that is formed over the substrate at an equal interval arranged in the substrate periphery by the rubbing cloth, and a uniform rubbing treatment is obtained, and the formation of the rubbing streak is not observed. Here, (31) indicates a conventional horizontal electric field type array substrate, (32) is a display region, (33) is a pull-out part of the signal

line, (34) is a pull-out part of the scanning electrode, (35) is a projection step formation frame, (36) is a scanning electrode, (37) is a common electrode, (38) is a switching element, (39) is a signal electrode, and (40) is a pixel electrode.

[0027]

The shape of the projection step in this application example is round, but no change in the correcting effect by the rubbing cloth by the level difference is observed if it is at the same interval as the comb-shaped electrode or below and at an equal pitch, and the same result was also obtained if the size of the level difference was about the same as the level difference of the array substrate or more.

[0028]

Application Example 3

A 3000 Å SiN_x film is formed over a glass substrate, and a substrate that has an irregular stripe pattern with a level difference of 3000 Å at a width of 5 μm and a pitch of 5 μm formed by a photolithographic method is prepared. This is rubbed prior to the rubbing treatment of the conventional horizontal electric field comb-shaped array substrate, and the formation of the rubbing streak that is polarized by the pattern in the array substrate was not observed.

[0029]

In this application example, the irregular pattern at an equal pitch is in a stripe pattern; however, no change in the correcting effect by the rubbing cloth by the pattern of the level difference is observed if it is at the same interval as the comb-shaped electrode or below and at an equal pitch. The same effect was also obtained if the size of the level difference was about the same as the level difference of the array substrate or more.

[0030]

Effect of the invention

As explained above, the effect as a liquid crystal display that will be described below will be obtained in this invention.

[0031]

Through the invention described in Claim 1, the projection step at an equal interval that is formed in the outer circumference outside of the display region of the substrate corrects the unevenness in the rubbing cloth that occurs during rubbing. Accordingly, the display region will be evenly rubbed, and a high-quality liquid crystal display element can be manufactured.

[0032]

Through the invention described in Claim 2, a frame that has a level difference at an equal pitch formed is arranged in the periphery of the substrate during rubbing for correcting the unevenness of the rubbing cloth that occurs during rubbing. Accordingly, the display region will be evenly rubbed, and a high-quality liquid crystal display element can be manufactured.

[0033]

Through the invention described in Claim 3, the substrate as a manufacturing product is rubbed after rubbing the level difference dummy substrate at an equal pitch. As a result, the unevenness in the rubbing cloth will be corrected, the display region will be evenly rubbed, and a high-quality liquid crystal display element can be manufactured.

[0034]

This invention concerns a technique that has many significant benefits in the preparation of a liquid crystal panel, and a liquid crystal display with a high display performance can be manufactured.

Brief description of the figures

Figure 1(A) is an abbreviated top view diagram of the liquid crystal display element in Application Example 1 in this invention.

Figure 1(B) is an enlarged diagram of the area indicated by a circle in (A).

Figure 2(A) is an abbreviated top view diagram of another liquid crystal display element in Application Example 1 in this invention.

Figure 2(B) is an enlarged diagram of the area indicated by a circle in (A).

Figure 3(A) is an abbreviated top view diagram of the liquid crystal display element in Application Example 2 in this invention.

Figure 3(B) is an enlarged diagram of the area indicated by a circle in (A).

Figure 4 is a diagram that explains the concept of the unevenness in the rubbing cloth.

Figure 5 is a diagram that explains the concept of the unevenness of the rubbing process.

Figure 6 is an abbreviated cross-sectional diagram of the TN mode panel.

Figure 7 is an abbreviated cross-sectional diagram of the horizontal electric field mode by the comb-shaped electrode.

Explanation of symbols

1, 21, 31 Array substrates

- 2, 22, 32 Display regions
- 3, 23, 33 Pull-out parts of signal lines
- 4, 24, 34 Pull-out parts of scanning lines
- 5, 25 Projection steps
- 6, 26, 36 Scanning electrodes
- 7, 27, 37 Common electrodes
- 8, 28, 38 Switching elements
- 9, 29, 39 Signal electrodes
- 10, 30, 40 Pixel electrodes
- 35 Projection step formation frame




Figure 1

- Legend:
- 1 Array substrate
 - 2 Display region
 - 3 Pull-out part of the signal line
 - 4 Pull-out part of the scanning line
 - 5 Projection step
 - 6 Scanning electrode

- 7 Common electrode
- 8 Switching element
- 9 Signal electrode
- 10 Pixel electrode




Figure 2

- Legend:
- 21 Array substrate
 - 22 Display region
 - 23 Pull-out part of the signal line
 - 24 Pull-out part of the scanning line
 - 25 Projection step
 - 26 Scanning electrode
 - 27 Common electrode
 - 28 Switching element
 - 29 Signal electrode
 - 30 Pixel electrode




Figure 3

- Legend:
- 31 Array substrate
 - 32 Display region
 - 33 Pull-out part of the signal line
 - 34 Pull-out part of the scanning line
 - 35 Projection step
 - 36 Scanning electrode
 - 37 Common electrode
 - 38 Switching element
 - 39 Signal electrode
 - 40 Pixel electrode




Figure 4





Figure 5




Figure 6




Figure 7


February 17, 2009

Re: 6774-119932

To Whom It May Concern:


This is to certify that a professional translator on our staff who is skilled in the Japanese language translated "JP10333151A" from Japanese into English.

We certify that the English translation conforms essentially to the original Japanese language.

 _____

Kim Vitray
Operations Manager

Subscribed and sworn to before me this 17th day of February, 2009.



 _____

Vicki Wunneburger
Notary Public

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平10-333151

(43) 公開日 平成10年(1998)12月18日

(51) Int.Cl. ⁵	識別記号	F I
G 0 2 F	1/1337	C 0 2 F
	5 0 0	1/1337
	1/1343	5 0 0
	1/136	1/1343
	5 0 0	1/136
		5 0 0

審査請求 未請求 請求項の数3 F D (全 7 頁)

(21) 出願番号 特願平9-154402

(22) 出願日 平成9年(1997)5月28日

(71) 出願人 000003821

松下電器産業株式会社

大阪府門真市大字門真1006番地

(72) 発明者 山本 義則

大阪府門真市大字門真1006番地 松下電器産業株式会社内

(72) 発明者 分元 博文

大阪府門真市大字門真1006番地 松下電器産業株式会社内

(72) 発明者 津田 圭介

大阪府門真市大字門真1006番地 松下電器産業株式会社内

(74) 代理人 弁理士 粟野 重孝


(54) 【発明の名称】 アクティブマトリクス型液晶表示素子の製造方法

(57) 【要約】

【課題】 櫛形電極基板におけるラビング均一性を向上させ、高品位なアクティブマトリクス型液晶表示素子の製造方法を提供する。

【解決手段】 画素電極10と共通電極7間に、両基板に対して平行な電界を発生させることにより液晶分子の配列を変化させるアクティブマトリクス型液晶表示素子において、アレイ基板1の表示領域2の外周に櫛形状の電極間隔と同じかあるいはそれ以下の間隔で等間隔の凸段差5を形成し、アレイ基板1上に形成した配向層を樹脂繊維布でラビングすることによって液晶の配向方位を規定してアクティブマトリクス型液晶表示素子を製造する。

- 1 アレイ基板
- 2 表示領域
- 3 信号線の引き出し部
- 4 走査線の引き出し部
- 5 凸段差
- 6 走査電極
- 7 共通電極
- 8 スイッチング素子
- 9 信号電極
- 10 画素電極



【特許請求の範囲】

【請求項1】マトリクス状に配置された複数の信号配線と走査配線およびその各交差点に対応して設けたスイッチング素子と、前記スイッチング素子に接続された櫛形状の画素電極と、前記画素電極と咬合して形成された櫛形状の共通電極とを有するアレイ基板と、前記アレイ基板に対向して配置された対向基板と、前記アレイ基板と前記対向基板に挟持された液晶層と、前記アレイ基板と対向基板の外部に配置された2枚の偏光板を有し、前記画素電極と前記共通電極間に、前記アレイ基板と対向基板に対して平行な電界を発生させることにより液晶分子の配列を変化させるアクティブマトリクス型液晶表示素子において、前記アレイ基板の表示領域外の外周に前記櫛形状の電極間隔と同じかあるいはそれ以下の間隔で等間隔の凸段差を形成し、前記アレイ基板上に形成した配向層を樹脂繊維布でラビングすることによって液晶の配向方位を規定することを特徴とするアクティブマトリクス型液晶表示素子の製造方法。

【請求項2】マトリクス状に配置された複数の信号配線と走査配線およびその各交差点に対応して設けたスイッチング素子と、前記スイッチング素子に接続された櫛形状の画素電極と、前記画素電極と咬合して形成された櫛形状の共通電極とを有するアレイ基板と、前記アレイ基板に対向して配置された対向基板と、前記アレイ基板と前記対向基板に挟持された液晶層と、前記アレイ基板と対向基板の外部に配置された2枚の偏光板を有し、前記画素電極と前記共通電極間に、前記アレイ基板と対向基板に対して平行な電界を発生させることにより液晶分子の配列を変化させるアクティブマトリクス型液晶表示素子において、前記アレイ基板の外周に前記櫛形状の電極間隔と同じかあるいはそれ以下の間隔で等間隔の凸段差を形成した枠を配置し、前記アレイ基板をラビングすることを特徴とするアクティブマトリクス型液晶表示素子の製造方法。

【請求項3】マトリクス状に配置された複数の信号配線と走査配線およびその各交差点に対応して設けたスイッチング素子と、前記スイッチング素子に接続された櫛形状の画素電極と、前記画素電極と咬合して形成された櫛形状の共通電極とを有するアレイ基板と、前記アレイ基板に対向して配置された対向基板と、前記アレイ基板と前記対向基板に挟持された液晶層と、前記アレイ基板と対向基板の外部に配置された2枚の偏光板を有し、前記画素電極と前記共通電極間に、前記アレイ基板と対向基板に対して平行な電界を発生させることにより液晶分子の配列を変化させるアクティブマトリクス型液晶表示素子において、前記櫛形状の電極間隔と同じかあるいはそれ以下の間隔で等間隔の凸段差を形成した基板をラビングした後、前記アレイ基板をラビングすることを特徴とするアクティブマトリクス型液晶表示素子の製造方法。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明はAV機器およびパソコンやワープロ等の平面ディスプレイに使用される液晶表示素子、特に表示特性に視野角依存性の少ない横電界モードのアクティブマトリクス型液晶表示素子の製造方法に関するものである。

【0002】

【従来の技術】液晶表示素子は、液晶テレビ、パソコン、ワープロ等に應用されており、最近ではOA用ディスプレイやプロジェクションTVとしても広く使用され、その表示品位は年々向上している。

【0003】特にスイッチング素子として薄膜トランジスタ(以下、TFTという)を用いたアクティブマトリクス方式のTwisted Nematic液晶表示装置は大容量の表示を行っても高いコントラストが保たれるという大きな特徴を持ち、特に近年市場要望の極めて高い、ラップトップパソコンやノートパソコン、さらには、エンジニアリングワークステーション用の大型、大容量フルカラーディスプレイの中心として開発、商品化が盛んである。

【0004】このようなアクティブマトリクス方式の液晶表示素子において、広く用いられている液晶表示モードに、Twisted Nematic(以下、TNという)方式がある。TN方式は液晶層を挟持する電極基板間で液晶分子が90°捻れた構造をとるパネルを2枚の偏光板により挟んだものである。電極基板間に電圧を印加すると液晶分子は捻れ構造をほどこしながら電界の向きに配列しようとし、この分子の配列状態により、パネルを透過してくる光の偏光状態が変わり、光の透過率に変調されるからである。しかし、同じ分子配列状態でも、液晶パネルに入射してくる光の入射方向によって透過光の偏光状態は変化するので、入射方向に対応して光の透過率は異なってくる。すなわち、液晶パネルの特性は視角依存性を持つ。この視角特性は主視角方向すなわち液晶層の中間層における液晶分子の長軸方向に対し視点を斜めに傾けると輝度の逆転現象を引き起こす。すなわち、この表示モードの場合、ある電圧の時の表示輝度が、それより低い電圧時の輝度より明るくなる現象をいい、特に黒表示のため高電圧を印加した時の輝度逆転現象は、液晶パネルの画質上、重要な課題となっている。

【0005】この課題を解決するために、TN型液晶表示方式のように基板垂直方向に電界を印加するのではなく、液晶に印加する方向を基板に対してほぼ平行な方向とする横電界方式があり、例えば特公昭63-21907号や特開平6-160878号により開示されている。一般的な横電界方式の液晶表示素子は、櫛形状の画素電極と共通電極が咬合された電極基板と対向基板に液晶が挟持されたパネルを2枚の偏光板で挟んだ構造である。ここで、画素電極と共通電極間に電圧を印加するこ

とによって、電極間の液晶の分子配列を平面的に変化させ、光の透過率を変調し画像を表示する。この横電界方式では液晶分子の配列変化が電極基板に対して平行に変化することから、光の変調の視野角依存性が少ない。

【0006】TN型および横電界型のいずれにおいても、液晶を配向させる手段としては、電極基板上に形成したポリイミド等の配向層表面を樹脂繊維布を用いて擦るラビング法が一般的に行われている。一般的なラビング法は、毛足1~5mm程度のレーヨンやナイロン布を巻き付けたロールを回転させ、毛先が0.1~0.5mm程度触れるような状態で基板もしくはロールを移動させ、基板全面を処理する。このラビング法によって、毛先が基板を擦った方向に液晶の配向方位が決まる。

【0007】基板のラビング時には、基板端面の影響や、実際のアクティブマトリクス型液晶表示素子用のTFTアレイ基板上に形成されている画素電極や外部駆動回路から電気信号を受けるための電極引き出し電極や信号を基板内部に伝えるための信号配線電極のため約0.1~1μmの凹凸段差の影響により、図4に示すようにラビングロール41に巻き付けたラビング布42を回転させ、基板43を矢印44の方向にラビング処理を行うと基板端面や段差部が擦られることによって毛先がより分けられ、ラビング布42の毛に偏在部45が発生する。

【0008】また、図5(A)はラビング工程の概略図、図5(B)はその要部拡大図であり、回転させたラビングロール51に巻き付けたラビング布52に電極基板53を矢印54の方向に移動させラビング処理を行う。この時の1本の毛55の直径は10~30μmが一般的であり、毛先が矢印56の方向へ電極基板53を擦る時、電極基板53上に形成された画素電極等の凸部57の前後には、布が擦れない領域、すなわち、液晶の配向方向が規定できない非配向領域58ができる。この非配向領域58は図6に示すような一般的なTNモードの液晶表示素子では、対向基板61に設けた遮光層62が、アレイ基板63に形成した電極や配線部の凸部64によって発生する非配向領域65が隠れるように貼り合わされるため、非配向領域65が表示品位に影響しない。ここで、66は対向共通電極、67は液晶層、68は配向層、69はカラーフィルター層、610は画素電極を示している。しかしながら、図7に示すような一般的な横電界型の液晶表示素子では、光透過量をより大きくとるために、対向基板71に形成する遮光層72は、配線段差部73のみを隠すように配置され貼り合わされる。よって、アレイ基板74を形成した画素電極である櫛形状電極の段差部75に発生する非配向領域76は、対向基板71の遮光層72に完全には隠れず、非配向領域76が表示品位に直接影響する。すなわち、部分的な非配向領域76の大きさの違いが存在すると、表示不良となる。ここで、77は配向層、78はカラーフィルタ

一層、79は液晶層を示している。

【0009】前記したようにラビング工程においては、ラビング処理を行うことによって基板端面や基板表面の凹凸の影響でラビング布の偏在が発生し、この状態で、横電界モードの液晶表示素子のラビング時には、ラビング布の偏在部と通常部で非配向領域の大きさが異なり、ロールまたは基板の進行方向に影響を与えるために、図4に示すように、表示領域上にスジ状のムラ46が発生する。このようなムラ46は、ラビング処理枚数が増えるに従い、布の偏在も顕著になるため、スジムラの発生状況が悪化していく。

【0010】このスジ状のムラに対しては、非配向領域の低減、すなわち、段差部低減が考えられ、その手段として櫛形状電極上に平坦層を形成する方法が考えられるが、工程の増加によるコスト上昇や歩留まりの低下、また、平坦層により液晶に印加される実効的電圧の現象が起こる。また、上記ラビング法に代わる配向方法として酸化珪素の斜方蒸着やラングミュア・プロジェクト膜や化学吸着法による配向膜形成が試みられているが量産性の点でラビング法に大きく劣る。

【0011】

【発明が解決しようとする課題】本発明では基板に櫛形状電極を有する横電界モードにおいて量産性に優れたラビング法において、前記する従来例に見られる表示ムラのない高品位な表示素子を得ることを目的とするものである。

【0012】

【課題を解決するための手段】本発明は前記する目的のために、マトリクス状に配置された複数の信号配線と走査配線およびその各交差点に対応して設けたスイッチング素子と、前記スイッチング素子に接続された櫛形状の画素電極と、前記画素電極と咬合して形成された櫛形状の共通電極とを有するアレイ基板と、前記アレイ基板に対向して配置された対向基板と、前記アレイ基板と前記対向基板に挟持された液晶層と、前記アレイ基板と対向基板の外部に配置された2枚の偏光板を有し、前記画素電極と前記共通電極間に、前記アレイ基板と対向基板に対して平行な電界を発生させることにより液晶分子の配列を変化させるアクティブマトリクス型液晶表示素子の製造方法において、前記アレイ基板の表示領域外の外周に前記櫛形状の電極間隔と同じかあるいはそれ以下の間隔で等間隔の凸段差を形成し、前記アレイ基板上に形成した配向層を樹脂繊維布でラビングすることによって液晶の配向方位を規定する製造方法としたものである。

【0013】また、凸段差は、櫛形状の電極間隔と同じかあるいはそれ以下の間隔で等間隔の凸段差を形成した枠をアレイ基板の外周に配置して形成し、ラビングすることにより本発明の目的を達成するものである。

【0014】また、櫛形状の電極間隔と同じかあるいはそれ以下の間隔で等間隔の凸段差を形成した基板をラビ

ングした後、アレイ基板をラビングして本発明の目的を達成するものである。

【0015】

【発明の実施の形態】本発明は各請求項記載の形態で実施できるものであり、請求項1記載のように、マトリクス状に配置された複数の信号配線と走査配線およびその各交差点に対応して設けたスイッチング素子と、前記スイッチング素子に接続された櫛形状の画素電極と、前記画素電極と咬合して形成された櫛形状の共通電極とを有するアレイ基板と、前記アレイ基板に対向して配置された対向基板と、前記アレイ基板と前記対向基板に挟持された液晶層と、前記アレイ基板と対向基板の外部に配置された2枚の偏光板を有し、前記画素電極と前記共通電極間に、前記アレイ基板と対向基板に対して平行な電界を発生させることにより液晶分子の配列を変化させるアクティブマトリクス型液晶表示素子において、前記アレイ基板の表示領域外の外周に前記櫛形状の電極間隔と同じかあるいはそれ以下の間隔で等間隔の凸段差を形成し、アレイ基板をラビング処理することによって液晶の配向方位を規定するものである。

【0016】また、請求項2記載のように、櫛形状電極を形成したアレイ基板の外周に櫛形状の電極間隔と同じかあるいはそれ以下の間隔で等間隔の凸段差を形成した枠を配置し、ラビングすることによって液晶の配向方位を規定するものである。

【0017】また、請求項3記載のように、櫛形状電極を形成したアレイ基板の櫛形状の電極間隔と同じかあるいはそれ以下の間隔で等間隔の凸段差を形成した基板をラビングし、その後、櫛形状電極を形成したアレイ基板をラビングすることによって液晶の配向方位を規定するものである。

【0018】

【実施例】以下、本発明に係わる具体的な実施例について、図面を参照しながら詳細に説明する。

【0019】(実施例1) 図1(A)は本発明の実施例1における液晶表示素子の製造方法に用いた横電界モードのTFTアレイ基板の概略正面図、図1(B)は図1(A)における(B)部分の拡大図である。

【0020】アレイ基板1上には、マトリクス状にスイッチング素子と画素電極を配置した表示領域2、その信号線の引き出し部3、走査線の引き出し部4が形成されている表示領域の周囲には等ピッチの凸段差5が形成されている。図1(B)はアレイ基板1の表示領域内外の境界部の拡大図である。アレイ基板1上に走査電極6をクロムを用いて図のような形状にパターン形成した。それと同時に共通電極7を画素長辺方向に沿って図のような形状に形成した。なお、共通電極7の幅は5 μ mであり、材料はクロムに限定せず、アルミニウム、アルミニウムを主成分とする金属等、導電性単層膜または多層膜を用いても良い。TFTのゲート絶縁膜として窒化シリ

コン(SiN_x)をその上に積層させる。次に、TFTのスイッチ機能を司るスイッチング素子8をプラズマCVD法によってアモルファスシリコン(α -Si)を積層させ、再び、窒化シリコン(SiN_x)の絶縁層形成、パターン化した。その後スパッタリング法によって堆積させたチタン/アルミニウム(Ti/Al)の二層を堆積させ、その後ドライエッチングによってスイッチング素子と共に、信号電極9および画素電極10をパターン形成した。なお、画素電極10の幅は5 μ mであり、材料はチタン/アルミニウム(Ti/Al)に限定せず、導電性金属の単層膜または多層膜を用いても良い。そしてこの時、共通電極7と画素電極10との間隔は10 μ mとした。基板面から3000Åの凸構造とした。そして、前記絶縁膜形成時に表示領域外において直径5 μ mで3000Åの段差の円形の凸段差5を5 μ mの間隔で形成した。なお、凸段差5の材料は、絶縁材料に限定せず導電性金属の単層膜または多層膜を用いても良い。

【0021】このように完成した薄膜トランジスタアレイ基板と遮光帯を形成した対向カラーフィルター基板に、ポリイミド膜をフレキソ印刷し、乾燥硬化し配向層とし、ラビング処理を行った。ラビング処理は、1本の繊維径が20 μ mで20000本/cm²の密度のレーヨン布を直径100mmのロールに巻き付け、ロールを800rpmにて回転させ、そして、毛足が基板に0.2mm押し込まれた状態で、前記アレイ基板と対向基板を所定の方向に処理を行った。ここで、櫛形状電極を形成したアレイ基板1において、ラビング布が表示領域2をラビング処理する前に、表示領域外に形成した等ピッチの凸段差を擦ることによって、ラビング布の偏りが矯正されるため、表示領域の櫛形電極段差部に発生する非配向領域を均一にすることができる。ラビング処理後のアレイ基板1と対向基板を貼り合わせ、液晶を真空注入法にて注入し、液晶表示素子を作製した結果、スジ状のムラは発生しなかった。また、1本のロールに対して2000枚のラビング処理を行い液晶表示素子を作製したが、表示品位の劣化は見られなかった。

【0022】なお、本実施例では表示領域に隣接する領域に凸段差を形成したが、図2に示すように凸段差を基板周辺部に形成した場合でも同様な構成のアレイを作製し、同様な方法で横電界型液晶表示素子を作製した結果、凸段差の効果により、ラビング布の偏りが矯正され、ラビングスジの発生は見られなかった。ここで、21は横電界型のアレイ基板、22は表示領域、23は信号線の引き出し部、24は走査線の引き出し部、25は凸段差、26は走査電極、27は共通電極、28はスイッチング素子、29は信号電極、30は画素電極を示している。

【0023】また、本実施例では凸段差25の形状を円形としたが、櫛形状電極と同じかあるいはそれ以下の間

隔で等ピッチであれば段差によるラビング布の矯正効果に変化は見られず、段差の大きさについても、アレイ基板21の段差と同程度以上であれば同等な結果が得られた。

【0024】(比較例)前記した、実施例1と同様な方法および電極構成で、基板周辺部に等間隔の凸段差を形成しない場合の、従来からの横電界TFTアレイ基板を作製し、ラビング処理を行い液晶表示素子を作製した。この結果、ラビング時の基板の進行方向に薄いスジ状のムラが見られた。そして、1本のラビングローラーにおいて100枚のラビング処理を行うとスジが明確化し、ラビング回数を重ねる度に徐々にスジの発生が顕著になった。

【0025】(実施例2)図3(A)は本発明の実施例2における液晶表示素子に用いた横電界モードのTFTアレイ基板の概略図、図3(B)は図3(A)の拡大図である。

【0026】前記比較例で作製した従来の横電界型液晶表示アレイ基板31(従来の横電界型の構成)において、ラビング装置の定盤の外周に直径5 μ mで1 μ mの段差の円形の凸段差を形成した枠を配置し、ラビング処理を行った。ラビング布が基板周辺に配置した等間隔の定盤上に形成した凸段差を擦ることによってラビング布の偏在が矯正され均一なラビング処理が行え、ラビングスジの発生は見られなかった。ここで、31は従来の横電界型のアレイ基板、32は表示領域、33は信号線の引き出し部、34は走査線の引き出し部、35は凸段差形成枠、36は走査電極、37は共通電極、38はスイッチング素子、39は信号電極、40は画素電極を示している。

【0027】また、本実施例では凸段差の形状を円形としたが、楕形状電極と同じかあるいはそれ以下の間隔で等ピッチであれば段差によるラビング布の矯正効果に変化は見られず、段差の大きさについても、アレイ基板の段差と同程度以上であれば同等な結果が得られた。

【0028】(実施例3)ガラス基板上に3000 \AA のSiN₂の膜を形成し、フォトリソグラフィ法によって、幅5 μ mで5 μ mピッチで3000 \AA の段差の凹凸ストライプパターンを形成した基板を作製し、これを従来の横電界型のアレイ基板をラビング処理する前にラビングすることによって、アレイ基板のパターンによって偏在するラビングスジの発生はなかった。

【0029】なお、本実施例では等ピッチの凹凸パターンを、ストライプパターンとしたが、楕形状電極と同じかあるいはそれ以下の間隔で等ピッチであれば段差のパターンによるラビング布の矯正効果に変化は見られず、段差の大きさについても、アレイ基板の段差と同程度以上であれば同等な結果が得られた。

【0030】

【発明の効果】以上説明したように本発明において、下記に記載するような液晶表示装置としての効果が得られる。

【0031】請求項1記載の発明によれば、基板の表示領域外の外周に形成した等間隔の凸段差が、ラビング時に発生するラビング布の偏在を矯正するために、表示領域が均一にラビングされ、高品質の液晶表示素子を製造することができる。

【0032】また、請求項2記載の発明によれば、ラビング時の基板周辺に等ピッチの段差を形成した枠を配置することによって、ラビング時に発生するラビング布の偏在が矯正され、表示領域が均一にラビングされ、高品質の液晶表示素子を製造することができる。

【0033】また、請求項3記載の発明によれば、等ピッチの段差ダミー基板をラビングした後に生産品である基板をラビングする。これによって、ラビング布の偏在が矯正され、表示領域が均一にラビングされ、高品質の液晶表示素子を製造することができる。

【0034】本発明は、液晶表示パネルを製作する上で非常に利点の多い工法であり、かつ表示性能の高い液晶表示装置を製作することができる。

【図面の簡単な説明】

【図1】(A)本発明の実施例1に係わる液晶表示素子の概略平面図

(B)(A)中に丸で示した部分の拡大図

【図2】(A)本発明の実施例1に係わる他の液晶表示素子の概略平面図

(B)(A)中に丸で示した部分の拡大図

【図3】(A)本発明の実施例2に係わる液晶表示素子の概略平面図

(B)(A)中に丸で示した部分の拡大図

【図4】ラビング布の偏在の概念説明図

【図5】ラビング工程の概念説明図

【図6】TNモードのパネルの概略断面図


【図7】楕形状電極による横電界モードの概略断面図

【符号の説明】

- 1, 21, 31 アレイ基板
- 2, 22, 32 表示領域
- 3, 23, 33 信号線の引き出し部
- 4, 24, 34 走査線の引き出し部
- 5, 25 凸段差
- 6, 26, 36 走査電極
- 7, 27, 37 共通電極
- 8, 28, 38 スwitching素子
- 9, 29, 39 信号電極
- 10, 30, 40 画素電極
- 35 凸段差形成枠


【図1】

- | | |
|-------------|------------|
| 1 アレイ基板 | 6 走査電極 |
| 2 表示領域 | 7 共通電極 |
| 3 信号線の引き出し部 | 8 スイッチング素子 |
| 4 走査線の引き出し部 | 9 信号電極 |
| 5 凸段差 | 10 画素電極 |




【図2】


- | | |
|--------------|-------------|
| 21 アレイ基板 | 26 走査電極 |
| 22 表示領域 | 27 共通電極 |
| 23 信号線の引き出し部 | 28 スイッチング素子 |
| 24 走査線の引き出し部 | 29 信号電極 |
| 25 凸段差 | 30 画素電極 |




【図4】



【図6】




【図7】




【図3】

- | | |
|--------------|-------------|
| 31 プレイ基板 | 36 走査電極 |
| 32 表示領域 | 37 共通電極 |
| 33 信号線の引き出し部 | 38 スイッチング素子 |
| 34 走査線の引き出し部 | 39 信号電極 |
| 35 凸段差形成層 | 40 画素電極 |



【図5】



Japanese Kokai Patent Application No. Hei 10[1998]-82909

Job No.: 6774-119915

Ref.: JP patents

Translated from Japanese by the McElroy Translation Company

800-531-9977

customerservice@mcelroytranslation.com

JAPANESE PATENT OFFICE
PATENT JOURNAL (A)
KOKAI PATENT APPLICATION NO. HEI 10[1998]-82909

Int. Cl.⁶: G 02 B 5/20
G 02 F 1/1335
1/1339

Filing No.: Hei 9[1997]-205399

Filing Date: July 15, 1997

Publication Date: March 31, 1998

No. of Claims: 14 (Total of 14 pages; FD)

Priority
Date: July 16, 1996
Country: Japan
No.: Hei 8[1996]-205260

Examination Request: Not filed

COLOR FILTER AND LIQUID CRYSTAL DISPLAY DEVICE USING SAME

Inventors: Ryutaro Harada
Dainippon Printing Co., Ltd.
1-1-1 Ichigayakaga-cho,
Shinjuku-ku, Tokyo

Tokuhisa Moriya
Dainippon Printing Co., Ltd.
1-1-1 Ichigayakaga-cho,
Shinjuku-ku, Tokyo

Applicant: 000002897
Dainippon Printing Co., Ltd.
1-1-1 Ichigayakaga-cho,
Shinjuku-ku, Tokyo

Agent: Atsumi Konishi, patent attorney

[There are no amendments to this patent.]


Abstract

Purpose

To provide a color filter for liquid crystals which has columnar members that function to control the gap between the color filter and the opposing substrate, and a liquid crystal display device using said color filter.

Constitution

A color filter for liquid crystals characterized by the following facts: it has columnar members that function to control the gap between the color filter and the opposing substrate, and the columnar members are formed from a photosensitive material mainly consisting of any of polyimide resin, polyvinyl alcohol resin, and acrylic resin. The columnar members can be prepared by forming a transparent photosensitive material on the colored layer, or they can be formed by laminating colored layers. A liquid crystal display device can be obtained by placing the color filter prepared as described and the opposing substrate in contact with each other with the columnar members on the inner side, and then filling the gap with liquid crystal.



Claims

1. A color filter for liquid crystals characterized by the following fact: it has plural columnar members that function to control the gap between the color filter and the opposing substrate, and the columnar members are formed from a photosensitive material mainly consisting of any of polyimide resin, polyvinyl alcohol resin and acrylic resin.

2. A color filter for liquid crystals characterized by the following fact: it has columnar members that function to control the gap between the color filter and the opposing substrate, and each columnar member has a bottom cross-sectional area of $200\ \mu\text{m}^2$ or larger.

3. A color filter for liquid crystals characterized by the following fact: it has columnar members having function to control the gap between the color filter and the opposing substrate, and each columnar member experiences an amount of plastic deformation under a load of 5 mN of $0.05\ \mu\text{m}$ or less.

4. A color filter for liquid crystals characterized by the following fact: it has columnar members having a function to control the gap between the color filter and the opposing substrate, and said columnar members have a transparent electroconductive film on them, and each columnar member experiences an amount of plastic deformation under a load of 5 mN of $0.12\ \mu\text{m}$ or less.

5. The color filter for liquid crystals described in any of Claims 1-4, characterized by the fact that the columnar members are prepared by forming a transparent photosensitive material on the colored layer of the color filter or the black matrix layer.

6. The color filter for liquid crystals described in any of Claims 1-4, characterized by the fact that the columnar members are formed by laminating colored layers of the color filter.

7. The color filter for liquid crystals described in any of Claims 1-6, characterized by the fact that the top portion of each columnar member is flat.

8. The color filter for liquid crystals described in any of Claims 1-7, characterized by the fact that the columnar members are formed only at positions corresponding to a prescribed colored layer.

9. The color filter for liquid crystals described in any of Claims 1-8, characterized by the fact that the height of the columnar members is $1\text{-}8\ \mu\text{m}$ above the surface of the colored layer.

10. The color filter for liquid crystals described in any of Claims 1-9, characterized by the fact that the columnar members are arranged on the black matrix.

11. The color filter for liquid crystals described in any of Claims 1-10, characterized by the fact that the columnar members are arranged in a regular array.

12. A liquid crystal display device characterized by the following facts: it has a color filter which has columnar members having a function to control the gap between the color filter and the opposing substrate; the columnar members are formed from a material mainly consisting

of any of polyimide resin, polyvinyl alcohol resin, and acrylic resin; and the gap formed by placing said color filter and the opposing substrate in contact with each other, with the columnar members on the inner side, is filled with liquid crystal.

13. A liquid crystal display device characterized by the following facts: it has a color filter which has columnar members having a function to control the gap between the color filter and the opposing substrate; the columnar members are formed by laminating the colored layers formed of a material mainly consisting of any of polyimide resin, polyvinyl alcohol resin, and acrylic resin; and the gap formed by placing said color filter and the opposing substrate in contact with each other, with the columnar members on the inner side, is filled with liquid crystal.

14. The liquid crystal display device described in Claim 12 or 13, characterized by the fact that the columnar members having function to control the gap between the color filter and the opposing substrate are also formed in the sealing material coating portion around the circumference of the substrate.

Detailed explanation of the invention

[0001]

Technical field of the invention

The present invention pertains to a liquid crystal display device typically used in personal computers. In particular, the present invention pertains to a color filter characterized by the fact that it has plural minute columnar members that function to control the gap between the color filter and the opposing substrate, and the columnar members are optimized by selecting a prescribed material, shape and strength. Also, the present invention pertains to the liquid crystal display device made using said color filter.

[0002]

Prior art

In a conventional liquid crystal display device, spacers are provided in order to maintain the spacing between the two facing substrates between them, so that the thickness of the liquid crystal layer is kept uniform in the plane. The spacers are usually made of granular gap control material consisting of ball-shaped grains of a plastic or silica. The diameter of the grains used as spacers is in the range of 1.5-8.0 μm , depending on the specific application and thickness of the liquid crystal. The spacers are scattered on one substrate, with the outer peripheral portion being sealed with a sealing material. In said scattering operation, however the placement position is not specified, and the spacers can be positioned at a display pixel portion, and several of them can be lumped together or aggregated. Also, when a voltage is applied or when the cell is transported,

the spacers can move and damage the orienting film. Consequently, in order to specify the setting position and to prevent movement of the spacers, a type of color filter has been proposed with a gap function characterized by the fact that the colored layer of the color filter is formed by laminating three layers, and the obtained three-layer structural portions are used in lieu of spacers (Japanese Kokai Patent Application No. Hei 5[1993]-196946). However, although said patent application disclosed the formation of the three-layer structural body in a black matrix portion, it did not disclose a scheme that can fully meet the requirements of the spacer function. That is, as the black matrix is made finer with the progress in adopting a high numerical aperture, because the three-layer structural member is formed on the black matrix, its size has to be miniaturized. Also, in order to ensure no effect on the pixel display by its quantity even when it is not formed on the black matrix, the quantity should be minimized. That is, it is essential to ensure that the three-layer structural member have a minute size, be few in number, and yet have a high strength.

[0003]

Problems to solve by the invention

The purpose of the present invention is to solve the aforementioned problems of the prior art by providing a color filter and a liquid crystal display device using it, characterized by the fact that by defining the material, size and strength of the columnar members used in lieu of spacers, they can be made sufficiently small to have no effect on the display, and a small number of the columnar members can serve in place of the spacers.

[0004]

Means to solve the problems

In order to solve the aforementioned problem, the first scheme of the present invention provides a color filter for liquid crystals characterized by the following facts: it has plural columnar members having a function to control the gap between the color filter and the opposing substrate, and the columnar members are formed from a photosensitive material mainly consisting of any of polyimide resin, polyvinyl alcohol resin and acrylic resin. For the color filter for liquid crystals made of said material, it is possible to perform highly accurate gap control as the strength of the columnar members is sufficiently high.

[0005]

The second scheme of the present invention provides a color filter for liquid crystals characterized by the following facts: it has columnar members having a function to control the gap between the color filter and the opposing substrate, and each columnar member has a bottom

cross-sectional area of $200 \mu\text{m}^2$ or larger. With this color filter for liquid crystal, it is possible to perform highly accurate gap control because the strength of the columnar members is sufficiently high.

[0006]

The third scheme of the present invention provides a color filter for liquid crystals characterized by the following facts: it has columnar members having function to control the gap between the color filter and the opposing substrate, and each columnar member experiences an amount of plastic deformation under a load of 5 mN of $0.05 \mu\text{m}$ or less. With this color filter for liquid crystal, it is possible to perform highly accurate gap control because the strength of the columnar members is sufficiently high.

[0007]

The fourth scheme of the present invention provides a color filter for liquid crystals characterized by the following facts: it has columnar members having function to control the gap between the color filter and the opposing substrate, and said columnar members have a transparent electroconductive film on them, and each columnar member experiences amount of plastic deformation under a load of 5 mN of $0.12 \mu\text{m}$ or less. With this color filter for liquid crystal, it is possible to perform highly accurate gap control because the strength of the columnar members is sufficiently high.

[0008]

According to the first scheme of the liquid crystal display device of the present invention, it has a color filter, which has columnar members having function to control the gap between the color filter and the opposing substrate; the columnar members are formed from a material mainly consisting of any of polyimide resin, polyvinyl alcohol resin, and acrylic resin; and the gap formed by placing said color filter and the opposing substrate in contact with each other, with the columnar members on the inner side, is filled with liquid crystal. Consequently, it is possible to obtain a liquid crystal display device with high gap accuracy.

[0009]

According to the second scheme of the liquid crystal display device of the present invention, it has a color filter which has columnar members having a function to control the gap between the color filter and the opposing substrate; the columnar members are formed by laminating the colored layers formed of a material mainly consisting of any of polyimide resin, polyvinyl alcohol resin, and acrylic resin; and the gap formed by placing said color filter and the

opposing substrate in contact with each other, with the columnar members on the inner side, is filled with liquid crystal. As a result, it is possible to obtain a liquid crystal display device with high gap accuracy.

[0010]

Embodiment of the invention

In the following, an embodiment of the present invention will be explained. Figure 1 includes schematic diagrams illustrating the constitution of an example of the color filter for liquid crystals in the present invention. Figure 1(A) is a plan view, and Figure 1(B) is a cross section taken across [line] I-I in Figure 1(A). As shown in Figure 1, color filter (1) for liquid crystals is formed on transparent substrate (2), and the basic structure comprises color filter layers (3) (R, G, B) made of colored layers and columnar members (4). Here, columnar members (4) can be formed by laminating the various colored layers of R, G, B as shown in Figure 1(B), or they can be formed by forming columnar members (4) independently after the formation of the colored layers of R, G, B as shown in Figure 1(C). When they are formed on the colored layers as shown in Figure 1(C), it is preferred that they be made of transparent material so that they do not affect the colored layers. In this case, the transparent material can also play the role of overcoat layer (6).

[0011]

The columnar members can be provided in each of the colored layers as shown in Figure 1, or, if there is no problem with regard to strength, they can also be arranged only on the prescribed colored layer, or they can be arranged with a certain spacing between them. In Figure 1(A), columnar members (4) are shown as having a square cross section. However, this square shape is not the only option, and other cross-sectional shapes, such as round, elliptical, rectangular, etc., can also be adopted. In addition, the columnar members can also be formed on the glass surface other than the non-display portion. It is preferred that the columnar members be formed on the non-display portions, and it is especially preferred that the same columnar members be formed in the sealing material coating portion around the substrate. In the prior art, spacers are blended in the sealing material to ensure a constant spacing between the substrates. Now the columnar members can replace them. For the non-display portions, it is not required that the cross-sectional area of the bottom of the columnar member be made especially minute.

[0012]

On the surface of color filter (1), there are colored layer (3) and transparent electroconductive film layer (ITO) (5). In the case shown in Figure 1(B), it is possible to set said

transparent electroconductive film layer (5) below columnar members (4), and this is beneficial in preventing contact with the opposing substrate. Also, when the color filter of the present invention is adopted in the IPS (In-Plane-Switching) system, transparent electroconductive film layer (5) (ITO) is not needed. Also, as needed, there can be a black matrix layer and an overcoat layer. When the black matrix layer is formed, taking into consideration effective use of the pixel display part, it is preferred that columnar members (4) be formed based on the presence of a black matrix.

[0013]

Also, when an overcoat layer is formed, the overcoat layer can be made of either organic material or inorganic material. When the overcoat layer is made of an organic material, by having photosensitivity of the overcoat material in addition to the function of a conventional protective film, it is possible to form both columnar members (4) and the overcoat layer simultaneously. In this case, for example, the operation can be performed by means of double exposure as a combination of full-surface flash exposure and pattern exposure of only the portion of the columnar members. Also, columnar members (4) can be formed after the formation of transparent electroconductive film layer (5). On the other hand, when the overcoat layer is made of an inorganic material (SiO_2 or the like), it is possible to select a thin film for the overcoat layer. Consequently, when columnar members (4) are formed by laminating the colored layers, it is possible to protect colored layer (3) and columnar members (4) without decreasing amount of colored layer (3) in the gap.

[0014]

When the black matrix is made of a resin-based black matrix, and columnar members (4) are formed on said black matrix, the film thickness of the black matrix layer itself is usually within the range of 1.0-2.0 μm , and the columnar members are formed on it. Consequently, this scheme is effective when one seeks a larger gap amount between columnar members (4) and colored layer (3) and a larger height of the columnar members.

[0015]

When they are formed on the black matrix, and there is a switching function on the side of the opposing substrate, such as in the TFT or IPS system, it is preferred that columnar members (4) be formed at positions avoiding TFTs on the opposing substrate. In addition, when a resin black matrix is formed on TFTs, it is preferred that columnar members (4) be placed on the color filter side so that they correspond to the position of said resin black matrix. However, even when the columnar members are formed at positions avoiding TFTs on the opposing

substrate, TFTs and columnar members (4) still can contact each other due to position shift in the formation of columnar members (4) or position shift in the lamination operation. As a result, TFTs can be damaged.

[0016]

When a resin black matrix is formed on TFTs, and columnar members (4) are set on the color filter side to correspond to the position of the black matrix, if the number of columnar members (4) in the plane is small, the load applied on TFTs rises, so that TFTs can be damaged. When a TFT is damaged, in the normally white mode (a TN liquid crystal is in the 90° twisted state without the application of voltage) often adopted in the conventional TFT system, light can fully pass through the damaged portion whether a voltage is applied to it or not. This corresponds to the monochromatic transmitted light of the color filter. Usually, the visibility rate of transmitted light (Y value), for green is greater than that for red and blue, and the green light is transmitted the most. For example, assume that the damaged TFT corresponds to the green (G) colored portion, because green has a large Y-value, the green color becomes brighter than the other colors. Consequently, it is preferred that columnar members (4) be formed in red (R) or blue (B) portions, avoiding the green portions.

[0017]

It is preferred that the height of columnar members (4) be in the range of 1-8 μm from the surface of the colored layer. If the height is less than 1 μm , it takes a long time to inject the liquid crystal, and the processing time becomes a restrictive factor. On the other hand, as the gap is increased, the response rate falls, and when columns of 8 μm or larger are formed, homogeneity in the coating surface cannot be fully realized even though the columnar members are made of a transparent resin. As a result, it is difficult to realize good in-plane homogeneity in formation of the columnar members by means of 3-color superposition. In addition, when it is too high, the operation of rubbing for the orienting film can cause rubbing portion shadow to develop, and this is undesirable. Usually it is preferred that the height be about 4-6 μm . In the case of a TFT system, experience with spacer scattering in the prior art indicates that an accuracy of about $\pm 0.3 \mu\text{m}$ is needed. Also, it is preferred that said columnar members (4) be arranged regularly. This can facilitate distinguishing defective protrusions when the color filter is manufactured. Another reason is that when the columnar members are formed equidistantly, force on the opposing substrate surface can be distributed. In addition, it is preferred that the outermost surface of columnar members (4) be flat. If it is flat, by comparison with the point contact for spacer beads in the prior art, planar contact with the opposing substrate takes place, so that the stress can be dispersed.

[0018]

When columnar members (4) are formed by laminating colored layers, and then an overcoat layer is formed from an organic material with only the surface flatness of the colored layers improved, one can adopt the following scheme: the overcoat layer is not formed on the columnar members as it is formed by pattern exposure and development using a pattern with voids corresponding to columnar members (4), so that columnar members (4) alone are exposed. When the opposing substrate has an insulating layer corresponding to columnar members (4), a transparent electroconductive film layer can be formed on columnar members (4), so that contact with the opposing substrate can be prevented.

[0019]

According to the present invention, said color filter layer (3) (R, G, B) and columnar members (4) are formed in a conventional photolithographic operation. That is, on a transparent substrate or a substrate having a black matrix formed on it, spin coating, roll coating or another means is adopted to form a film of the colored photosensitive material with a prescribed film thickness, followed by exposure, development, and processing. The same operation is repeated for R, G, B. Also, as needed, a photosensitive positive type resist is coated on the colored photosensitive material, followed by exposure and development to form a pattern at the necessary portions, and this operation is repeated for R, G, B, forming portions that become the prescribed colored pixels and portions that become the columnar members. When a photosensitive positive resist is used, the portions that become the columnar members can have the photosensitive positive resist left as is without removal by peeling after etching, and the columnar members are then formed together with the colored layer. In this case, the columnar member has a two-layer structure comprising the colored layer and the positive resist layer. This is advantageous in forming the columnar members. The operation for forming the R, G, B colored layers can also be performed as follows: the conventional colored layer (3) alone is formed, and the overcoat layer is selected to have photosensitivity, so that the columnar members are formed only by the overcoat layer, as shown in Figure 1(C). Also, as described above, the overcoat layer can be formed only on the non-columnar portions other than the columnar members, so that flatness of the colored pixel portion can also be improved.

[0020]

Application examples

Examples for test manufacture of color filters

In order to determine the appropriate material, size and strength for the columnar members in order to control the gap, various types of trial products (Tests 1-5) were manufactured and tested for comparative analysis.

Test 1

In this test, the purpose is to check the strength of the material composing the columnar members. Three types of resins, namely, acrylic resin, polyvinyl alcohol resin, and polyimide resin, were used as the feed materials for forming the colored layers that form the columnar members. Among these, acrylic resin and polyvinyl alcohol resin are photosensitive colored materials, while polyimide resin is not photosensitive.

Test 2

In this test, the purpose is to measure the amount of plastic deformation caused by differences in the bottom cross-sectional area of the columnar members. In this test, acrylic resin colored photosensitive material was used to manufacture color filters having columnar members of various sizes and bottom cross-sectional areas. The columnar members were formed by laminating the colored photosensitive materials. In addition, samples were test manufactured by forming ITO film on the surface. The size and cross-sectional area of the columnar members were adjusted by adjusting the pattern size of the photomask in the formation of the columnar members.

Test 3

The purpose of this test is to measure the amount of plastic deformation due to differences in the bottom cross-sectional area of the columnar members. Acrylic transparent photosensitive material was used in forming the various types of columnar members having different sizes and different bottom cross-sectional areas in the color filters manufactured. Acrylic resin colored photosensitive material was used as the colored layer, and only the columnar members were formed from acrylic transparent photosensitive material. As explained above, the size and cross-sectional area of the columnar members were adjusted by changing the pattern size of the photomask in forming the columns. Also, samples with ITO formed on the surface were test manufactured.

Test 4

The purpose of this test is to find out the load-resistance strength of the columnar members. An acrylic colored photosensitive material was used in this test, with the bottom cross-sectional shape of the columnar members being rectangular with dimensions of 15x25 μm . Measurement for the amount of elastic deformation and of plastic deformation was performed while the load was changed.

Test 5

The purpose of this test was to measure the ITO breaking load for samples with different bottom cross-sectional areas of the columnar members. Acrylic colored photosensitive material was used in manufacturing color filters having columnar members of various sizes and bottom cross-sectional areas. An ITO film was then formed on the surface.

No black matrix layer was used in any of said Tests 1-5.

[0021]

Test 1

In the following, the method for forming columnar members with a gap function will be explained based on Test 1. In Test 1, the columnar members are formed at a prescribed interval on the 3-color lines. In the following, an example of the manufacturing method in this case will be explained with reference to Figures 2-4. Figure 2 shows the first process step for one embodiment of the color filter for liquid crystals in the present invention. Figure 2(A) is a plan view; Figure 2(B) is a cross section across a-a in Figure 2(A). Transparent substrate (2) is omitted in Figure 2(A), and the same is true in the following. As shown in Figure 2, first, as the colored material, acrylic negative photosensitive material ("COLOR MOSAIC CR-7001," product of Fuji Hunt Electronics Technology Co., Ltd.) was used to form a stripe of red (R) 3.5 μm thick. Here, because the columnar members are formed in the regions in various colors, in addition to the intrinsically red (R) stripes, red (R) columnar members R_1 were formed with the same thickness of 3.5 μm at prescribed green (G) region and blue (B) region locations. Also, as a test for control purposes, various samples were formed with the size and area of the bottom surface parallel to the substrate of the columnar members listed in Table 3.

[0022]

Figure 3 shows the second process step. Figure 3(A) is its plan view, and Figure 3(B) is a cross section across b-b in Figure 3(A). As shown in Figure 3, as the colored material, acrylic negative photosensitive material ("COLOR MOSAIC CG-7001" manufactured by Fuji Hunt Electronics Technology Co., Ltd.) was used to form a 3.5 μm thick green (G) stripe on the

transparent substrate. With said green (G) stripe, red (R) columnar members R_1 formed beforehand at prescribed locations of the green (G) region were covered. Also, columnar members G_1 were formed on R_1 in the blue (B) region.

[0023]

Figure 4 shows the third process step. Figure 4(A) is its plan view, and Figure 4(B) is a cross section across c-c in Figure 4(A). As shown in Figure 4, as a colored material, acrylic negative photosensitive material ("COLOR MOSAIC CB-7001" manufactured by Fuji Hunt Electronics Technology Co., Ltd.) was used to form a blue (B) stripe of 3.5 μm thick on the transparent substrate. Here, in addition to the intrinsically blue (B) stripe, blue (B) columnar members B_1 were formed on red (R) columnar members R_1 via the green (G) stripe and with a thickness of 3.5 μm . Here, columnar members B_1 were also formed on green (G) columnar members G_1 formed on the red (R) stripe.

[0024]

As a result of the aforementioned processes, in the green (G) stripe pattern region, columnar members of R_1+G+B_1 were formed; in the red (R) stripe pattern region, columnar members of $R+G_1+B_1$ were formed; and, in the blue (B) stripe pattern region, columnar members of R_1+G_1+B were formed. They were formed as protrusions with a height of 4.7 μm above the surface of the colored layer. The aforementioned formation method is a method applicable to an acrylic photosensitive material and a polyvinyl alcohol photosensitive material used as negative type photosensitive materials. Polyimide group material was used by coating a non-photosensitive material made of a polyimide precursor, followed by coating it with a positive type resist material. After exposure, development, etching, and resist peeling processing, the colored layer was converted to polyimide. As the negative type, an inverted photomask was used as the photomask. In any case, the height of the various layers was adjusted to 4.7 μm . Here, with regard to the mask pattern for forming said columnar members, only the pattern of the columnar member forming portion is added to the photomask for forming the conventional color filter, and there is usually no need to add other specific elements. Said trial products were prepared for the three types of colored photosensitive materials, that is, the acrylic type ("COLOR MOSAIC" manufactured by Fuji Hunt Electronics Technology Co., Ltd.), the polyvinyl alcohol type ("Trial product" manufactured by The Ink Tech Co., Ltd.), and the polyimide type ("Trial product" manufactured by Brewer Science Corp.).

[0025]

Test 2

Using the same manufacturing method as in Test 1, color filter substrate samples were prepared. Here, the same acrylic colored photosensitive material as that used in Test 1 was used to form various samples with different bottom cross-sectional areas of the columnar members ranging from $5 \times 15 \mu\text{m}$ to $25 \times 25 \mu\text{m}$ for measuring the amount of plastic deformation for different bottom cross-sectional areas of the columnar members. Said sizes can be realized by adjusting the pattern size of the photomask when the columnar members are formed. Also, samples were prepared by forming transparent electroconductive film layer (5) (1500 \AA thick) made of ITO on the colored layers.

[0026]

Test 3

The columnar members were formed from a transparent photosensitive material, and in order to measure the amount of plastic deformation corresponding to different bottom cross-sectional areas, various samples were prepared having columnar members with different bottom cross-sectional areas ranging from $5 \times 15 \mu\text{m}$ to $25 \times 25 \mu\text{m}$. These sizes can be realized by adjusting the pattern size of the photomask when forming the columnar members in said sizes.

[0027]

In the following, the other methods of forming the columnar members having a gap function will be explained with reference to Test 3. In Test 3, the columnar members were formed with a prescribed spacing on the 3-color lines. In the following, an example of the manufacturing method in this case will be explained with reference to Figures 5-7. Figure 5 shows the first process step in another embodiment of the color filter for liquid crystals of the present invention. Figure 5(A) is its plan view, and Figure 5(B) is a cross section across d-d in Figure 5(A). First, as shown in Figure 5, a negative acrylic colored photosensitive material ("COLOR MOSAIC" manufactured by Fuji Hunt Electronics Technology Co., Ltd.) was used to form colored layer (3) comprising red (R) stripes, green (G) stripes and blue (B) stripes on transparent substrate (2). Each colored layer has a film thickness of $1.5 \mu\text{m}$. The process of their formation is the same as that for the formation of a conventional color filter. When the columnar members are formed by laminating colored layers, the colored layers themselves should be formed as thick films. On the other hand, when the columnar members are formed by forming a transparent photosensitive material layer after the formation of colored layer (3), the colored layer can be formed thinner. This is an advantage.

[0028]

Figure 6 include cross sections illustrating the second process step. Figure 6(A) is its plan view, and Figure 6(B) is a cross section taken across e-e of Figure 6(A). As shown in Figure 6, a transparent photosensitive material (acrylic photosensitive material) was used to form columnar members (4) on the colored layer. In order to form the columnar members with the prescribed height, a coating layer with film thickness of 5.5 μm was formed, only the portions for the columnar members (4) were exposed via the photomask, and prescribed development processing and drying were performed. As a result, columnar members (4) with a height of 4.7 μm were formed on the colored layer. Figure 7 shows the third process step. Transparent electroconductive film layer (5) made of ITO was next formed on columnar members (4) and colored layer (3) by means of sputtering. Here, the transparent electroconductive film has a film thickness of 1500 \AA .

[0029]

Test 4

Using the same manufacturing method as in Test 1, a color filter substrate was manufactured. Here, the same type of acrylic colored photosensitive material as that in Test 1 was used. The size of the bottom cross-sectional area of the columnar members was 15x25 μm , and the total amount of deformation and the amount of plastic deformation were measured when the load applied on the columnar members was changed to determine the amount of elastic deformation.

[0030]

Test 5

Using the same manufacturing method as that in Test 1, a color filter substrate with an attached transparent electroconductive film made of ITO was manufactured. Here, the same acrylic colored photosensitive material as that in Test 1 was used. In order to measure the ITO breaking load for different bottom cross-sectional areas of the columnar members, samples having columnar members with various bottom cross-sectional areas ranging from 5x15 μm to 25x25 μm were prepared. These sizes were prepared by adjusting the pattern size of the photomask when the columnar members were formed. After formation of the color filter with the attached columnar members, a transparent electroconductive film was formed on the columnar members by means of sputtering over the entire surface, with a film thickness of 1500 \AA .

[0031]

Evaluation on color filters

Test 1

The strength of the colored layer portion of the color filter prepared in Test 1 (the portion free of the columnar members) was measured using an ultra-micro hardness tester according to the following method.

Measurement method

Measurement equipment: Shimadzu "Dynamic Ultra-micro Hardness Tester DUH-201"

Measurement method: Measured using the indenter indentation test (MODE 1)

Measurement conditions:

Test load: 5.0 mN (0.51 gf)

Holding time: 5 sec

Loading speed: 0.236994 mN/s

Indenter type: 115° triangular pyramid indenter

Figure 8 is a diagram illustrating the load test for determining the dynamic hardness value. First, as shown in Figure 8(A), the load is raised at the aforementioned loading speed to the preset load of 5.0 mN, so that the triangular pyramid indenter with a triangular pyramid shaped tip (Figure 8(C)) is pressed onto the colored layer. After the load of 5.0 mN was reached, it was held for 5 sec. Then, the dynamic hardness value was determined from the load at the time (5.0 mN) and the depth of the indentation (Figure 8(B)).

[0032]

The results are listed in Table 1. It can be seen that there is a [hardness] tendency wherein acrylic group < polyvinyl alcohol group < polyimide group. In Table 1, the measurement units refer to the dynamic hardness values.

Table 1

Colored layer	Type of color filter		
	Acrylic group	PVA base	Polyimide group
R	50.5	53.4	62.8
G	51.8	54.3	56.7
B	54.2	56.9	58.6
Average value	52.2	54.9	59.4

[0033]

Using the same method as described above, the dynamic hardness of the columnar members of the color filter prepared in Test 1 was measured, with the results being listed in Table 2. In this case, also, the following trend was observed just as with the colored layer: acrylic group < polyvinyl alcohol group < polyimide group. In Table 2, the measurement units show the dynamic hardness values. As a result, it is clear that the hardness of the columnar members depends on the type of the resin material used for the colored layer. Compared with the acrylic group, the strength of the columnar members with the polyvinyl alcohol group is 1.13 times as great, and with the polyimide group the strength is 1.27 times as great. This means that when the columnar members having a gap control function are formed on the color filter, assuming 100 acrylic group columnar members should be provided with respect to a prescribed area, the number for the polyvinyl alcohol group becomes 88, and the number for the polyimide group becomes 78. In Table 2, "on R" means columnar members formed on the red colored layer.

[0034]

Table 2

Colored layer	Type of color filter		
	Acrylic group	PVA base	Polyimide group
on R	36.3	43.2	52.4
on G	39.9	44.8	46.3
on B	40.0	43.6	49.2
Average value	38.7	43.9	49.3

[0035]

Test 2

The strength of the columnar members of the color filter prepared in Test 2 was measured using an ultra-micro hardness tester using the following method.

Measurement method

Measurement equipment: Shimadzu "Dynamic Ultra-Micro Hardness Tester DUH-201"

Measurement method: Measured using the loading/unloading test (MODE 2)

Measurement conditions:

Test load: 5.0 mN (0.51 gf)

Holding time: 5 sec

Loading speed: 0.236994 mN/s

Indenter type: Cylindrical indenter 50 $\mu\text{m}\phi$ ($\pm 2 \mu\text{m}$)

[0036]

Figure 9 illustrates the load test for determining the amount of plastic deformation and the amount of elastic deformation. Figure 9(A) shows the time elapsed in the test versus the load at the time. First of all, a cylindrical indenter was used to apply the load to the columnar member portion at a prescribed loading speed until the preset load of 5.0 mN was reached. The preset load was then held for 5 sec. After that, unloading was performed at a prescribed unloading speed (same as the loading speed). This is one measurement cycle. In practice, as shown in Figure 9(B), when the preset load is reached in applying the load, the depth becomes D1, and when the load is removed, the depth returns to D2. Because D2 is the deformation amount after unloading, it represents the amount of plastic deformation, while D1 represents the total amount of deformation under the preset load. Consequently, by subtracting D2 from D1, one can compute the amount of elastic deformation at the preset load.

[0037]

Table 3 lists the results of the measurements obtained under a load of 5 mN as the measurement condition for the columnar members having different sizes of columns formed on the R, G, B colored layers.

[0038]

Table 3

Colored layer	Column size	Column area	Load	D1	D2	Amount of elastic deformation	Amount of plastic deformation
on R	5x15	75	5.01	0.423	0.104	0.139	0.104
	10x10	100	5.006	0.248	0.079	0.169	0.079
	10x20	200	5.008	0.153	0.039	0.114	0.039
	15x15	225	5.004	0.13	0.047	0.083	0.047
	15x25	375	5.009	0.129	0.047	0.082	0.047
	20x20	400	5.005	0.097	0.026	0.071	0.026
	25x25	625	5.004	0.098	0.041	0.057	0.041
on G	5x15	75	5.008	0.165	0.052	0.113	0.052
	10x20	200	5.006	0.152	0.041	0.111	0.041
on B	5x15	75	5.004	0.183	0.046	0.137	0.046
	10x20	200	5.004	0.144	0.039	0.105	0.039

Here, the units of column size, D1, D2, amount of elastic deformation and amount of plastic deformation are μm .

The units of column area are μm^2 , and the units of load are mN.

The same is true in the following tables.

[0039]

As can be seen from the results listed in Table 3, for the columnar members formed on colored layer R, the total amount of deformation (D1) changes as the area of the column becomes larger and crosses the boundary of $100 \mu\text{m}^2$ and $200 \mu\text{m}^2$. The same variation is displayed for the amount of plastic deformation (D2). If the column area of the columnar members is over $200 \mu\text{m}^2$, the amount of plastic deformation decreases to lower than $0.05 \mu\text{m}$. Then, for a column area of $200 \mu\text{m}^2$, the amount of plastic deformation for each colored layer is found to be about $0.04 \mu\text{m}$, and nearly the same value is displayed. As shown in Figure 4(B), the constitution of the columnar members differs for the different layers. That is, compared with the columnar members formed on the other colored layers, the columnar members formed on the R layer do not have the side surface of the column covered, and the load is applied directly onto the two-layer structure of the columnar members. Consequently, the amount of plastic deformation for [the column area] of $75 \mu\text{m}^2$ is worse for the columnar members formed on the R layer than those formed on the other layers. However, as explained above, for those over $200 \mu\text{m}^2$, the values are nearly the same for the various constitutions of the columnar members formed as described above.

[0040]

Consequently, it is possible to explain the fact that the amount of plastic deformation can be suppressed to $0.05 \mu\text{m}$ or less for a column area of $200 \mu\text{m}^2$ or larger. That is, when the bottom cross-sectional area of the columnar members is over $200 \mu\text{m}^2$, it is possible to suppress the amount of plastic deformation to $0.05 \mu\text{m}$ or less regardless of the constitution of the columnar members. When the columnar members with an area of $200 \mu\text{m}^2$ are formed in a square shape, each edge becomes about $14 \mu\text{m}$, but this does not mean that there is no restriction once the area exceeds $200 \mu\text{m}^2$. When the area is made larger, the image quality degrades. However, because it is preferred that the columnar members not be recognizable at the clear vision distance, they should be formed as small as possible. Usually, the resolution of the human eyes (the smallest size at which the for presence of points can be detected) is about 1 min of angle. When this is taken as the reference in computing, the minimum resolution [sic; the highest resolution] when the liquid crystal display is viewed at a distance of about 30 cm becomes about $87 \mu\text{m}$. Consequently, for a square with a diagonal dimension of $87 \mu\text{m}$, this area becomes about $7570 \mu\text{m}^2$.

[0041]

Table 4

Colored layer	Column size	Column area	Load	D1	D2	Amount of elastic deformation	Amount of plastic deformation
on R	5x15	75	5.006	0.237	0.092	0.145	0.092
	10x10	100	5.006	0.255	0.098	0.157	0.098
	10x20	200	5.004	0.191	0.12	0.071	0.12
	15x15	225	5.004	0.187	0.105	0.082	0.105
	15x25	375	5.007	0.157	0.087	0.07	0.087
	20x20	400	5.012	0.163	0.098	0.065	0.098
	25x25	625	5.006	0.16	0.1	0.06	0.1

[0042]

Table 4 lists the measurement values for the samples prepared by forming ITO layer on the R layer in Test 2. Just as with Test 2, shown in Table 3, where there was no ITO layer, it can be seen that the total amount of deformation (D1) changes when the area reaches $100 \mu\text{m}^2$ and $200 \mu\text{m}^2$. Also, comparison with Table 3 indicates that while the amount of elastic deformation is nearly the same, the amount of plastic deformation displays no dependence on the column size, and has a value of about $0.1 \mu\text{m}$. From these features, it can be seen that the amount of elastic deformation depends on the underlying colored columnar members, and the amount of plastic deformation depends on the ITO layer, which is an inorganic film. In this case, when the columnar members are designed assuming a deformation amount of $0.12 \mu\text{m}$ or less under a load of 5 mN, it is possible to arrange the columnar members with no dependency on the column size. Also, as will be explained later, the ITO film breaking load is much higher, and it is believed that there is no practical problem for liquid crystal display devices caused by ITO breakage.

[0043]

Test 3

The strength of the columnar members of the trial-manufactured color filter samples in Test 3 was measured using the ultra-micro hardness tester using the same method as that in Test 2. The results are listed in Table 5. Here, the measurement was performed in the state before application of the ITO layer (Figure 6(B)).

[0044]

Table 5

Colored layer	Column size	Column area	Load	D1	D2	Amount of elastic deformation	Amount of plastic deformation
on R	5x15	75	5.014	0.248	0.124	0.124	0.124
	10x10	100	5.008	0.233	0.093	0.140	0.093
	10x20	200	5.011	0.151	0.056	0.095	0.056
	15x15	225	5.010	0.132	0.050	0.082	0.050
	15x25	375	5.009	0.131	0.064	0.067	0.064
	20x20	400	5.013	0.144	0.053	0.091	0.053
	25x25	625	5.008	0.120	0.040	0.080	0.040

[0045]

As can be seen from Table 5, when the column area becomes larger, the total amount of deformation (D1) changes when the column area crosses $100 \mu\text{m}^2$ and $200 \mu\text{m}^2$. This change displays the same pattern as that of the amount of plastic deformation (D2). When the column area of the columnar members is over $200 \mu\text{m}^2$, even for the columnar members made of transparent photosensitive material, the amount of plastic deformation is still $0.05 \mu\text{m}$ or less. Among the samples prepared in Test 3, Table 6 lists the measurement values of those with ITO layer formed on them.

[0046]

Table 6

Colored layer	Column size	Column area	Load	D1	D2	Amount of elastic deformation	Amount of plastic deformation
on R	5x15	75	5.009	0.283	0.120	0.163	0.122
	10x10	100	5.009	0.351	0.110	0.241	0.110
	10x20	200	5.013	0.212	0.090	0.122	0.090
	15x15	225	5.008	0.189	0.111	0.078	0.111
	15x25	375	5.009	0.130	0.056	0.074	0.056
	20x20	400	5.011	0.163	0.108	0.055	0.108
	25x25	625	5.008	0.160	0.084	0.076	0.084

[0047]

Just as with Test 3, shown in Table 5, where there was no ITO layer, it can be seen that the total amount of deformation (D1) changes when the area reaches $100 \mu\text{m}^2$ and $200 \mu\text{m}^2$. Also, comparison with Table 5 indicates that while the amount of elastic deformation is nearly the same, the amount of plastic deformation displays no dependence on the column size, and has

a value of about 0.1 μm . From these features as in Test 2, it can be seen that the amount of elastic deformation depends on the underlying transparent columnar members, and the amount of plastic deformation depends on the ITO layer, which is an inorganic film. In this case, when the columnar members are designed by assuming a deformation amount of 0.12 μm or less under a load of 5 mN, it is possible to arrange the columnar members with no dependency on the column size.

[0048]

Test 4

The load test of the columnar members of the color filter prepared in Test 4 was performed using the following method. In this case, the cross-sectional area of columnar members (4) is 15x25 μm as described above. The amount of elastic deformation and the amount of plastic deformation were measured by changing the load as a parameter.

Measurement method

Measurement equipment: Shimadzu "Dynamic Ultra-Micro Hardness tester DUH-201"

Measurement method: Measured using the loading/unloading test (MODE 2)

Measurement conditions:

Test load: 5.0-500 mN

Holding time: 5 sec

Loading speed: 0.236994 mN/s

Indenter type: Cylindrical indenter 50 $\mu\text{m}\phi$ ($\pm 2 \mu\text{m}$)

[0049]

Figure 10 is a graph illustrating the deformation amount versus the load on the columnar members, and measurement data. Figure 10(A) is a graph illustrating the measurement results for the columnar member portion of the color filter prepared in Test 4. Figure 10(B) is a table listing the measurement data. As can be seen from the graph, when a load of 100 mN or higher is applied, the elastic deformation and plastic deformation display the same tendency. From this fact, it can be seen that the columnar members are broken. That is, for the columnar members measuring 15x25 μm , each column can sustain a load of 100 mN (10.2 gf), and this value is sufficient for practical applications. However, there is also a limit for such columnar members in practical applications. As can be seen from the graph shown in Figure 10, when a load over 100 mN is applied, the deformation amount changes drastically. Assuming the height of the columnar members is 4 μm at the time of operation when a load of 200 mN is applied, an amount of plastic deformation of 0.5 μm takes place, and the gap control becomes 3.5 μm . In order to

laminate the colored layers to increase the height of the column, the colored layers should usually be made thick, so that design and processing become very difficult to perform. On the other hand, when a load lower than 100 mN is applied, the amount of plastic deformation becomes 0.2 μm or less, and it is possible to design the columnar members by taking such a deformation amount into consideration from the beginning.

[0050]

Of course, when a transparent resin is patterned to form the columnar members after formation of the colored layer, the height of the columnar members finally needed can be designed taking into consideration the composition deformation amounts under said load. As will be explained later, while the amount of plastic deformation of each microball under a load of 5 mN is 0.5 μm as listed in Table 8, the load for the columnar members is 200 mN as aforementioned. That is, it can withstand a load about 40 times higher. As a result, the value is sufficient for practical application.

[0051]

Test 5

The ITO breaking load test for the columnar member portion of the color filter prepared in Test 5 was carried out using the following method. In this case, there are four types of columnar members with cross-sectional areas of 10x10, 15x15, 20x20, and 25x25 μm , respectively. The load for said columnar members was then changed, and the substrates after loading were observed in a microscope to check for ITO breakage, and a load exceeding the breaking level was applied in the test.

Measurement method

Measurement equipment: Shimadzu "Dynamic Ultra-Micro Hardness tester DUH-201"

Measurement method: Measured using the loading/unloading test (MODE 2)

Measurement conditions:

Test load: 5.0-750 mN

Holding time: 5 sec

Loading speed: 0.236994 mN/s

Indenter type: Cylindrical indenter 50 $\mu\text{m}\phi$ (± 2 μm)

[0052]

Figure 11 shows the results of the ITO breaking load test of the columnar member portion. Figure 11 shows the total amount of deformation under said test load. As can be seen

from the figures, ITO breaking takes place at a load of 200 mN for 10x10 μm , 350 mN for 15x15 μm , 500 mN for 20x20 μm , and 750 mN for 25x25 μm .

Also, it can be seen that the graph that there is an inflection point in ITO breakage. Also, the breaking inflection point depends on the column size. For any of these sizes, the ITO breaking load is usually much higher than the load applied to the columnar members. Consequently, it is clear that such columnar members can function well as gap controlling material.

[0053]

Comparative example

The amount of plastic deformation was measured for the spacers when ball-shaped spacers were used in conventional color filters. That is, on a color filter substrate free of the columnar members but formed otherwise in the same way as in Test 1, spacers with mean grain size of $5.00 \pm 0.05 \mu\text{m}$ and with standard deviation of $0.19 \pm 0.01 \mu\text{m}$ ("Micropearl SPN-205" manufactured by Sekisui Fine Chemical Co., Ltd.) were scattered to prepare the sample, and measurement was performed using the same measurement method as Test 2. The test method is as follows. In the following, the aforementioned spacers will be referred to as "Micropearls."

[0054]

Micropearl test method

A small quantity of Micropearls was added in IPA (isopropyl alcohol, product of Junsei Chemical Co., Ltd.), followed by through agitation to prepare a dispersion. By means of tweezers, a piece of cloth was dipped in the IPA solution with Micropearls dispersed in it. Said piece of cloth was used to wipe the color filter to attach the Micropearls. Then the IPA was evaporated at room temperature. Observation in a microscope found one Micropearl grain attached for each colored pixel, and this was taken as the measurement object. In Table 10, for comparison, measurement was performed on both one Micropearl grain and two Micropearl grains.

[0055]

The results are listed in Tables 7-10. It can be seen from Tables 7 and 8 that the amount of plastic deformation of a Micropearl under a load of 5 mN is about 0.5-0.6 μm , that is, the amount of plastic deformation in this case is about one order of magnitude greater than that of the columnar members of the present invention.

[0056]

Table 7

Sample type	Load	D1	D2	Amount of elastic deformation	Amount of plastic deformation
Standard CF (R) + Micropearl	5.006	1.761	0.606	1.155	0.606
Standard CF (G) + Micropearl	5.01	1.769	0.647	1.122	0.647
Standard CF (B) + Micropearl	5.009	1.803	0.681	1.122	0.681

[0057]

Table 8

Sample type	Load	D1	D2	Amount of elastic deformation	Amount of plastic deformation
Standard CF (R) + ITO + Micropearl	5.014	1.701	0.508	1.193	0.508
Standard CF (G) + ITO + Micropearl	5.014	1.713	0.516	1.197	0.516
Standard CF (B) + ITO + Micropearl	5.004	1.688	0.515	1.173	0.515

[0058]

Table 9

Sample type	Load	D1	D2	Amount of elastic deformation	Amount of plastic deformation
Glass + Micropearl	5.014	1.596	0.423	1.173	0.423
Glass + Micropearl	7.014	1.861	0.516	1.345	0.516

[0059]

Table 10

Sample type	Load	D1	D2	Amount of elastic deformation	Amount of plastic deformation
Standard CF (B) + ITO + 1 Micropearl grain	5.004	1.688	0.515	1.173	0.515
Standard CF (B) + ITO + 2 Micropearl grain	5.014	0.994	0.328	0.666	0.328

[0060]

Comparison between Tables 8 and 9 indicates that while the amount of plastic deformation of the standard color filter + ITO + Micropearl in Table 8 is about 0.51 μm , the amount of plastic deformation is about 0.42 μm for the sample with Micropearls attached to glass (Table 9). The difference between them corresponds to the deformation amount attributed to the color filter itself. It is 0.1 μm or less, and it can be estimated that almost all of the deformation

comes from deformation of the Micropearl. When the load is changed as listed in Table 9, both the total amount of deformation and the amount of plastic deformation change, so that the Micropearl undergoes deformation. In order to check the effect of the number of Micropearl grains on the amount of plastic deformation, measurement was performed on samples having two Micropearl grains for each pixel. The results are listed in Table 10. In order to reduce the amount of plastic deformation, it is necessary to provide plural Micropearl grains for each pixel.

[0061]

In the following, determination of the degree of the load on each spacer will be explained. Assuming a load of 10 kgf is applied over the entirety of a 11.3-inch (diagonal length of the screen) panel. For an 11.3-inch panel, the two edges are usually 172.8x230.4 mm, and the area is about 40,000 mm² (400 cm²). In order to scatter 100-200 spacers per mm², the total number of the spacers scattered can reach 4 million to 8 million. When this number is used to divide the 10 kgf load, the load applied to each spacer can be determined to range from 1.25-2.50 mgf.

[0062]

In the following, computations will be performed with more specific data. The pressure applied when the substrates are laminated is in the range of 0.45-0.55 kg/cm². Assuming the pressure applied on the substrates when they are laminated is 0.5 kg/cm², the overall force applied to the entire substrate is 200 kgf. With this number, the aforementioned load applied to each spacer becomes 25-50 mgf.

[0063]

Here, the test load of 5.0 mN (0.51 gf) corresponds to a load on 10-20 spacers. This corresponds to the quantity of spacers present in 0.1 mm² as described above, and because the size of each pixel of an S-VGA (Super Video Graphics Array) is 288x96 μm, this corresponds to 3.6 pixels. That is, the test load of 5.0 mN (0.51 gf) corresponds to about 3 pixels of RGB with the conventional spacers, taking into consideration the inch size of the panel and the specifications of the display.

[0064]

As explained above, the samples of color filters with columnar members formed using acrylic colored material in Test 2 and Test 3 have the capability [to resist] plastic deformation equal to or greater than that of Micropearls, so that they are sufficiently effective as gap control material. On the other hand, for the color filters of Test 1 having columnar members prepared

using the acrylic group, polyvinyl alcohol group and polyimide group colored materials, it has been found that the columnar members made of the acrylic group colored material have a lower hardness than the polyvinyl alcohol group and polyimide group columnar members. As a result, it is believed that if the acrylic group [columnar members] can be sufficiently effective as a gap control material, the other two types of materials can be considered to fully display the function.

[0065]

Application example pertaining to a liquid crystal display device

Based on the aforementioned trial production results, color filters for liquid crystals (two types, that is, a type with columnar members made of the colored photosensitive material in Test 1 and a type with columnar members made of the transparent photosensitive material in Test 3) were prepared having columnar members with a bottom cross-sectional area of $15 \times 15 \mu\text{m}$ made of acrylic photosensitive material and with columnar members measuring $50 \times 50 \mu\text{m}$ formed on the sealing material coating portion around the color filter substrate. Each of them was used to assemble a liquid crystal display device. First, a TFT substrate prepared using the aforementioned trial production method was coated with a polyimide group orienting film and treated for orientation in order to form the opposing substrate. Similarly, a polyimide group orienting film was coated and treated for orientation for the color filter side. Then a sealing material ("STRUCTBOND XN-21-S-B" manufactured by Mitsui Toatsu Chemical Co., Ltd.) was applied on the outer periphery of the side of the color filter substrate. Then the opposing substrate and the color filter substrate were bonded to each other, leaving only the liquid crystal injection part. Finally, liquid crystal was injected into said cell substrates which were then sealed. Then, the prescribed driving circuit and illumination device were provided to complete the liquid crystal display device. In each completed liquid crystal display device, a constant spacing was maintained between the opposing substrate and the color filter, and image display function tests gave excellent results.

[0066]

Effect of the invention

The present invention displays the following significant effects.

① Columnar members are used as alternative spacers, and by selecting the material, size and strength of the columnar members, it is possible to fully achieve the same function as the spacers in the prior art.

② For columnar members made of colored photosensitive material, it is possible by changing the mask pattern to form columnar members with an even spacing between them without excessive processing steps. On the other hand, for columnar members made of

transparent photosensitive material, it is possible to form columnar members at any desired height with good accuracy.

③ In any case, it is possible to form the columnar members with a constant regular relationship, and they can be secured in place. Consequently, there is no degradation of the image display and there is no light scattering caused by shifting as would take occur for spacers in the prior art.

④ Arranging the columnar members in the sealing portion around the color filter substrate eliminates the need to include spacer material in the sealant.

Brief description of the figures

Figure 1 is a schematic diagram illustrating an example of the color filter for liquid crystals in the present invention.

Figure 2 shows the first process step in an embodiment of the color filter for liquid crystals in the present invention.

Figure 3 shows the second process step.

Figure 4 shows the third process step.

Figure 5 shows the first process step in another embodiment of the color filter for liquid crystals in the present invention.

Figure 6 shows its second process step.

Figure 7 shows its third process step.

Figure 8 is a diagram illustrating the load test for determining the dynamic hardness value.

Figure 9 is a diagram illustrating the load test for determining the amount of plastic deformation and the amount of elastic deformation.

Figure 10 shows a graph and measurement data illustrating the deformation amount of the columnar members under load.

Figure 11 is a diagram illustrating the results of the ITO breaking load test for the columnar member portion.

Explanation of the reference symbols

- | | |
|---|--|
| 1 | Color filter for liquid crystals |
| 2 | Transparent substrate |
| 3 | Colored layer or color filter layer |
| 4 | Columnar member |
| 5 | Transparent electroconductive film layer |
| 6 | Overcoat layer |




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8

- Key:
- 1 Load (mN)
 - 2 Holding time
 - 3 Time (t)
 - 4 The dynamic hardness value is computed at this point
 - 5 Indentation depth (μm)




Figure 9

Key: 1 Load (mN)
 2 Holding time
 3 End of test
 4 Time (t)
 5 Depth (μm)




Figure 10

- Key:
- 1 Deformation amount (μm)
 - 2 Elastic deformation
 - Plastic deformation
 - 3 Load (mN)
 - 4 Pearl-less CF (with ITO)
 - 5 Load (mN)
 - D1
 - D2
 - Elastic deformation
 - Plastic deformation




Figure 1-1

Key: 1 Load (mN)
2 Indentation depth (μm)

February 17, 2009

Re: 6774-119915

To Whom It May Concern:


This is to certify that a professional translator on our staff who is skilled in the Japanese language translated "JP10082909A" from Japanese into English.

We certify that the English translation conforms essentially to the original Japanese language.



Kim Vitray
Operations Manager

Subscribed and sworn to before me this 17th day of February, 2009.





Vicki Wunneburger
Notary Public

(19)日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11)特許出願公開番号
特開2000-98909
(P2000-98909A)

(43)公開日 平成12年4月7日(2000.4.7)

(51)Int.Cl. ⁷	識別記号	F I	テマコード*(参考)
G 0 9 F 9/00	3 0 3	C 0 9 F 9/00	3 0 3 A
G 0 2 F 1/13	1 0 1	C 0 2 F 1/13	1 0 1
	1/1343		1/1343
G 0 9 F 9/30	3 3 0	C 0 9 F 9/30	3 3 0 A

審査請求 未請求 請求項の数 8 O L (全 9 頁)

(21)出願番号 特願平10-268326

(22)出願日 平成10年9月22日(1998.9.22)

(71)出願人 000001889

三洋電機株式会社

大阪府守口市京阪本通2丁目5番5号

(72)発明者 納田 朋幸

大阪府守口市京阪本通2丁目5番5号 三

洋電機株式会社内

(74)代理人 100068755


弁理士 恩田 博宣

(54)【発明の名称】 膜材がパターン形成された固体装置及びパターン形成方法

(57)【要約】

【課題】例えば薄膜電極が基板表面にパターン形成された液晶表示装置にあって、ブラシスクラバ等による基板洗浄に伴う薄膜電極の損傷を防止する。

【解決手段】ポリシリコン形TFT方式アクティブマトリックス液晶表示装置を構成するTFTアレイ側基板11の透明絶縁基板12にはITOにて形成される画素電極22がマトリックス状に設けられている。また、アレイ側基板11の透明絶縁基板12には、ブラシスクラバ等による基板洗浄の際に画素電極22が損傷することを防止するために、画素電極22群の外周を囲むように同画素電極22より膜厚の薄いダミー膜5が設けられる。



【特許請求の範囲】

【請求項1】表面に適宜の膜材がパターン形成された状態でブラシ洗浄される固体装置において、当該装置の同一表面において前記膜材の外周を囲むようにパターン形成されたダミー膜を備えることを特徴とする膜材がパターン形成された固体装置。

【請求項2】前記ダミー膜は、その膜厚が前記膜材の膜厚よりも薄くパターン形成されたものである請求項1記載の膜材がパターン形成された固体装置。

【請求項3】前記ダミー膜は、その膜厚が装置外周に向かうにしたがって順次薄くなる勾配を有して若しくは階段状にパターン形成されたものである請求項1または2記載の膜材がパターン形成された固体装置。

【請求項4】前記ダミー膜は、前記膜材と同一材料にてパターン形成されたものである請求項1～3のいずれかに記載の膜材がパターン形成された固体装置。

【請求項5】前記ダミー膜は、前記膜材と異なる材料にてパターン形成されたものである請求項1～3のいずれかに記載の膜材がパターン形成された固体装置。

【請求項6】前記固体装置は液晶表示装置の液晶駆動用半導体素子が設けられる透明絶縁基板であり、前記膜材は同透明絶縁基板の表面に上にパターン形成された画素透明電極である請求項1～5のいずれかに記載の膜材がパターン形成された固体装置。

【請求項7】固体装置の表面に膜材をパターン形成する方法において、少なくとも前記固体装置の最外周にパターン形成される膜材の膜厚をそれ以外の部分にパターン形成される膜材の膜厚よりも薄くすることを特徴とするパターン形成方法。

【請求項8】固体装置の表面に膜材を着膜する工程と、該着膜した膜材の膜厚がその端部ほど薄くなるようにプラズマ反応圧力を高めたプラズマドライエッチングにて同膜材をエッチングする工程と、を備えるパターン形成方法。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は、例えば透明電極がパターン形成された液晶表示装置など、膜材がパターン形成された固体装置、及びパターン形成方法に関する。

【0002】

【従来の技術】従来、表示装置、例えばポリシリコン形TFT(Thin Film Transistor: 薄膜トランジスタ)方式アクティブマトリックス液晶表示装置等においては、その画素電極としてITO(Indium Tin Oxide)等の透明薄膜電極が使用されている。この透明薄膜電極はポリシリコン形TFTをガラス基板等の上に形成した後にパターンニングして形成される。そして、特に歩留まりの向上を図るものに対しては、その後の製造工程に移る前にブラシクラバ等による基板洗浄が行われている。

【0003】ここで、図10～図12を参照して、上記ブラシクラバを用いた基板洗浄の概要を説明する。図10に上記液晶表示装置のTFTアレイ側基板1の部分平面構造を示し、図11には同図10のX-X線に沿った断面構造を示す。なお、図11に示す断面構造においてTFT等、画素電極以外の液晶駆動にかかる部分の図示は省略する。

【0004】図10に示すTFTアレイ側基板1において、ドレインドライバに接続されるドレイン線DLとゲートドライバに接続されるゲート線GLとの交点近傍に液晶表示装置を構成する各表示画素の画素電極2がパターン形成されている。この画素電極2はTFTアレイ側基板1のほぼ全面において所定画素数分、マトリックス状に形成されているが、図10においてはその一部分のみを示す。

【0005】また、画素電極2は上述のITOからなり、コンタクトホール3を介してTFTのソース電極(図示略)に接続されている。また同画素電極2は、図11に示されように、TFTアレイ側基板1を構成する透明絶縁基板(ガラス基板等)1a上に形成されている。

【0006】次に、図12に示す平面図に基づき、ブラシクラバを使用したTFTアレイ側基板1の洗浄態様を説明する。基板洗浄に際しては同図12に示されるように、TFTアレイ側基板1を所定の回転台(図示略)に載置し、同回転台を回転させた状態で同じく回転させたブラシクラバのブラシ部4を当該基板1の表面に当接させる。そして、同図12の矢印Y方向にブラシ部4を移動させながら同基板1の表面全体を洗浄する。なおこのとき、薬液を用いた化学的洗浄と併用されることも多い。

【0007】

【発明が解決しようとする課題】ところで、上述したようなITO等の画素電極2がその最上部にパターン形成されたTFTアレイ側基板1をブラシクラバを使用して洗浄する場合にあっては、図13に示されるように、画素電極2のうち上記回転するブラシクラバのブラシ4aに最初に当接する電極がその機械的な力によって損傷してしまうことがある。このように基板1の洗浄工程において画素電極2が損傷を被ると、それは画素欠陥となり、ひいては液晶表示装置としての製品歩留りを低下させる要因ともなる。

【0008】なお、こうした液晶表示装置に限らず、半導体装置等を含めてその表面に膜材がパターン形成され、その後上記ブラシクラバ等によって表面洗浄される固体装置にあっては、こうした実情も概ね共通したものととなっている。

【0009】本発明は上記実情に鑑みてなされたものであり、その目的とするところは、ブラシクラバ等による洗浄に対してその表面にパターン形成された膜材を好

適に保護し、ひいては製品歩留りを向上させることのできる膜材がパターン形成された固体装置及びパターン形成方法を提供することにある。

【0010】

【課題を解決するための手段】上記の目的を達成するために、請求項1に記載の発明では、表面に適宜の膜材がパターン形成された状態でブラシ洗浄される固体装置において、当該装置の同一表面において前記膜材の外周を囲むようにパターン形成されたダミー膜を備えることをその要旨とする。

【0011】同構成においては、固体装置の同一表面において前記膜材の外周を囲むようにパターン形成されたダミー膜が備えられる。そのため、固体装置を例えばブラシスクラバ等を使用してブラシ洗浄する場合、ブラシスクラバのブラシは前記パターン形成された膜材と当接する前にまずダミー膜に当接する。そのため、回転するブラシスクラバのブラシの機械的な力によって前記膜材が損傷することは防止される。

【0012】また請求項2に記載の発明では、請求項1記載の膜材がパターン形成された固体装置において、前記ダミー膜は、その膜厚が前記膜材の膜厚よりも薄くパターン形成されたものであることをその要旨とする。

【0013】同構成においては、固体装置を例えばブラシスクラバ等を使用してブラシ洗浄する場合、ブラシスクラバのブラシは、まず膜材の膜厚よりも薄くパターン形成されたダミー膜に乗り上げ段差を小さくしてから同膜材に乗り上がるようになる。そのため、回転するブラシスクラバのブラシの機械的な力によって前記膜材が損傷することは好適に防止される。

【0014】また請求項3に記載の発明では、請求項1または2記載の膜材がパターン形成された固体装置において、前記ダミー膜は、その膜厚が装置外周に向かうにしたがって順次薄くなる勾配を有して若しくは階段状にパターン形成されたものであることをその要旨とする。

【0015】同構成においては、固体装置を例えばブラシスクラバ等を使用してブラシ洗浄する場合、ブラシスクラバのブラシはダミー膜の勾配若しくは階段に沿って好適に前記膜材に乗り上がるようになる。そのため、回転するブラシスクラバのブラシの機械的な力によって前記膜材が損傷することは好適に防止される。

【0016】また請求項4に記載の発明では、請求項1～3のいずれかに記載の膜材がパターン形成された固体装置において、前記ダミー膜は、前記膜材と同一材料にてパターン形成されたものであることをその要旨とする。

【0017】同構成によれば、ダミー膜を形成するための別途マスク等は不要となり、その製造工程が簡略化される。また請求項5に記載の発明では、請求項1～3のいずれかに記載の膜材がパターン形成された固体装置において、前記ダミー膜は、前記膜材と異なる材料にてパ

ターン形成されたものであることをその要旨とする。

【0018】同構成によれば、ダミー膜の設計等の自由度が高まる。また請求項6に記載の発明では、請求項1～5のいずれかに記載の膜材がパターン形成された固体装置において、前記固体装置は液晶表示装置の液晶駆動用半導体素子が設けられる透明絶縁基板であり、前記膜材は同透明絶縁基板の表面に上にパターン形成された画素透明電極であることをその要旨とする。

【0019】同構成によれば、液晶表示装置にあって、透明絶縁基板表面のブラシ洗浄に伴う画素透明電極の損傷は好適に防止される。また請求項7に記載の発明では、固体装置の表面に膜材をパターン形成する方法において、少なくとも前記固体装置の最外周にパターン形成される膜材の膜厚をそれ以外の部分にパターン形成される膜材の膜厚よりも薄くすることをその要旨とする。

【0020】同形成方法においては、膜材の段差が緩和されるため、ブラシ洗浄に伴う同膜材の損傷も好適に防止される。また請求項8に記載の発明では、パターン形成方法において、固体装置の表面に膜材を着膜する工程と、該着膜した膜材の膜厚がその端部ほど薄くなるようにプラズマ反応圧力を高めたプラズマドライエッチングにて同膜材をエッチングする工程と、を備えることをその要旨とする。

【0021】同形成方法においては、膜材の段差が緩和されるため、ブラシ洗浄に伴う同膜材の損傷も好適に防止されるとともに、製造工数を増やすことなく勾配を有する膜材を得ることができる。

【0022】

【発明の実施の形態】 [第1の実施の形態] 以下、本発明にかかる膜材がパターン形成された固体装置をポリシリコン形TFT方式アクティブマトリックス液晶表示装置に適用した第1の実施の形態について図1～図4に基づき詳細に説明する。

【0023】図1は、本実施の形態にかかる固体装置（液晶表示装置）のTFTアレイ側基板11の部分平面構造を示すものである。また、図2(a)は、この図1のA-A線に沿った断面構造、図2(b)は同じく図1のB-B線に沿った断面構造をそれぞれ示すものである。

【0024】図1に示すTFTアレイ側基板11において、ドレインドライバに接続されるドレイン線DLとゲートドライバに接続されるゲート線GLとの交点近傍に液晶表示装置を構成する各表示画素の画素電極12がパターン形成されている。この画素電極12はTFTアレイ側基板11のほぼ全面において所定画素数分、マトリックス状に形成されているが、図1においてはその一部分のみを示す。

【0025】また、画素電極12は上述のITOからなり、コンタクトホール13を介してTFTのソース電極（図示略）に接続されている。また同画素電極12は、

図2に示されように、TFTアレイ側基板11を構成する透明絶縁基板(ガラス基板等)11a上に形成されている。

【0026】ここで本実施の形態にかかる液晶表示装置にあっては、図1に示されるように、マトリクス状に設けられた画素電極12の外周を連続して囲むようにして、ダミー膜5が設けられている(図1にはその一部のみ示される)。また、図2(a)及び(b)に示されるように、同ダミー膜5の膜厚は、画素電極12の膜厚よりも薄く形成されている。このダミー膜5は、前記ブラシクラバ(図12、図13)を使用してアレイ側基板11を洗浄する際に、同ブラシクラバのブラシ4aによって画素電極12が損傷することを防止するために設けられている。

【0027】すなわち、本第1の実施の形態においては、図3に示されるように、前記ブラシ4aが画素電極12と当接する際、同ブラシ4aは、まずダミー膜5に乗り上がり、画素電極12との段差が小さくなった状態で同画素電極12に乗り上がる。そのため、回転するブラシ4aの機械的な力によって画素電極12自体が損傷することは防止されるようになる。

【0028】なお、このダミー膜5は画素電極12と同様にITOにて形成されてもよいし、その他の材質にて、例えばAl(アルミニウム)、Cr(クロム)等にて形成されてもよい。

【0029】次に、図4を参照して、上記ダミー膜5及び画素電極12の形成方法を説明する。これら膜材のパターン形成に際しては、まず図4(a)に示すように、透明絶縁基板11a上にダミー膜5となる薄膜5Aを成膜する。次に、図4(b)に示すように所定のレジストパターン6を形成し、続いて図4(c)に示すように薄膜5Aをエッチングする。その後、レジストパターン6を剥離することで、透明絶縁基板11a上に薄膜ダミー配線5が形成される。

【0030】次に、図4(d)に示すように、透明絶縁基板11a上に上記画素電極12となるITO膜12Aを成膜し、その上に所定のレジストパターン6aを形成する。続いて、この成膜したITO膜12Aをエッチングし、レジストパターン6aを剥離すると、図4(e)に示されるように、画素電極12及びダミー膜5が透明絶縁基板11a上に形成されるようになる。

【0031】以上説明したように、本第1の実施の形態によれば、以下のような効果を得ることができる。

(1) 本第1の実施の形態では、液晶表示装置のTFTアレイ側基板11の透明絶縁基板11a上において、画素電極12の周囲を連続して囲んで、且つその膜厚が同画素電極12の膜厚より薄く形成されるダミー膜5が設けられる。そのため、ブラシクラバを使用して前記基板11を洗浄する場合にあっては、ブラシクラバのブラシ4aが画素電極12と当接する際、ブラシ4aはい

きなり画素電極12の側面に衝突せずに、まずダミー膜5に乗り上げて、画素電極12の段差が小さくなってから同画素電極12に乗り上げるようになる。そのため、同ブラシ4aの機械的な力によって画素電極12が損傷することが防止され、ひいては液晶表示装置としての生産歩留りが向上されるようになる。

【0032】なお、上記ダミー膜5の形状は、図1に示したような画素電極12の外周を連続して囲む形状に限られない。他に例えば、図5に示すように、画素電極12の形状に対応して切断された形状となるダミー膜5aの集合として同画素電極12の外周を囲む形状としてもよい。このダミー膜として要は、透明絶縁基板11a上において画素電極12より同基板端側において画素電極12の周囲を囲むように設けられるとともに、その膜厚が画素電極12の膜厚より薄く形成されるものであればよい。

【0033】また、上述のようにダミー膜5は画素電極12と同様にITOにて形成されてもよいし、その他の材質にて、例えばAl(アルミニウム)、Cr(クロム)等にて形成されてもよいが、ITOにて形成される場合は、画素電極12をパターン形成する工程において一括してダミー膜5をパターン形成することができる。すなわち、ダミー膜5を形成するための別途マスク等は一切不要であり、その製造工数、製造コストを低く抑えることが可能となる。一方、ダミー膜5をITO以外の材質にて形成する場合は、同ダミー膜5の設計等の自由度が高まる。

[第2の実施の形態] 次に、本発明にかかる膜材がパターン形成された固体装置を同じくポリシリコン形TFT方式アクティブマトリクス液晶表示装置に適用した第2の実施の形態について図6～図9に基づき詳細に説明する。

【0034】図6は本実施の形態にかかる固体装置(液晶表示装置)のTFTアレイ側基板21の部分平面構造を示すものである。図7(a)は、この図6のC-C線に沿った断面構造、図7(b)は、同じく図6のD-D線に沿った断面構造をそれぞれ示すものである。

【0035】ここでは第1の実施の形態との相違点を中心に説明する。本第2の実施の形態の前記第1の実施の形態との相違点は、図6に示されるように、マトリクス状に設けられた画素電極22の外周を囲むダミー膜として、同画素電極22を2重に囲むダミー電極22a、22bが設けられている点にある(図6にはその一部のみ示される)。また、これらダミー電極22a、22bの平面形状は画素電極22と同一に形成されるとともに、その膜厚は画素電極22の膜厚に比べて薄く形成される。さらに、図7(a)、(b)に示されるように、同ダミー電極22a、22bの表面は、その膜厚が画素電極22からアレイ側基板21端部に向けて、すなわち図7(a)及び(b)においてはその右側から左側に向

けて薄くなるように勾配を有して形成されている。なお、このダミー電極22a、22bは画素電極22と同様にITOにて形成される。

【0036】そのため、本第2の実施の形態においては、上述したようなブラシスクラバを用いた基板21の洗浄の際、図8に示されるように、そのブラシ4aは、ダミー電極22aからダミー電極22bの表面の傾斜に沿うようにして画素電極22上に乗り上げるようになる。このため、本第2の実施の形態によっても、回転するブラシ4aの機械的な力によって画素電極22が損傷することは好適に防止されるようになる。

【0037】次に、図9を参照して、上記ダミー配線22a、22b及び画素電極22の形成方法を説明する。これら膜材のパターン形成に際しては、まず図9(a)に示すように、透明絶縁基板21a上にダミー電極22a、22b及び画素電極22となるITO膜22Aを成膜する。次に、図9(b)に示すように、透明絶縁基板21aの端部に形成されるITO膜22Aの膜厚が、その中央部に形成されるITO膜22Aに対して徐々に薄くなるように同ITO膜22Aの表面をエッチングする。

【0038】このエッチング方法としては、例えばプラズマを用いたドライエッチング法において、反応圧力を通常の圧力(約18mTorr)より高く、例えば20mTorrとする方法が有効である。すなわちここでは、上記エッチングにかかるプラズマ反応圧力を高くすると、基板端ほど深く、いわばアンバランスにエッチングされることを積極的に利用する。

【0039】続いて、図9(c)に示すように、このエッチングされたITO膜22A上に所定のレジストパターン6bを形成する。そしてITO膜22Aをエッチングし、レジストパターン6bを剥離すると、図9(d)に示されるように、画素電極22及びダミー電極22a、22bが透明絶縁基板21a上に形成されるようになる。

【0040】以上説明したように、本第2の実施の形態によれば、以下のような効果を得ることができる。

(1) 本第2の実施の形態では、ダミー電極22a、22bの膜厚が透明絶縁基板21aの外側に向かうにしたがい薄くなるように形成される。そのため同基板21aを例えばブラシスクラバを使用して洗浄する場合であれ、ブラシスクラバのブラシ4aが画素電極22と当接する際、同ブラシ4aは好適に画素電極22に乗り上がるようになる。そのため、回転するブラシスクラバのブラシ4aの機械的な力によって画素電極22が損傷することは好適に防止される。

【0041】(2) 本第2の実施の形態では、ダミー電極22a、22bが画素電極22と同質のITOによってパターン形成される。そのため、画素電極22をパターン形成する工程において一括してダミー電極22a、

22bをパターン形成することができる。すなわち、ダミー電極22a、22bを形成するための別途マスク等は一切不要であり、その製造工数、製造コストを低く抑えることが可能となる。

【0042】(3) 本第2の実施の形態では、ダミー電極22a、22bの表面の傾斜を、画素電極22の形成も含めたITOのエッチング工程において、プラズマ反応圧力を積極的に高めることにより形成した。すなわち、それらダミー電極22a、22bの表面の傾斜すら、何ら別途の工程を追加することなく形成することができる。

【0043】なお、上記第2の実施の形態は以下のようにその構成を変更して実施することもできる。

・上記第2の実施の形態においては、画素電極22のダミー膜として、同画素電極22の外周を2重に囲むようにその膜厚に勾配を有するダミー電極22a、22bを形成する例を示したが、これに限定されない。この膜厚に勾配を有するダミー電極は画素電極22の外周を1重に囲むように形成されるものであってもよい。

【0044】・上記第2の実施の形態においては、画素電極22のダミー膜として、その平面形状が画素電極22と同一に形成されるダミー電極22a、22bを形成する例を示したが、これに限定されない。他に例えば、薄膜ダミー配線22a、22bの平面形状は2画素分の面積を有する平面形状としてもよいし、あるいは3画素分、4画素分の面積を有する平面形状としてもよい。また逆に、1画素分の面積よりも面積が小さくなる形状としてもよい。要は、画素電極22と同一面積である必要はない。また、画素電極22を含めてダミー電極22a、22bの材質がITOである必要はなく、構造的にはそれら画素電極22及びダミー電極22a、22bが同一材料である必要もない。

【0045】その他、先の第1の実施の形態も含めて、前記各実施の形態では、ダミー膜として形成される膜材(ダミー膜5やダミー電極22a、22b)がいずれも画素電極(12、22)よりも膜厚が薄く形成される場合について例示したが、その限りでもない。すなわち、画素電極をそのブラシによる洗浄に伴う損傷から保護することができればダミー膜自体は損傷されてもよく、例えば画素電極と同一の膜厚にするなど、必ずしも画素電極より薄い膜厚とする必要はない。また、特にダミー膜が金属膜(A1等)にて形成され下地との密着性が良い場合にも、必ずしも画素電極より薄い膜厚とする必要はない。

【0046】また、第1の実施の形態のダミー膜5にも、第2の実施の形態に示したダミー電極22a、22bのような勾配を設けてもよい。また、これらダミー膜5及びダミー電極22a、22bに勾配を設ける代わりに、それらの膜厚が装置外周に向かうにしたがって階段状に順次薄くなるように形成されるものとしてもよい。

なお、この膜厚が階段状に順次薄くなる態様は、複数のダミー膜によって階段状とされるものであってもよいし、単一のダミー膜上においても階段状とされるものであってもよい。

【0047】また、前記各実施の形態では、固体装置の最外周にパターン形成される膜材をダミー膜（ダミー膜5やダミー電極22a）として形成する例を示したがその限りでもない。同膜材はダミー膜としてではなく、他に例えば電極等として形成されるものであってもよい。

【0048】また、上記各実施の形態においては、本発明にかかる膜材がパターン形成された固体装置をポリシリコン形TFT方式アクティブマトリクス液晶表示装置に適用した例を示したが、これに限定されない。他に例えば、同固体装置をアモルファスシリコン形TFTアクティブマトリクス液晶表示装置に適用してもよいし、パッシブマトリクス液晶表示装置に適用してもよい。さらに液晶表示装置に限定されず、例えば太陽電池セル等、薄膜電極が基板上にパターン形成されるものであれば同様にこの発明を適用することができる。そしてさらには、これら薄膜電極がパターン形成されるものに限らず、LSI等の半導体装置にあっても、電極その他の膜材が基板表面にパターン形成され、その状態で前記ブラシスクラバ等による洗浄が行われる固体装置でさえあれば、やはり同様に本発明を適用することはできる。

【0049】

【発明の効果】請求項1の発明によれば、固体装置を例えばブラシスクラバ等を使用してブラシ洗浄する場合、ブラシスクラバのブラシは前記パターン形成された膜材と当接する前にまずダミー膜に当接する。そのため、回転するブラシスクラバのブラシの機械的な力によって同膜材が損傷することは防止される。

【0050】請求項2の発明によれば、同様にブラシ洗浄する場合、ブラシスクラバのブラシは、まず膜材の膜厚よりも薄くパターン形成されたダミー膜に乗り上げ段差を小さくしてから同膜材に乗り上がるようになる。そのため、回転するブラシスクラバのブラシの機械的な力によって同膜材が損傷することは好適に防止される。請求項3の発明によれば、同様にブラシ洗浄する場合、ブラシスクラバのブラシはダミー膜の勾配若しくは階段に沿って好適に膜材に乗り上がるようになる。そのため、回転するブラシスクラバのブラシの機械的な力によって同膜材が損傷することは好適に防止される。

【0051】請求項4の発明によれば、前記ダミー膜の

製造工程が簡略化される。請求項5の発明によれば、前記ダミー膜の設計等の自由度が高まる。請求項6の発明によれば、液晶表示装置において、透明絶縁基板表面のブラシ洗浄に伴う画素透明電極の損傷は好適に防止される。

【0052】請求項7の発明によれば、膜材の段差が緩和されるため、ブラシ洗浄に伴う同膜材の損傷も好適に防止される。請求項8の発明によれば、膜材の段差が緩和されるため、ブラシ洗浄に伴う同膜材の損傷も好適に防止されるとともに、製造工数を増やすことなく勾配を有する膜材を得ることができる。

【図面の簡単な説明】

【図1】この発明にかかる固体装置の第1の実施の形態を示す部分平面図。

【図2】図1のA-A線及びB-B線に沿った部分断面図。

【図3】第1の実施の形態の固体装置に対する洗浄の態様を示す部分断面図。

【図4】第1の実施の形態の固体装置の製造手順を示す断面図。

【図5】第1の実施の形態の他の実施の態様を示す部分平面図。

【図6】この発明にかかる固体装置の第2の実施の形態を示す部分平面図。

【図7】図6のC-C線及びD-D線に沿った部分断面図。

【図8】第2の実施の形態の固体装置に対する洗浄の態様を示す部分断面図。

【図9】第2の実施の形態の固体装置の製造手順を示す断面図。

【図10】従来の固体装置（液晶表示装置）の平面構造を示す部分平面図。

【図11】図10のX-X線に沿った部分断面図。


【図12】ブラシスクラバによる基板洗浄態様を示す平面図。

【図13】従来の固体装置に対する洗浄の態様を示す部分断面図。


【符号の説明】

4a…ブラシスクラバのブラシ、5…ダミー膜、6、6a、6b…レジスト膜、11、21…TFTアレイ側基板、11a、21a…透明絶縁基板、12、22…画素電極（ITO薄膜電極）、22a、22b…ダミー電極。


【図1】




【図2】




【図4】




【図3】




【図7】




【図8】




【図5】




【図6】




【図9】




【図10】




【図11】



【図12】



【図13】



Japanese Kokai Patent Application No. Hei 6[1994]-82811

Job No.: 6774-119926

Ref.: JP patents

Translated from Japanese by the McElroy Translation Company

800-531-9977

customerservice@mcelroytranslation.com

JAPANESE PATENT OFFICE
PATENT JOURNAL (A)
KOKAI PATENT APPLICATION NO. HEI 6[1994]-82811

Int. Cl. ⁶ :	G 02 F 1/1345 1/1339
Sequence Nos. for Office Use:	9018-2K 8302-2K
Filing No.:	Hei 5[1993]-174046
Filing Date:	July 14, 1993
Publication Date:	March 25, 1994
No. of Claims:	10 (Total of 17 pages)
Examination Request:	Not filed

LIQUID CRYSTAL DISPLAY DEVICE

Inventors:	Yoshihiro Watanabe Yokohama Office, Toshiba Corp. 8 Shinsugita-cho, Isogo-ku, Yokohama-shi, Kanagawa-ken
	Hiroyoshi Nakamura Yokohama Office, Toshiba Corp. 8 Shinsugita-cho, Isogo-ku, Yokohama-shi, Kanagawa-ken
	Takako Sugawara Yokohama Office, Toshiba Corp. 8 Shinsugita-cho, Isogo-ku, Yokohama-shi, Kanagawa-ken
Applicant:	000003078 Toshiba Corp. 72 Horikawa-cho, Saiwai-ku, Yokohama-shi
Agent:	Saichi Suyama, patent attorney

[There are no amendments to this patent.]


Abstract

Objective

To make the so-called cell gap between two opposing substrates of a liquid crystal display device uniform in order to provide image with good image quality and display contrast.

Constitution

Substrate gap adjusting region 33 or substrate gap adjusting layers 21, 23, 25, 27, 29, 31 used for keeping the gap between substrates uniform are arranged in the region where sealing material 19 is coated, that is, the region between driver circuits 11, 15 formed on the periphery of the substrates in a driver circuit integrated-type liquid crystal display element and the display region where the pixel electrodes 7 of the liquid crystal cells are arranged. In this way, the gap between the two opposing substrates that form the liquid crystal cells can be kept uniform at any position.



Claims

1. A liquid crystal display device comprising a switching element array substrate having switching elements, scanning lines and signal lines connected to said switching elements, and pixel electrodes connected to said switching elements, a scanning line driver circuit connected to said scanning lines, a signal line driver circuit connected to said signal lines, an opposing substrate having counter electrodes arranged opposite said pixel electrodes with a gap between

them to form a display region and bonded to said switching element array substrate with a sealing material formed around said display region, and an optical modulation layer sealed with said sealing material on its periphery and interposed in the substrate gap between said switching element array substrate and opposing substrate, characterized by the fact that

a substrate gap adjusting region that uniformly adjusts the substrate gap in the region between said display region and said scanning line driver circuit and the substrate gap in the region between said display region and said signal line driver circuit is formed in the region between said display region including the part covered with said sealing material and said scanning line driver circuit and/or the region between said display region and said signal line driver circuit.

2. A liquid crystal display device comprising a switching element array substrate having switching elements, scanning lines and signal lines connected to said switching elements, and pixel electrodes connected to said switching elements, a scanning line driver circuit connected to said scanning lines, a signal line driver circuit connected to said signal lines, an opposing substrate having counter electrodes arranged opposite said pixel electrodes with a gap between them to form a display region and bonded to said switching element array substrate with a sealing material formed around said display region, and an optical modulation layer sealed with said sealing material on its periphery and interposed in the substrate gap between said switching element array substrate and opposing substrate, characterized by the fact that

substrate gap adjusting layers that uniformly adjust the substrate gap in the region between said display region and said scanning line driver circuit and the substrate gap in the region between said display region and said signal line driver circuit is formed in the region between said display region including the part covered with said sealing material and said scanning line driver circuit and/or the region between said display region and said signal line driver circuit.

3. A liquid crystal display device comprising a switching element array substrate having switching elements, scanning lines connected to said switching elements, signal lines arranged to intersect said scanning lines, pixel electrodes connected to said signal lines, scanning line driver circuits arranged along the two edges at the two ends of the substrate so that they are connected to the two ends of said scanning lines, and signal line driver circuits arranged along two edges at the two ends of the substrate different from said two edges at the two ends of the substrate where said scanning line driver circuits are formed so that they are connected to the two ends of said signal lines, an opposing substrate having counter electrodes arranged opposite said pixel electrodes with a gap between them to form a display region and bonded to said switching element array substrate with a sealing material formed around said display region, and an optical modulation layer sealed with said sealing material on its periphery and interposed in the substrate

gap between said switching element array substrate and opposing substrate, characterized by the fact that

substrate gap adjusting layers that uniformly adjust the substrate gap in the region between said display region and said scanning line driver circuit and the substrate gap in the region between said display region and said signal line driver circuit is formed in the region between said display region including the part covered with said sealing material and said scanning line driver circuit and/or the region between said display region and said signal line driver circuit.

4. A liquid crystal display device comprising a switching element array substrate having switching elements, scanning lines connected to said switching elements, signal lines arranged to intersect said scanning lines, pixel electrodes connected to said signal lines, a scanning line driver circuit arranged along one edge of the substrate such that it is connected to one end of said scanning lines while the other end of the scanning lines is in an electrically open state, a signal line driver circuit arranged one edge away from said edge of the substrate along which said scanning line driver circuit is arranged such that it is connected to one end of said signal lines while the other end of the signal lines is in an electrically open state, an opposing substrate having counter electrodes arranged opposite said pixel electrodes with a gap between them to form a display region and bonded to said switching element array substrate with a sealing material formed around said display region, and an optical modulation layer sealed with said sealing material on its periphery and interposed in the substrate gap between said switching element array substrate and opposing substrate, characterized by the fact that

substrate gap adjusting region or substrate gap adjusting layers, which adjust the substrate gap between said switching element array substrate and said opposing substrate to a uniform gap that is equal in both directions parallel to one edge of said substrate along which said scanning line driver circuit is arranged and the direction parallel to one edge of said substrate along which said signal line driver circuit is arranged, are arranged along the direction parallel to one edge of said substrate along which said scanning line driver circuit is arranged and/or the direction parallel to one edge of said substrate along which said signal line driver circuit is arranged in the outer peripheral part of said display region including the part covered with said sealing material.

5. The liquid crystal display device described in any of Claims 1-4 characterized by the fact that

said substrate gap adjusting region or substrate gap adjusting layers are formed superimposed on said scanning lines and/or signal lines.

6. The liquid crystal display device described in any of Claims 1-4 characterized by the fact that

said substrate gap adjusting region or said substrate gap adjusting layers are formed along the scanning lines or signal lines.

7. The liquid crystal display device described in any of Claims 1-6 characterized by the fact that

at least one of the materials used for said liquid crystal display device is used as the material for forming said substrate gap adjusting layers.

8. The liquid crystal display device described in any of Claims 1-7 characterized by the fact that

the substrate gap adjusting layers formed in the region between said display region and scanning line driver circuit is formed using the material of said signal lines, whereas the substrate gap adjusting layers formed in the region between said display region and said signal line driver circuit is formed using the material of said scanning lines.

9. The liquid crystal display device described in any of Claims 1-8 characterized by the fact that

said substrate gap adjusting region or substrate gap adjusting layers are electrically insulated from said scanning lines and signal lines.

10. The liquid crystal display device described in any of Claims 1-9 characterized by the fact that

the substrate gap in said display region is adjusted uniformly by said substrate gap adjusting region or substrate gap adjusting layers.

Detailed explanation of the invention

[0001]

Industrial application field

The present invention pertains to a liquid crystal display device. In particular, the present invention pertains to a liquid crystal display device having a configuration, wherein two substrates are bonded to each other with a uniform gap between them.

[0002]

Prior art

In recent years, in order to increase the image processing speed of liquid crystal display devices and improve the display image quality, so-called active matrix type liquid crystal display devices where switching thin film transistors (referred to as TFTs hereinafter) are disposed corresponding to display picture elements (pixels) have been developed.

[0003]

Switching TFTs that contain amorphous silicon (a-Si) or polysilicon (poly-Si) have been widely used for such active matrix type liquid crystal display devices.

[0004]

In particular, poly-Si TFTs are easy to move and are incorporated as driver circuits with switching TFTs corresponding to pixels on the same substrate from the processing coordination standpoint. Thus, it is known that poly-Si is a structural material of TFTs suitable for active matrix type liquid crystal display devices, which should be small and have precise display characteristics.

[0005]

A switching element array substrate for use in a conventional active matrix type liquid crystal display device will now be described. Figure 9 is a plan view illustrating a switching element array substrate. Figure 10 is a cross-sectional view along A-A', illustrating signal lines of a portion covered with a sealing material. Figure 11 is a cross-sectional view along B-B', illustrating scanning lines of the portion covered with a sealing material. In order to simplify the explanation, in Figure 9, the pixel part of the liquid crystal cell has been simplified to 9 pixels. In addition to the elements shown in the figure, auxiliary capacitor Cs, auxiliary capacitor line connected thereto, and the like are also formed on a TFT substrate. However, they have been omitted from Figure 9 in order to simplify the explanation.

[0006]

As shown in Figure 9, each TFT 503 that is used as the switching element of the pixel part is formed on a switching element array substrate 501 of the liquid crystal display device. The drain of TFT 503 is connected to signal line 505, the source is connected to pixel electrode 507, and the gate is connected to scanning line 509.

[0007]

Signal line 505 extends to the outside of a display region surrounded with sealing material 511 through the portion covered with sealing material 511 and is connected to signal driver circuit 513. Scanning line 509 extends to the outside of a display region surrounded with sealing material 511 through the portion covered with sealing material 511 and is connected to scanning line driver circuit 515.

[0008]

As shown in Figure 10, which is a cross-sectional view along line A-A', the portion of signal line 505 covered with sealing material comprises interlayer insulating film 601 made of SiO_x, for example, and formed on glass substrate 600, signal line 505 formed by patterning an Al/Cr film, and protective film 603.

[0009]

As shown in Figure 11, which is a cross-sectional view along B-B', the portion of scanning line 509 covered with sealing material 511 comprises scanning line 509 formed by patterning a polysilicon film formed on glass substrate 600 and doped with an impurity in order to reduce its resistance, interlayer insulating film 601, and protective film 603.

[0010]

Said switching element array substrate 501 and an opposing substrate (not shown in the figure) having counter electrodes made of ITO and having an alignment film formed on its surface are arranged opposite each other. Sealing material (acting as sealing material and adhesive) 511 is printed or coated with a prescribed width to cover part of signal line 505 in the region between signal line driver circuit 513 and the display region and a portion of scanning line 509 in the region between scanning line driver circuit 515 and the display region. A superimposition pressure is applied to the two substrates to bond them together with the alignment directions of the alignment films of the two substrates perpendicular to each other. A liquid crystal composition (not shown in the figure) is sealed/interposed as an optical modulating layer in the liquid crystal cell in the so-called vacant cell state formed by the gap between the two substrates and the sealing material. In this way, a liquid crystal display device is formed.

[0011]

Sealing material 511 used for bonding said two substrates is formed by mixing a spacer with a bonding agent. The spacer is made, for example, from a gap controlling element with the same diameter and length as the gap to be maintained for the substrates. For example, the spacer is made of needle-like glass fibers with a diameter of 5 μm and a length of 20 μm to 200 μm. The sealing material is printed or coated over the aforementioned region to keep the gap between the two substrates uniform.

[0012]

In the liquid crystal display device manufactured as described above, however, at the portion of each signal line 505, since the interlayer insulating film (0.45 μm), the Al/Cr dual

layer ($0.8\ \mu\text{m}/0.05\ \mu\text{m}$) and the protective film ($0.3\ \mu\text{m}$) are formed, the thickness measured from the front surface of the substrate 600 covered with the sealing material 511 of the switching element array substrate 501 to the protective film 603 (i.e., the gap between the substrates) is $1.6\ \mu\text{m}$. On the other hand, at the portion of the scanning line 509, since the polysilicon film ($0.4\ \mu\text{m}$), the layer insulating film ($0.45\ \mu\text{m}$), and the protective film ($0.3\ \mu\text{m}$) are formed, the thickness measured from the front surface of the substrate 600 covered with the sealing material 511 of the switching element array substrate 501 to the protective film 603 is $1.15\ \mu\text{m}$. The difference in thickness at these portions is $1.6\ \mu\text{m}-1.15\ \mu\text{m} = 0.45\ \mu\text{m}$. In other words, the gap variation of the substrates held by the sealing material 511 can be as high as approximately 10% of $5\ \mu\text{m}$, which is the gap between the substrates. The difference in thickness of the sealing material 511 at the two portions results in an on-screen deviation formed by the gap between the two substrates. Thus, the image displayed on the screen (display region) will be uneven. Specifically, the substrate gap in the vertical direction of the screen does not match the substrate gap in the horizontal direction of the screen. Thus, the two substrates are not positioned exactly parallel to each other. Therefore, serious display unevenness will occur.

[0013]

As described above, the difference between the height of the sealing material over the scanning lines 509 and the height of the sealing material over the signal lines 505 results from the differences in layer structure and film thickness. However, when TFTs are formed, the difference between the layer structure of the scanning lines 509 and the layer structure of the signal lines 505 is inevitable. In other words, scanning lines 509 and signal lines 505 are usually formed on different layers via interlayer insulating layer 601 to realize insulation. In each TFT 503, the gate (or gate electrode) is connected to the scanning line 509. The drain (or drain electrode) is connected to the signal line 505. The gate and drain of the TFT 503 are formed on different layers via a semiconductor layer. The processing conditions for these layers are remarkably different from each other regardless of whether the gate electrode is disposed over the semiconductor layer (i.e., a staggered structure) or below the semiconductor layer (i.e., a non-staggered structure). Thus, scanning lines 509 and signal lines 505 should be formed on different layers with different thickness. The thickness of the portion of the scanning lines 509 on which the sealing material is formed is necessarily different from the thickness of the portion of the signal lines 505 on which the sealing material is formed. In addition, the thickness of these portions varies during their fabrication processes.

[0014]

The length of the glass fibers is in the range of 20 μm to 200 μm and the end surfaces thereof are usually sharp. Thus, when the glass fibers are positioned over signal lines 505 and scanning lines 509 and bonded to them with applied pressure via protective film 603, the glass fibers occasionally damage the signal lines 505 and scanning lines 509.

[0015]

To obtain a high quality display image, color and contrast should be improved. Color unevenness takes place due to interference of light through the liquid crystal display panel because of the nonuniform gap between two substrates of the panel. In addition, the difference in the electric fields applied to the liquid crystal composition and the difference in the retardation result in uneven contrast and color unevenness. To obtain a multi-gradation display image and a high resolution display image, a liquid crystal composition that has a fast voltage-response characteristic is used. The light transmittivity of a liquid crystal composition with a fast voltage-response characteristic largely varies with the retardation. Thus, when the gap between the substrates is nonuniform, the retardation significantly varies. As a result, the nonuniformity of the brightness of the displayed image deteriorates significantly, which exerts a very adverse effect on the image display quality. In particular, in the case of a projection-type liquid crystal display device with three liquid crystal display devices, this problem can be very serious.

[0016]

For a display image quality of such a liquid crystal device, in reality, the variation of the gap between the two substrates should be decreased to around 0.1 μm or less. To realize high quality display images, problems that cause an image to be uneven other than fabrication errors should be eliminated.

[0017]

Problems to be solved by the invention

As described above, in the conventional liquid crystal display device, since the substrate gap at the portion where the scanning lines are covered with sealing material (namely, the thickness measured from the front surface of the substrate to the upper surface of the protective film over the scanning lines) differs from the substrate gap at the portion where the signal lines are covered with the sealing material (thickness measured from the front surface of the substrate to the upper surface of the protective film over the signal lines), the substrate gap determined by the height of the sealing material on the side where the scanning lines are arranged becomes different from the substrate gap determined by the height of the sealing material on the side

where the signal lines are arranged. As a result, uneven color, uneven contrast, and so forth take place in a display image, thereby degrading the display image characteristics.

[0018]

The objective of the present invention is to solve the aforementioned problem by providing a liquid crystal display device in which the gap between two substrates is uniform in order to improve the image quality and display contrast.

[0019]

Means to solve the problem

The present invention provides a liquid crystal display device comprising a switching element array substrate having switching elements, scanning lines and signal lines connected to said switching elements, and pixel electrodes connected to said switching elements, a scanning line driver circuit connected to said scanning lines, a signal line driver circuit connected to said signal lines, an opposing substrate having counter electrodes arranged opposite said pixel electrodes with a gap between them to form a display region and bonded to said switching element array substrate with a sealing material formed around said display region, and an optical modulation layer sealed by said sealing material on its periphery and interposed in the substrate gap between said switching element array substrate and opposing substrate, characterized by the fact that a substrate gap adjusting region that uniformly adjusts the substrate gap in the region between said display region and said scanning line driver circuit and the substrate gap in the region between said display region and said signal line driver circuit is formed in the region between said display region including the part covered with said sealing material and said scanning line driver circuit and/or the region between said display region and said signal line driver circuit.

[0020]

The present invention also provides a liquid crystal display device comprising a switching element array substrate having switching elements, scanning lines and signal lines connected to said switching elements, and pixel electrodes connected to said switching elements, a scanning line driver circuit connected to said scanning lines, a signal line driver circuit connected to said signal lines, an opposing substrate having counter electrodes arranged opposite said pixel electrodes with a gap between them to form a display region and bonded to said switching element array substrate with a sealing material formed around said display region, and an optical modulation layer sealed with said sealing material on its periphery and interposed in the substrate gap between said switching element array substrate and opposing substrate,

characterized by the fact that substrate gap adjusting layers that uniformly adjust the substrate gap in the region between said display region and said scanning line driver circuit and the substrate gap in the region between said display region and said signal line driver circuit is formed in the region between said display region including the part covered with said sealing material and said scanning line driver circuit and/or the region between said display region and said signal line driver circuit. The aforementioned substrate gap adjusting region or substrate gap adjusting layer may be any element that can keep the substrate gap in the region between said display region including the portion covered with said sealing material and said scanning line driver circuit equal to the substrate gap in the region between said display region and said signal line driver circuit. For example, an organic material with a high insulating property can be formed over the regions that are covered with the sealing material so that the substrate gap becomes equal. The sealing material that also serves as a bonding agent is thinly coated over the substrate so as to bond this substrate to the opposing substrate. Or part of the circuit structural elements of the liquid crystal driver circuits may be used as the substrate gap adjusting region or substrate gap adjusting layer. Or the lead-out wiring of the scanning lines that connects the scanning line driver circuits and the lead-out wiring of the signal lines that connects the signal line driver circuits may be formed as the substrate gap adjusting region or substrate gap adjusting layer. The height of the lead-out wiring of the scanning lines should be equal to the height of the lead-out wiring of the signal lines. The material of the scanning lines may be different from the material of its lead-out wiring. The material of the signal lines may be different from the material of its lead-out wiring. The material of the lead-out wiring of the scanning lines and the signal lines may be different from the material of the scanning lines and the signal lines.

[0021]

The present invention is also characterized by the fact that, in the aforementioned liquid crystal display device, said substrate gap adjusting region or substrate gap adjusting layers are formed superimposed with said scanning lines and/or signal lines. The substrate gap adjusting layer may be patterned over the scanning lines and signal lines so that the layer is parallel or perpendicular to the lines. The substrate gap adjusting layer may be formed with a straight or zigzag pattern. The substrate gap adjusting layer may be formed above or below the scanning lines and signal lines. In any case, when the substrate gap adjusting layer can keep the substrate gap at the regions between the display region and the scanning line driver circuit equal to the substrate gap at the regions between the display region and the signal line driver circuits, any layer sequence may be selected and any pattern may be used. Also, the substrate gap adjusting layer may be formed over the auxiliary capacitor lines and the like.

[0022]

The present invention is also characterized by the fact that, in the aforementioned liquid crystal display device, said substrate gap adjusting region or said substrate gap adjusting layers are formed along the scanning lines or signal lines. For example, the shape of the substrate gap adjusting layer may be columnar so that it does not interfere with the signal lines and scan lines. The substrate gap adjusting layer may be patterned parallel to the scanning lines and signal lines so as not to connect to the lines. In addition to the scanning lines and signal lines, the substrate gap adjusting layer may be patterned parallel to the auxiliary capacitor lines, for example.

[0023]

The present invention is also characterized by the fact that at least one of the materials used for the liquid crystal display device is used for the substrate gap adjusting layer.

[0024]

It is preferred that the materials used for the liquid crystal display device as described above be used since the substrate gap adjusting layers can be easily formed.

[0025]

The present invention is also characterized by the fact that the substrate gap adjusting layer that is formed in the region between the display region and the scanning line driver circuit is formed on the same layer and with the same material as the signal lines, whereas the substrate gap adjusting layer that is formed in the region between the display region and the signal line driver circuit is formed on the same layer and with the same material as the scanning lines. In this case, the material and shape of the substrate gap adjusting layer should be selected and formed so that no short circuits are formed between the scanning lines or between the signal lines by the substrate gap adjusting layer. For example, the substrate gap adjusting layer may be formed as an insulator using interlayer insulating film or the like. When the substrate gap adjusting layer is formed from a conductive material, it should be patterned so that it does not form short circuits between the adjacent scanning lines or signal lines.

[0026]

Consequently, according to the liquid crystal display device of the present invention, the substrate gap adjusting region or substrate gap adjusting layer may be electrically insulated from the aforementioned scanning lines and signal lines.

[0027]

According to the present invention, the substrate gap at the display region is adjusted by the substrate gap adjusting region or substrate gap adjusting layer to be uniform. In other words, since the substrate gap in the region between said display region and the scanning line driver circuit and in the region between the display region and the signal line driver circuit, that is, the substrate gap adjusting region, which includes the region covered with the sealing material, is kept uniform, the entire substrate gap that separates the two opposing substrates can be maintained to be uniform. In this case, the substrates should be less skewed and twisted. Therefore, according to the present invention, the substrate gap holding element (the so-called spacer) that has been used in the display regions of conventional apparatuses can be omitted, and the image quality can be improved.

[0028]

The present invention is particularly suitable for the so-called driver circuit incorporated type liquid crystal display device, wherein the scanning line driver circuits and signal line driver circuits are formed over the switching element array substrate that also has the scanning lines and signal lines, and the lead-out wiring extends from pixel portions in four directions. However, the present invention is not limited to this constitution. For example, in another possible constitution, one end of each scanning line is connected to a scanning line driver circuit and the other end is electrically open, and one end of each signal line is connected to a signal line driver circuit and the other end is electrically open, so that the other ends are not connected to lead-out wiring extending from the sealing material. In this case, substrate gap adjusting regions or substrate gap adjusting layers that adjust the substrate gap at the regions covered with the sealing material on the other side may be newly formed so as to keep the thickness of the substrate gap equal over the entire region of the sealing material.

[0029]

As the switching elements, three-terminal elements such as TFT (Thin-Film Transistors), two-terminal elements such as MIM (Metal-Insulator-Metal) may be preferably used.

[0030]

As the optical modulating layer, a liquid crystal composition, such as TN (Twisted Nematic) type or STN (Super Twisted Nematic) type, each of which has an optical modulating function, a polymer dispersing type in which a liquid crystal material is dispersed in a resin matrix, another polymer dispersing type in which a capsule-shaped liquid crystal material is contained in a resin, or the like may be preferably used.

[0031]

Operation

When the substrate gap adjusting region or substrate gap adjusting layer that maintains the substrate gap in the region covered with the sealing material, that is, in the region where the sealing material is formed between the driver circuit part and the liquid crystal cell part formed at peripheral portions of the substrate for the driver circuit incorporated liquid crystal display device, the gap between the two substrates can be maintained to be uniform in all locations.

[0032]

Specifically, when the substrate gap at the signal lines and the substrate gap at the scanning lines in the portion covered with the sealing material are kept equal, the substrate gap in the direction that the scanning lines extend and the substrate gap in the direction that the signal lines extend (the longitudinal and lateral directions of the substrate) between the two opposing substrates can be held uniform over the entire surface of the liquid crystal cells. Thus, uneven color and uneven contrast can be suppressed over the entire surface of the liquid crystal cells, and a high quality display image can be obtained.

[0033]

Application examples

In the following, an application example of the liquid crystal display device of the present invention will be explained in detail based on figures.

[0034]

Application Example 1

Figure 1 is a plan view illustrating the TFT array substrate of the liquid crystal display device disclosed in the present invention. Figure 2(a) is an enlarged plan view illustrating the structure in the vicinity of the signal lines in the region between the display region and the signal line driver circuit. Figure 2(b) is its cross-sectional view along C-C'. Figure 3(a) is an enlarged plan view illustrating the construction in the vicinity of the scanning lines in the region between the display region and the scanning line driver circuit. Figure 3(b) is its cross-sectional view along D-D'. Figure 4(a) is an enlarged view illustrating the pixel portion of the liquid crystal display device disclosed in the present invention. Figure 4(b) is its cross-sectional view along line E-E'. In Figures 2 and 3, elements in the plan views that are made of the same material have been cross-hatched for better comprehension. In the figures and explanations of the individual application examples, for the sake of simplicity of description, the pixel portion inside liquid

crystal cell has been simplified to 9 pixels. Also, the profile line of the opposing substrate positioned opposite the TFT array substrate is nearly the same as the outer profile line of the sealing material. For the sake of simplicity, the illustration and description of the opposing substrate for each application example will be omitted.

[0035]

As shown in Figure 1, TFTs 3 are formed as switching elements in the display region on TFT array substrate 1 of the liquid crystal display device. The drain 411 of each TFT 3 is connected to a signal line 5 through a contact hole 417. The source 409 is connected to a pixel electrode 7 through a contact hole 415 and a conductive pattern. The gate 405 is connected to a scanning line 9. Signal lines 5 that apply a predetermined image signal voltage are connected to a signal line driver circuit 11 that sequentially drives signal lines 5 through lead-out wiring portions 13 of the signal lines 5. Scanning lines 9 that apply a scanning voltage (scanning pulse) that turns on/off TFT 3 to the gate 405 of each TFT is connected to a scanning line driver circuit 15 that sequentially drives the scanning lines through lead-out wiring portions 17. Said signal line 5 is incorporated with its lead-out wiring portion 13. Lead-out wiring portion 13 essentially extends from signal line 5. Likewise, the scanning line 9 is incorporated with its lead-out wiring portion 17. Lead-out wiring portion 17 essentially extends from scanning line 9.

[0036]

Substrate gap adjusting elements 21, 23 are formed in the regions where the lead-out wiring portions 13 of signal lines 5 and the lead-out wiring portions 17 of scanning lines 9 are covered with sealing material 19.

[0037]

Each substrate gap adjusting layer 21 is made of the same film as the lead-out wiring portion 17 of scanning line 9 and patterned over the lead-out wiring portion 13 of signal line 5. Likewise, each substrate gap adjusting layer 23 is made of the same film as the lead-out wiring portions 13 of signal line 5 and patterned over the lead-out wiring portions 17 of scanning line 9.

[0038]

As shown in the cross-sectional view in Figure 2(b), the structure in the vicinity of the lead-out wiring portion 13 of signal line 5 comprises the substrate gap adjusting layer 21 made of a patterned polysilicon film formed on a glass substrate 200 and doped with an impurity in order to reduce its resistance, an interlayer insulating film 201, the lead-out wiring portion 13 of signal

line 5 formed by patterning an Al/Cr film, and a protective film 205 formed in that order from the bottom.

[0039]

On the other hand, as shown in the cross-sectional view in Figure 3(b), the structure in the vicinity of the lead-out wiring portion 17 of scanning line 9 comprises the lead-out wiring portion 17 of scanning line 9 made of a patterned polysilicon film formed on a glass substrate 200 and doped with an impurity in order to reduce its resistance, an interlayer insulating film 201, the substrate gap adjusting layer 23 formed by patterning an Al/Cr film, and a protective film 205.

[0040]

Thus, both the layer structure in the region in the vicinity of the lead-out wiring portion 13 of signal line 5 and the layer structure in the region in the vicinity of the lead-out wiring portion 17 of scanning line 9 are formed by laminating the low-resistance polysilicon film doped with an impurity, the interlayer insulating film, the Al/Cr film, and the protective film in that order from the bottom on glass substrate 200. Thus, although the layer structures are formed with different patterns, since they are otherwise the same as described above, the overall thicknesses t_1 , t_2 from the substrate surface are equal except for fabrication errors. As a result, the difference between t_1 , which is the thickness of the lead-out wiring portion 13 of the signal line 5, and t_2 , which is the thickness of the lead-out wiring portion 17 of the scanning line 9 can be restrained to 0.1 μm or less.

[0041]

The TFT array substrate 1 and the opposing substrate (not shown in the figure) that has counter electrodes made of ITO and an alignment film are positioned facing each other. A sealing material (that also serves as a bonding agent) is printed over the lead-out wiring portions 13 of the signal lines 5, which are connected to signal line driver circuit 11, and over the lead-out wiring portions 17 of the scanning lines 9, which are connected to scanning line driver circuit 15. The two substrates are pressed against each other to be bonded together, with the alignment directions of the alignment films on the two substrates perpendicular to each other. A liquid crystal composition as an optical modulation layer (not shown in the figure) that has positive dielectric anisotropy is filled in so-called empty cells defined by both the substrates and sealing material 19. In this manner, the liquid crystal display device is formed.

[0042]

Next, a fabrication method of the said TFT array substrate 1 will be described. An amorphous silicon film that becomes active layer 401 of TFT channel regions for switching elements and the active layer of TFT that forms the driver circuits (not shown in the figure) is formed over a quartz substrate as a transparent insulating substrate. The amorphous silicon film is made by low-pressure CVD. The amorphous silicon film is converted to a polysilicon film by means of solid-state growth performed at 600° C for 24 h, followed by patterning.

[0043]

Next, a gate insulating film 403 is formed by thermal oxidization. Then, a second low-resistance polysilicon film is formed by low-pressure CVD. This second polysilicon film is used to form the gates 405 of the TFTs, the scanning lines 9 and its lead-out wiring portions 17, and the substrate gap adjusting elements 21.

[0044]

As an n-type dopant, P (phosphorous) is injected by means of ion injection on both sides of gate 405 to lower the resistance to form source 409, drain 411 of TFT 3.

[0045]

An interlayer insulating film 201 is formed by low-pressure CVD, and contact holes 415 and 417 are formed thereon.

[0046]

Each auxiliary capacitor 419, which is a MOS capacitor, is integrated with active layer 401 and is formed between part of pixel electrode 7 and interlayer insulating film 201 with overlying auxiliary capacitor line 423. In this way, the capacitor is formed as auxiliary capacitor Cs connected in parallel with the pixel. The auxiliary capacitor line 423 is formed integrally using the same material in the same layer as the lead-out wiring portion 18 in a region covered by the sealing material 19. The auxiliary capacitor line 423 (and its lead-out wiring portion 18) may be formed in the same manner as a conventional auxiliary capacitor line by patterning the film used for gate 405 in the same step of forming gate 405. Alternatively, despite the disadvantage that the film forming steps and the like are increased, the auxiliary capacitor line 423 and the lead-out wiring portion 18 may be formed from another material than that used for the gate 405. Although the number of film forming steps is increased, the material of the auxiliary capacitor lines 423 and its lead-out wiring portions 18 may be formed from another

material than that used for gate 405. The material of the auxiliary capacitor lines 423 or its lead-out wiring portions 18 may be different from the material of gate 405.

[0047]

The drain 411 of TFT 3 is connected to signal line 5 through contact hole 417, and source 409 is connected to pixel electrode 7 through contact hole 415 and an electroconductive pattern. Gate 405 is connected to scanning line 9. Said signal line 5 has a two-layer structure of Al/Cr. It is formed to connect to signal line driver circuit 11 through lead-out wiring portion 13 that extends signal line 5. Also, scanning line 9 made of a low-resistance polysilicon film doped with an impurity is connected to scanning line driver circuit 15 through the lead-out wiring portion 17 of the scanning line.

[0048]

Substrate gap adjusting layers 23, 21 formed with the same overall thickness from the substrate surface are formed as a layer of polysilicon film formed from the same material as scanning line 9 on lead-out wiring portion 13 of signal line and as a layer of Al/Cr film formed from the same material as signal line 5 on the lead-out wiring portion 17 of scanning line 9, as shown in Figures 2 and 3, at least partially over the two different lead-out wiring portions, respectively. Said substrate gap adjusting layers are formed to be larger than the width of each lead-out wiring portion and of appropriate size so that they are not connected to the adjacent lead-out wiring portions.

[0049]

Said substrate gap adjusting layers 21, 23 can be formed in a linear pattern as shown in Figure 2 or in a zigzag pattern as shown in Figure 3.

[0050]

Protective film 205 made of SiNx is formed as the top layer of the various patterns to cover said patterns.

[0051]

A polyimide film is formed along with an opposing substrate (not shown in the figure) on the surface of said TFT array substrate 1. The polyimide film is rubbed to align the film (not shown in the figure). Also, spacers (not shown in the figure) are distributed over the surface of the opposing substrate. A sealing material 19, prepared by mixing a photocuring epoxy-based adhesive and glass fibers as gap control material in a weight ratio of 0.1% with respect to the

adhesive, is applied to the area of each lead-out wiring portion except for the injection opening (not shown in the figure). Said sealing material 19 also acts as an adhesive. The two substrates are bonded together by irradiating UV (ultraviolet) light after alignment. It is also possible to use a thermosetting sealing material that can also act as adhesive as said sealing material 19.

[0052]

A liquid crystal composition (not shown in the figure) is then injected from the injection opening using a conventional method, and the injection opening is then sealed with a UV-curable resin to complete the liquid crystal display device.

[0053]

The liquid crystal display device manufactured this way can keep the gap between the two substrates uniform by forming substrate gap adjusting layers 21, 23 with the same overall thickness at least partially on each lead-out wiring portion. In particular, by keeping the thickness of the lead-out wiring portion 13 of signal line 5 equal to the thickness of the lead-out wiring portion 17 of scanning line 9, the substrate gap can be kept uniform along the scanning lines (lateral direction) and the signal lines (longitudinal direction) between the two opposing substrates. In this way, the positional color unevenness or contrast unevenness can be restrained in the display region (screen), and good display quality can be realized.

[0054]

Also, since the glass fibers are arranged by coating sealing material 19 on the lead-out wiring portion 13 of signal line 5 and the lead-out wiring portion 17 of scanning line 9 as described above, scanning line driver circuit 15 and signal line driver circuit 11 can be prevented from becoming damaged by the glass fibers in sealing material 19 as opposed to the conventional liquid crystal display device, wherein sealing material 19 is applied on scanning line driver circuit 15 or signal line driver circuit 11.

[0055]

It is also possible to prevent the occurrence of burning when voltage is applied from the aforementioned drive circuits to the liquid crystal as opposed to the case when only the outside of the scanning line or signal line is sealed with the sealing material.

[0056]

If the substrate gap adjusting layers 21, 23 of each of lead-out wiring portions 13, 17, 18 are formed wider than each of lead-out wiring portions 13, 17, 18 and not in contact with

adjacent lead-out wiring portions 13, 17, 18, even if a pattern dislocation occurs due to mask misalignment or the like during the fabrication process, said substrate gap adjusting layers 21, 23 can always be formed on lead-out wiring portions 13, 17, 18. Also, even if an interlayer short circuit occurs due to poor insulation of interlayer insulating layer 201 between lead-out wiring portions 13, 17, 18 and said substrate gap adjusting layers 21, 23, short circuits to other lead-out wiring portions can be prevented.

[0057]

When the substrate gap adjusting layers 21 and 23 are formed in a linear or zigzag pattern that has a plurality of rows, gap adjusting elements, such as glass fibers, can be easily formed on the plurality of substrate gap adjusting layers 21 and 23. Thus, the gap between the two substrates is made reliably uniform over a wider area.

[0058]

In the aforementioned application example, the substrate gap adjusting layers 21 and 23 formed on lead-out wiring portions 13, 17, 18 are applied to a four-layer structure consisting of a polysilicon film, a layer insulating film, an Al/Cr dual-layer film, and a protecting film. However, the present invention is not limited to this layer structure. In this application example, in addition to Al/Cr, as a material of the scanning lines, signal lines, and the like, for example, WSi_x , $MoSi_x$, or Al/Ti may preferably be used. In particular, when a silicide, such as WSi_x , is used, hillocks, which usually appear when Al or the like is used as the wiring material, can be advantageously suppressed. In addition, when another layer insulating film and ITO are interposed, for example, the Al/Cr dual-layer film and the protective film, not only can the gap between the substrates be made uniform, but also the signal lines made of the Al/Cr dual-layer film can be prevented from becoming damaged by the glass fibers.

[0059]

As a material used for forming gate electrodes, for example, doped p-Si containing an impurity for lowering resistance, WSi_x , or $MoSi_x$ may be preferably used. With such a material, the resistance of the electrode can be reduced.

[0060]

In this application example, the substrate gap adjusting layers 21 and 23 are formed, for example, in a linear pattern on the side of the lead-out wiring portion 13 of the signal line and in a zigzag pattern on the side of the lead-out wiring portion 17 of the scanning line. However, it should be noted that the present invention is not limited to these patterns. Instead, when the

substrate gap adjusting layers 21 and 23 formed over the respective lead-out wiring portions do not contact adjacent lead-out wiring portions, both the substrate gap adjusting layers 21 and 23 may be formed in a linear pattern or a zigzag pattern. Or, as opposed to this application example, a zigzag pattern can be adopted on the side of the lead-out wiring portions 13 of the signal lines, while a linear pattern is adopted on the side of the lead-out wiring portion 17 of the scanning lines.

[0061]

Moreover, the material of the substrate gap adjusting layers 21 and 23 is not limited to the material used in the liquid crystal display device of this application example. For example, the substrate gap adjusting layers 21 and 23 may be formed with an insulating material that is different from the material of scanning lines 9 and signal lines 5. With this insulating material, even if the substrate gap adjusting layers 21 and 23 contact adjacent scanning lines or adjacent signal lines due to pattern dislocation during fabrication, the occurrence of short-circuit defect can be prevented.

[0062]

However, if the substrate gap adjusting layers 21 and 23 are made of the material used for signal lines 5 or scanning lines 9 or the material used for the active layer of each TFT 3, the fabrication process and the construction of the liquid crystal display apparatus can preferably be simplified.

[0063]

In this application example, the widths of the substrate gap adjusting layers 21 and 23 are equal to or several times larger than those of the lead-out wiring portions 13, 17, and 18. However, the present invention is not limited to these widths. For example, the widths of the substrate gap adjusting layers may be equal to the width of sealing material 19.

[0064]

Moreover, in this application example, glass fibers are used as the material of the gap controlling element mixed with the sealing material. However, as long as the gap between the substrates can be kept uniform, it is also possible to use granular space controlling elements (such as micro-beads). Or, the mixing of the gap controlling elements, such as glass fibers, may be omitted.

[0065]

Since the liquid crystal display device disclosed in this application example with the aforementioned configuration can make the gap between two opposing substrates that is, the so-called cell gap, uniform, a high-quality, high-contrast display image can be realized.

[0066]

With three liquid crystal display panels disclosed in the aforementioned application example of the present invention, a projection type liquid crystal display device (the so-called projection type liquid crystal display device) having a light source, a light source color separation system, liquid crystal display panel, a color combination system, and a projection lens system that were disposed in this order was fabricated. With this device, the image display characteristics were studied. The experimental results showed that the device displayed images without color unevenness or uneven contrast.

[0067]

Forming the driver circuits on all four sides of the substrate and connecting the driver circuits to both ends of the scanning lines and the signal lines, as in the liquid crystal display device disclosed in the first application example, provides redundancy. Thus, even if one driver circuit malfunctions, the other driver circuit can work to ensure normal driving. When both driver circuits are operated, distortion and inadequate brightness, due to a reduction in the amplitude of the scanning voltage waveform or signal voltage waveform, can be prevented. In this case, since the driver circuits are not covered with the sealing material or the opposing substrate, a defect in the liquid crystal display device can be advantageously repaired with a laser, for example.

[0068]

Application Example 2

Figure 5 is a plan view illustrating the liquid crystal display device disclosed in the second application example. For simplicity, the same parts as those in the first application example are represented by the same symbols and their detailed description is omitted. Thus, only the feature unique to the second application example will be described.

[0069]

The liquid crystal display device disclosed in the second application example has the following features: in the region approximately covered with sealing material 19 between the display region where pixel electrodes 7 are arranged on the inner side surrounded by sealing

material 19 and scanning line driver circuit 15, substrate gap adjusting layer 25 is formed by patterning along the lead-out wiring portions 17 of scanning lines 9 and the lead-out wiring portions 18 of auxiliary capacitor lines 423, and substrate gap adjusting layer 27 is formed and patterned along the narrow portions between the lead-out wiring portions 13 of signal lines 5.

[0070]

When both substrate gap adjusting layers 25 and 27 are made from the same materials that were used to make the liquid crystal display device, the formation process and construction of substrate gap adjusting layers 25 and 27 can be simplified since the subsequent step for forming the substrate gap adjusting layers from a different material can be omitted.

[0071]

For example, in this application example, both substrate gap adjusting layers 25 and 27 are made from the same materials that were used in the first application example. In other words, by using the material for forming scanning lines 9 (and its lead-out wiring portions 17), signal lines 5 (and its lead-out wiring portions 13), interlayer insulating film 201, and [sic; or] protective film 205, the height of the substrate gap adjusting layer 25 formed on the side of the lead-out wiring portion 17 of each scanning line 9 measured from the top surface of substrate 200 will be equal to the height of the substrate gap adjusting layers 27 formed on the side of the lead-out wiring portion 13 of each signal line 5 measured from the top surface of substrate 200. The substrate gap adjusting layers 25 and 27 are formed so that they are higher than the other structural portions, such as the TFT 3, storage capacitors 419, and storage capacitor lines 423. Thus, the substrate gap adjusting layers can support the lead-out wiring portions 17 of the scanning lines 9 and the lead-out wiring portions 13 of the signal lines 5 at the same height.

[0072]

The layer constructions and materials of scanning lines 9, the lead portions 17 of scanning lines 9, signal lines 5, the lead portions 13 of signal lines 5, TFT 3, auxiliary capacitor lines 423, sealing material 19, scanning line drive circuits 15, and signal line drive circuits 11 are the same as those in the first application example.

[0073]

According to the liquid crystal display device of the second application example, since the gap between the two opposing substrates, that is, the cell gap, is uniform, high-quality, high-contrast image display can be realized.

[0074]

The materials that can be used are not limited to those used in this application example. For example, other materials, different from those used for the liquid crystal display device, may be used for substrate gap adjusting layers 25 and 27 to form substrate gap adjusting layers 25, 27 in single layers. In this case, since the thickness of substrate gap adjusting layers 25 and 27 is larger than that of other structural portions, materials that can be easily formed and whose thickness can be easily controlled should be selected.

[0075]

In the second application example, the substrate gap adjusting layers are formed both on the side of the lead-out wiring portions 17 of scanning lines 9 and on the side of the lead-out wiring portions 13 of signal lines 5. However, the present invention is not limited in this way, since they may be formed on just one side. In this case, the substrate gap adjusting layers are formed on the side on which the heights of other structural portions are lower in the region covered with sealing material 19, and the height of these layers is brought up flush with the higher side.

[0076]

In this application example, substrate gap adjusting layers 25 and 27 are formed appropriately so that they are not in contact with the lead-out wiring portions 13, 17, and 18 at all. However, the present invention is not limited to this structure, since the substrate gap adjusting layers 25 and 27 may be formed alongside and in contact with [one of] the lead-out wiring portions 13, 17, and 18. The substrate gap adjusting layers 25 and 27 may be formed in the same pattern so long as they do not bridge the adjacent lead-out wiring portions 13, 17, and 18. That is the patterns of the substrate gap adjusting layers 25 and 27 of the second application example may be variously modified insofar as there are no interconnection between lead-out wiring portions 13, 17, and 18. For example, the substrate gap adjusting layers may be formed in long patterns alongside the lead-out wiring portions 13, 17, and 18.

[0077]

Application Example 3

Figures 6, 7 are plan views illustrating the liquid crystal display device disclosed in the third application example. In the explanation of the third application example and Figures 6, 7, for the sake of simplicity, the same parts as the first application example are represented by the same symbols. Only features that are unique to the third application example will be described.

[0078]

In the liquid crystal display device according to the third application example, lead-out wiring portions 17 of scanning lines 9 and lead-out wiring portions 18 of auxiliary capacitor lines 423 are formed by patterning a single layer of film made from a material different than scanning lines 9 and auxiliary capacitor lines 423, such as high-conductivity aluminum (Al), in the region covered by sealing material 19 between the display region where pixel electrodes 7 are formed on the inner side surrounded by sealing material and scanning line driver circuit 15. The lead-out wiring portions 17 and 18 are also used as substrate gap adjusting layers 29 in this application example. The lead-out wiring portions 13 connected to signal lines 5 are formed using a material different than signal lines 5, such as said Al, and said lead-out wiring portions 13 are also used as substrate adjusting layer 31.

[0079]

Both substrate gap adjusting layers 29 and 31 are formed to the same height from the top surface of substrate 200. Thus, the substrate gap on the side of the lead-out wiring portions 17 of scanning lines 9 and the substrate gap on the side of lead-out wiring portions 13 of signal lines 5 can be kept equal.

[0080]

The constructions and materials of other structural portions, such as scanning lines 9, the lead-out wiring portions 17 of scanning lines 9, signal lines 5, the lead-out wiring portions 13 of signal lines 5, TFT 3, auxiliary capacitor lines 423, sealing material 19, scanning line driver circuit 15, and signal line driver circuit 11 are the same as those of the first application example.

[0081]

In the liquid crystal display device disclosed in the second [sic; third] application example with the aforementioned configuration, since the gap between the two opposing substrates, that is, the cell gap, is kept uniform, a high-quality, high-contrast display image can be realized.

[0082]

The materials that can be used are not limited to those described above. The material of the substrate gap adjusting layers 29 and 31 is not limited to Al. Instead, they may be formed from three laminated layers of Cr/Mo/Cr. It is also possible to use p-Si with dopants injected so

as to lower the resistance. Examples of low-resistance materials are silicide compounds, such as WSi_x and $MoSi_x$.

[0083]

In the aforementioned application example, the substrate gap adjusting layers 29, 31 are formed both on the side of the lead-out wiring portions 17 of scanning lines 9 and on the side of the lead-out wiring portions 13 of signal lines 5. However, the present invention is not limited to this structure, since they may be formed on just one side. In this case, the substrate gap adjusting layers are formed on the side on which the heights of other structural portions are lower in the region covered with sealing material 19, and the height of these layers is brought flush with the higher side.

[0084]

In this application example, the lead-out wiring portions 13, 17, and 18 are formed as the substrate gap adjusting layers 29 and 31. However, the present invention is not limited to this structure, since, for example, the lead-out wiring portions 13 and 17 may be formed as substrate gap adjusting layers 29, 31 that are separated from signal line 5 and scanning line 9, respectively. In addition, the auxiliary capacitor lines 423 and the lead-out wiring portions 18 may be formed integrally on the same layer using the same material instead of being used as substrate gap adjusting layer 29. In other words, the substrate gap adjusting layers 29 and 31 are formed so that the substrate gap on the side of the lead-out wiring portions 13 of the scanning lines 9 is equal to the substrate gap on the side of the lead-out wiring portions 17 of the signal lines 5. Depending on the layer structure of the liquid crystal display device, only one of the lead-out wiring portions 13, 17, or 18 may be used as the substrate gap adjusting layer, or any two of said lead-out wiring portions may be used as the substrate gap adjusting layers.

[0085]

In the aforementioned application example, the planar patterns of the substrate gap adjusting layers 29 and 31 are formed with narrow lines whose width is similar to that of the lead-out wiring portions 13, 17, and 18. However, said patterns may be formed with a large width. In this case, however, substrate gap adjusting layers 29, 31 should be spaced apart from each other so as to prevent the occurrence of short circuits between them. In the third application example, since the substrate gap adjusting layers 29 and 31 are also used as the lead line portions 13, 17, and 18, said substrate gap adjusting layers 29, 31 are made of a conductive material. Thus, if the adjacent patterns are in contact with each other, they will short-circuit. Therefore, the patterns of the substrate gap adjusting layers 29 and 31 may be changed in various

ways as long as at least the adjacent lead-out wiring portions 13, 17, and 18 are formed so that they are not short-circuited to each other.

[0086]

In the third application example, a liquid crystal display device with driver circuits disposed on four sides of the peripheral portions of the substrate is shown. However, the present invention is not limited to this structure. Instead, the present invention may be applied to a liquid crystal display device with the structure shown in Figure 7. In this liquid crystal display device, a scanning line driver circuit 15 is disposed on one side of the peripheral portions of the TFT array substrate 1 and is connected to one end of each of the scanning lines 9. The other end of each of the scanning lines 9 is kept open. Likewise, the signal line driver circuit 11 is disposed on one of two sides perpendicular to the side of said scanning line driver circuit and is connected to one end of each of the signal lines 5. The other end of each of the signal lines 5 is kept open.

[0087]

In this case, lead line portions 13 in the region approximately covered with sealing material 19 formed between signal lines 5 and signal line driver circuit 11 and lead line portions 17 and 18 in the region nearly covered with sealing material 19 disposed between scanning lines 9 and scanning line driver circuit 15 are also used as the substrate gap adjusting layers 29 and 31 in the same way as described in the aforementioned application example. In this case, the substrate gap adjusting layers 30 and 32 that are similar to lead line portions 13, 17, and 18 may also be formed on the open end side of the signal lines 5 and scanning lines 9, respectively. The substrate gap adjusting layers 30 and 32 may be electrically connected to signal lines 5 and the scanning lines 9, respectively, or formed as so-called dummy patterns so that they are disconnected from the signal lines and the scanning lines. In the example shown in Figure 7, substrate gap adjusting layer 30 is incorporated with the signal lines and electrically connected thereto. On the other hand, substrate gap adjusting layer 32 is disconnected from scanning lines 9 but is incorporated with and electrically connected to auxiliary capacitor lines 423. Said substrate gap adjusting layers 30 and 32 may be electrically insulated from each other (or as patterns). In contrast, said substrate gap adjusting layers 30 and 32 may be electrically connected to each other (or as patterns).

[0088]

Thus, even in the liquid crystal display device with driver circuits connected to only one end of the scanning lines and signal lines, when substrate gap adjusting layers 30 and 32 are formed at the other end as described above, the gap between TFT array substrate 1 and the

opposing substrate can be kept uniform in the direction parallel to one edge of the substrate where scanning line driver circuit 15 is arranged and in the direction parallel to one edge of the substrate where signal line driver circuit 11 is arranged.

[0089]

The present invention is not limited to this structure. The scanning line driver circuits 15 may be disposed on both sides of the substrate so that they are connected to both ends of scanning lines 9. On the other hand, signal line driver circuit 11 may be disposed only on one side of the substrate so that it is connected to only one end of signal lines 5 while the other end is kept open. In this case, as shown in Figure 7, a dummy pattern with the same height as substrate gap adjusting layers 31 may be formed and used as substrate gap adjusting layer 30.

[0090]

Application Example 4

Figure 8 is a plan view illustrating the liquid crystal display device disclosed in the fourth application example. For the sake of simplicity, in the explanation of the fourth application example and Figure 8, the same parts as those in the first application example are represented by the same respective symbols. Only features unique to the fourth application example will be described.

[0091]

In the liquid crystal display device disclosed in the fourth application example, storage capacitors are formed outside the display region. In particular, the storage capacitors are formed in the region covered with sealing material.

[0092]

As shown in Figure 8(a), the region approximately covered with sealing material 19 between the display region where pixel electrodes are arranged on the inner side surrounded by sealing material 19 and scanning line driver circuit 15, and the region approximately covered with sealing material 19 between the display region where pixel electrodes are arranged on the inner side surrounded by sealing material 19 and signal line driver circuit 11 are substrate gap adjusting regions 33 that keep the substrate gap between the two opposing substrates uniform in both the longitudinal and lateral directions. More specifically, storage capacitor 35 is formed along lead-out wiring portion 13 in said substrate gap adjusting region 33. One end is connected to lead-out wiring portion 13, while a prescribed voltage is applied to the other end. The substrate gap on the side of the lead-out wiring portion 1 of signal line 5 is supported by the

height of said storage capacitor 35 from the top surface of substrate 200. Said storage capacitor 35 is used to adjust the substrate gap in said substrate gap adjusting region 33. On the other hand, said storage capacitor is used to keep the video signal voltage at an appropriate level for each of signal lines 5 to which a storage capacitor is connected.

[0093]

Said storage capacitors 35 may be formed inside or outside the display region other than the region covered with sealing material 19. It is also possible to form storage capacitors 35 in the driver circuits. However, when the auxiliary capacitors 35 are formed in the region covered with sealing material 19, as described in the aforementioned application example, storage capacitors 35 can also be used as the substrate gap adjusting layers. Thus, this application example is preferable from this standpoint.

[0094]

As shown in Figure 8(b), each of auxiliary capacitors 35 is formed in the following manner. A lower electrode 701 on the same layer and made of the same material as scanning line 9 or gate 405 is formed over substrate 200. An interlayer insulating film 201, which is a dielectric layer, is formed over the lower electrode. An upper electrode 703 is formed over dielectric layer 201 using the same material as signal lines 5 and its lead-out wiring portions 13. Thus, the interlayer insulating film 201, which is a dielectric layer, is sandwiched between the upper electrode 703 and the lower electrode 701. In this way, the main part of storage capacitor 35 is formed. A protective film 205 is formed to cover and protect the main part. When the main part of storage capacitor 35 is formed with the material of the liquid crystal display device as described above, the layer construction and the fabrication process can be advantageously simplified.

[0095]

The height of storage capacitors 35 from the top surface of substrate 200 is the same as the height of the part where the lead-out wiring portions 18 of the auxiliary capacitor line 423 is formed from the top surface of substrate 200. In other words, the layer structure of lead-out wiring portion 18 is comprised of the same material and has the same thickness as lower electrode 701, as interlayer insulating material 201, as upper electrode 703, or protective film 205, sequentially from the bottom in the same way as the layer construction of storage capacitor 35 shown in Figure 8(b), so that the height of storage capacitor 35 from the top surface of substrate 200 will be equal to the height of the highest portion in the layer construction of the lead-out wiring portion 18 of auxiliary capacitor line 423. In this case, the upper-layer portion of

lead-out wiring portion 18 formed with the same material and the same thickness as upper electrode 703 is not connected to an external power supply, unlike storage capacitor 35. Since its potential floats, the stray capacitance of said lead-out wiring portion 18 that may adversely affect the display (that is, poor brightness, delay, etc., due to the current passing through said lead-out wiring portion 18) is so small that it can be practically ignored.

[0096]

In this way, the substrate gap on the side of the lead-out wiring portion 17 of scanning line 9 can be kept equal to the substrate gap on the side of the lead-out wiring portion 13 of signal line 5.

[0097]

Otherwise, the structure and materials of scanning lines 9, the lead-out wiring portions 17 of scanning lines 9, signal lines 5, the lead-out wiring portions 13 of signal lines 5, TFT 3, the region covered by sealing material 19, scanning line driver circuits 15, and signal line driver circuits 11 are the same as those in the first application example.

[0098]

In the liquid crystal display device disclosed in the fourth application example, the substrate gap between the two opposing substrates, that is, the cell gap can be kept uniform. Therefore, a high-quality, high-contrast image display can be realized.

[0099]

In the aforementioned application example, storage capacitors 35 formed on the lead-out wiring portions 13 of signal lines 5 are used to adjust the substrate gap in substrate gap adjusting regions 33. However, the present invention is not limited to this configuration.

[0100]

Instead, part or all of signal line driver circuits 11 and scanning line driver circuits 15 formed on substrate 200 (namely, the so-called incorporated driver circuit type) are formed in the substrate gap adjusting region 33 covered with sealing material 19 so that the substrate gap on the side of the lead-out wiring portions 13 of signal lines 5 is kept equal to the substrate gap on the side of the lead-out wiring portions 17 of scanning lines 9 depending on the height of some or all of the structural portions of signal line driver circuit 11 and scanning line driver circuit 15.

[0101]

Alternatively, when storage capacitors 35 formed in the substrate gap adjusting region 33 as described above are used to adjust the support height of the substrate on the side of the lead-out wiring portions 13 of signal lines 5, the substrate gap is adjusted. On the other hand, when the substrate gap adjusting layers 23, 25, and 29 are formed on the side of the lead-out wiring portions 17 of scanning lines 9 as described in the aforementioned first to third application examples to adjust the support height of the substrate on the side of the lead-out wiring portions 17 of scanning lines 9, the substrate gap can be adjusted, and the substrate gaps on both sides can be adjusted to be equal. Moreover, the substrate gap adjusting layers 23, 25, and 29 may be formed not only on the lead-out wiring portions 18 of auxiliary capacitor lines 423 but also on both the lead-out wiring portions 17 of scanning lines 9 and the lead-out wiring portions 13 of signal lines 5.

[0102]

Thus, the substrate gap in substrate gap adjusting region 33 can be kept uniform both in longitudinal and lateral directions of the substrate.

[0103]

According to the present invention, since the gap between the two substrates can be kept uniform in the longitudinal and lateral directions by the substrate gap adjusting region or the substrate gap adjusting layers described in the conventional application examples, if the rigidity of the two substrates in the planar direction is high enough, the spacers of the conventional liquid crystal display device, which are arranged in the display region where the pixel electrodes are disposed, can be omitted. In the display region where the pixel electrodes are disposed, it is recommended not to place an element whose transmittivity is different from the liquid crystal regardless of whether the density of the element is low. Consequently, according to the present invention, since the spacers can be omitted, the image quality is improved.

[0104]

In the aforementioned first to fourth application examples, the active layers use so-called poly-Si TFTs made of polysilicon. However, it should be noted that the present invention can be applied to various structures using monocrystalline Si TFTs or a-Si TFTs as switching TFTs, staggered type TFTs, inverted-staggered type TFTs, two-terminal type devices such as MIM devices, or the like besides poly-Si TFTs.

[0105]

In addition, the scanning line driver circuits and the signal line driver circuits are formed simultaneously using p-Si in the same way as the switching TFTs. However, the driver circuits may also be solely made of monocrystalline Si. Or, for the driver circuits, a liquid crystal display driver LSI may be mounted on a glass substrate, using the COG (Chip On Glass) method.

[0106]

Although it is not shown in the figure, a second sealing material that is different from the aforementioned sealing material may be formed outside the driver circuits so as to protect the driver circuits from external humidity, temperature changes, and so forth to improve their durability.

[0107]

In the aforementioned application examples, the opposing substrate is smaller than the external size of the TFT array substrate. However, the present invention is not limited to this structure. When a plurality of liquid crystal display panels are formed on a large glass substrate, the external size of the opposing substrate may be greater than or equal to the size of the TFT array substrate so as to simplify the scribing process that is performed after the liquid crystal layer is injected between the two opposing substrates.

[0108]

In addition, needless to say, it is also possible to make various modifications to the materials used for forming each portion of the liquid crystal display device of the present invention without deviating from the essence of the present invention.

[0109]

As explained in detail above, according to the present invention, the substrate gap between the two opposing substrates in a liquid crystal display device (the so-called cell gap) can be kept uniform so that a high-quality, high-contrast image display can be realized.

Brief description of the figures

Figure 1 is a diagram illustrating the structure of the liquid crystal display device disclosed in the first application example.

Figure 2 is a diagram illustrating the structure in the vicinity of the lead-out wiring portion 13 of signal line 5 in the liquid crystal display device in the first application example.

Figure 3 is a diagram illustrating the structure in the vicinity of the lead-out wiring portion 17 of scanning line 9 in the liquid crystal display device in the first application example.

Figure 4 is a diagram illustrating the structure of one pixel portion in the liquid crystal display device in the first application example.

Figure 5 is a diagram illustrating the structure of the liquid crystal display device in the second application example.

Figure 6 is a diagram illustrating the structure of the liquid crystal display device in the third application example.

Figure 7 is a diagram illustrating the structure of the liquid crystal display device when the driver circuits are arranged on one side in the liquid crystal display device in the third application example.

Figure 8 is a diagram illustrating the structure of the liquid crystal display device in the fourth application example.

Figure 9 is a diagram illustrating the structure of a conventional liquid crystal display device.

Figure 10 is a diagram illustrating the structure in the vicinity of the lead-out wiring portion of signal line 505 in the conventional liquid crystal display device.

Figure 11 is a diagram illustrating the structure in the vicinity of the lead-out wiring portion of scanning line 509 in the conventional liquid crystal display device.

Explanation of symbols

- 1 TFT array substrate
- 3 TFT
- 5 Signal line
- 7 Pixel electrode
- 9 Scanning line
- 11 Signal line driver circuit
- 13 Lead-out wiring portion of signal line
- 15 Scanning line driver circuit
- 17 Lead-out wiring portion of scanning line
- 19 Sealing material
- 21, 23 Substrate gap adjusting elements




Figure 1




Figure 2(a) Enlarged view of the lead-out wiring portion of the signal line




Figure 2(b) Cross-sectional view along C-C'




Figure 3(a) Enlarged view of the lead-out wiring portion of the scanning line




Figure 3(b) Cross-sectional view along D-D'




Figure 4(a) Plan view of the pixel portion




Figure 4(d) Cross-sectional view along E-E'




Figure 5




Figure 6






Figure 7



(a)



(b)

Figure 8




Figure 9




Figure 10




Figure 11


February 17, 2009

Re: 6774-119926

To Whom It May Concern:


This is to certify that a professional translator on our staff who is skilled in the Japanese language translated "JP06082811A" from Japanese into English.

We certify that the English translation conforms essentially to the original Japanese language.



Kim Vitray
Operations Manager

Subscribed and sworn to before me this 17th day of February, 2009.





Vicki Wunneburger
Notary Public

(19)日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開平6-82811

(43)公開日 平成6年(1994)3月25日

(51)Int.Cl. ⁵	発明記号	庁内整理番号	F 1	技術表示箇所
G 0 2 F 1/1345		9018-2K		
1/1338	5 0 0	8902-2K		

審査請求 未請求 請求項の数10(全 17 頁)

(21)出願番号 特願平5-174046

(22)出願日 平成5年(1993)7月14日

(31)優先権主張番号 特願平4-187908

(32)優先日 平4(1992)7月16日

(33)優先権主張国 日本 (J P)

(71)出願人 000003078

株式会社東芝

神奈川県川崎市幸区堀川町72番地

(72)発明者 篠達 好浩

神奈川県横浜市磯子区新杉田町8番地 株式会社東芝横浜事業所内

(72)発明者 中村 弘喜

神奈川県横浜市磯子区新杉田町8番地 株式会社東芝横浜事業所内

(72)発明者 菅原 貴子

神奈川県横浜市磯子区新杉田町8番地 株式会社東芝横浜事業所内


(74)代理人 弁理士 須山 佐一

(54) 【発明の名称】 液晶表示装置

(57) 【要約】

【目的】 液晶表示装置において対向配置される 2枚の基板間隙いわゆるセルギャップを均一化して、良好な画質や表示コントラストの画像表示を実現する。

【構成】 シール材 19 が塗布される領域、つまり駆動回路一体型の液晶表示素子における基板周辺部に作り込まれた駆動回路部 11、15 と液晶セルの画素電極 7 が配列された表示領域との間の領域における基板間隙が等しくなるような基板間隙調整領域 33 あるいは基板間隙調整層 21、23、25、27、29、31 を設けることで、対向配置されて液晶セルを形成する 2枚の基板間隙をどの位置においても均一な間隙に保つことができる。



【特許請求の範囲】

【請求項1】 スイッチ素子と前記スイッチ素子に接続された走査線および信号線と前記スイッチ素子に接続された画素電極とを有するスイッチ素子アレイ基板と、前記走査線に接続された走査線駆動回路と、前記信号線に接続された信号線駆動回路と、前記画素電極に間隙を有して対向配置され表示領域を形成する対向電極を有し前記表示領域の周囲に形成されたシール材によって前記スイッチ素子アレイ基板に接着された対向基板と、周囲を前記シール材によって封止され前記スイッチング素子アレイ基板と前記対向基板との基板間隙に挟持された光変調層とを有する液晶表示装置において、

前記表示領域と前記走査線駆動回路との間の領域における基板間隙と前記表示領域と前記信号線駆動回路との間の領域における基板間隙とを均一に調整する基板間隙調整領域を、前記シール材によって覆われる部分を含む前記表示領域と前記走査線駆動回路との間の領域および前記表示領域と前記信号線駆動回路との間の領域のうち少なくともいずれか一方の領域に設けたことを特徴とする液晶表示装置。

【請求項2】 スイッチング素子と前記スイッチング素子に接続された走査線および信号線と前記スイッチング素子に接続された画素電極とを有するスイッチング素子アレイ基板と、前記走査線に接続された走査線駆動回路と、前記信号線に接続された信号線駆動回路と、前記画素電極に間隙を有して対向配置され表示領域を形成する対向電極を有し前記表示領域の周囲に形成されたシール材によって前記スイッチング素子アレイ基板に接着された対向基板と、周囲を前記シール材によって封止され前記スイッチング素子アレイ基板と前記対向基板との基板間隙に挟持された光変調層とを有する液晶表示装置において、

前記表示領域と前記走査線駆動回路との間の領域における基板間隙と前記表示領域と前記信号線駆動回路との間の領域における基板間隙とを均一な間隙に調整する基板間隙調整層を、前記シール材によって覆われる部分を含む前記表示領域と前記走査線駆動回路との間の領域および前記表示領域と前記信号線駆動回路との間の領域のうち少なくともいずれか一方に設けたことを特徴とする液晶表示装置。

【請求項3】 スイッチング素子と前記スイッチング素子に接続された走査線および該走査線に交差するように配置された信号線と前記スイッチング素子に接続された画素電極と、前記走査線の両端にそれぞれ接続されるように基板画造の2辺に沿ってそれぞれ配置された走査線

向電極を有し前記表示領域の周囲に形成されたシール材によって前記スイッチング素子アレイ基板に接着された対向基板と、周囲を前記シール材によって封止され前記スイッチング素子アレイ基板と前記対向基板との基板間隙に挟持された光変調層とを有する液晶表示装置において、

前記表示領域と前記走査線駆動回路との間の領域における基板間隙と前記表示領域と前記信号線駆動回路との間の領域における基板間隙とを均一な間隙に調整する基板間隙調整層を、前記シール材によって覆われる部分を含む前記表示領域と前記走査線駆動回路との間の領域および前記表示領域と前記信号線駆動回路との間の領域のうち少なくともいずれか一方に設けたことを特徴とする液晶表示装置。

【請求項4】 スイッチング素子と前記スイッチング素子に接続された走査線および該走査線に交差するように配置された信号線と前記スイッチング素子に接続された画素電極と、前記走査線の一端に接続されて該走査線の他端は電気的に解放状態となるように基板の1辺に配置された走査線駆動回路と、前記信号線の一端に接続されて該信号線の他端は電気的に解放状態となるように前記走査線駆動回路の配置された前記基板の1辺とは異なる向きの1辺に配置された信号線駆動回路とを有するスイッチング素子アレイ基板と、前記画素電極に間隙を有して対向配置され表示領域を形成する対向電極を有し前記表示領域の周囲に形成されたシール材によって前記スイッチング素子アレイ基板に接着された対向基板と、周囲を前記シール材によって封止され前記スイッチング素子アレイ基板と前記対向基板との基板間隙に挟持された光変調層とを有する液晶表示装置において、

前記スイッチング素子アレイ基板と前記対向基板との間の基板間隙を、前記走査線駆動回路の配置された前記基板の1辺と平行な方向と前記信号線駆動回路の配置された前記基板の1辺と平行な方向とで等しく均一な間隙に調整する基板間隙調整領域または基板間隙調整層を、前記シール材によって覆われる部分を含む前記表示領域の外周部のうち前記走査線駆動回路の配置された前記基板の1辺と平行な方向および前記信号線駆動回路の配置された前記基板の1辺と平行な方向のうち少なくともいずれか一方に設けたことを特徴とする液晶表示装置。

【請求項5】 請求項1乃至請求項4記載の液晶表示装置において、前記基板間隙調整領域または前記基板間隙調整層を、走査線および信号線のうち少なくとも一方に重なるように設けたことを特徴とする液晶表示装置。

【請求項7】 請求項1乃至請求項6記載の液晶表示装置において、前記基板間隙調整層の形成材料として前記液晶表示装置に用いられる材料のうち少なくとも一つの材料を用いたことを特徴とする液晶表示装置。

【請求項8】 請求項1乃至請求項7記載の液晶表示装置において、前記表示領域と前記走査線駆動回路との間の領域に形成される基板間隙調整層を、前記信号線の形成材料を用いて形成し、前記表示領域と前記信号線駆動回路との間の領域に形成される基板間隙調整層を、前記走査線の形成材料を用いて形成してなることを特徴とする液晶表示装置。

【請求項9】 請求項1乃至請求項8記載の液晶表示装置において、前記基板間隙調整領域または前記基板間隙調整層が、前記走査線および前記信号線と電気的に絶縁されていることを特徴とする液晶表示装置。

【請求項10】 請求項1乃至請求項9記載の液晶表示装置において、前記表示領域における基板間隙を、前記基板間隙調整領域または前記基板間隙調整層によって均一に調整してなることを特徴とする液晶表示装置。

【発明の詳細な説明】

【0001】

【産業上の利用分野】本発明は液晶表示装置に関するもので、特に2枚の基板間隙を均一に接合する構造を有する液晶表示装置に関する。

【0002】

【従来の技術】近年、液晶表示装置の画像処理の高速化や、表示画像の高品位化を実現するために、表示画素ごとにスイッチング用の薄膜トランジスタ（以下TFTと略称）を設けた、いわゆるアクティブマトリクス型液晶表示装置が開発されている。

【0003】このようなアクティブマトリクス型液晶表示装置のスイッチング用TFTとしては、非晶質シリコン（a-Si）、または多結晶シリコン（poly-Si）を用いたTFTが一般に用いられている。

【0004】特にpoly-Siは移動度が大きく、プロセス整合性の点からも駆動回路として画素領域のスイッチング用TFT等と同一基板上に一体に形成できるため、小型で高精細な表示能力が要求されるアクティブマトリクス型液晶表示装置に好適なTFTの形成材料であることが知られている。

【0005】このような従来のアクティブマトリクス型

B-B'断面図である。なお図9においては説明の簡潔化のために、特に液晶セル内部の画素部分を9画素に簡略化して示した。また実際のTFT基板には図示の他にも例えば補助容量C、やこれに接続される補助容量線等が形成されているが、図9においては説明の簡潔化のためにそれらの図示は省略している。

【0006】図9に示すように、液晶表示装置のスイッチング素子アレイ基板501の画素部のスイッチング素子としてTFT503が形成され、このTFT503のドレインは信号線505に、ソースは画素電極507に、ゲートは走査線509に各々接続されている。

【0007】そして信号線505は、シール材511に覆われた部分を通してそのシール材511で囲まれた表示領域の外部にまで延伸し、信号線駆動回路513に接続されている。また走査線509は、シール材511に覆われた部分を通してそのシール材511で囲まれた表示領域の外部にまで延伸し、走査線駆動回路515に接続されている。

【0008】信号線505のシール材511で覆われた部分は、図10のA-A'断面図に示すように、ガラス基板600上に形成された例えばSiO₂、からなる層間絶縁膜601、Al/Cr膜をパターンニングして形成された信号線505、保護膜603から形成されている。

【0009】一方、走査線509のシール材511で覆われた部分は、図11のB-B'断面図に示すように、ガラス基板600上に成膜され不純物が添加されて低抵抗化された多結晶シリコン膜をパターンニングしてなる走査線509、層間絶縁膜601、保護膜603で構成されている。

【0010】そしてこのスイッチング素子アレイ基板501と、ITOからなる対向電極を有しその表面に配向膜が形成された対向基板（図示省略）とを対向配置し、信号線駆動回路513と表示領域との間にある領域の信号線505の一部および走査線駆動回路515と表示領域との間の領域にある走査線509の一部を覆うようにシール材（封止材兼接着剤）511を所定の幅で印刷あるいは塗布し、両基板の配向膜の配向方向が直交するように両基板を重ね合わせ圧力を加えながら接合して、両基板の間隙とシール材とによって形成されるいわゆる空セル状態の液晶セルに光変調層として液晶組成物（図示省略）を封入・挟持させることで液晶表示装置を製作している。

【0011】ところで、前記の2枚の基板を接合するためのシール材511としては従来一般に、保持すべき所

ように制御している。

【0012】しかしながら、上記のように製作された液晶表示装置においては、スイッチング素子アレイ基板501のシール材511で覆われる部分の基板600表面から保護膜603までの厚さ（つまり、2枚の基板どうしの基板間隙）は、信号線505の部分では層間絶縁膜（ $0.45\mu\text{m}$ ）+Al/Cr 2層構造（ $0.8\mu\text{m}/0.05\mu\text{m}$ ）+保護膜（ $0.3\mu\text{m}$ ）でトータル厚さ $1.6\mu\text{m}$ となる一方、走査線509の部分では多結晶シリコン膜（ $0.4\mu\text{m}$ ）+層間絶縁膜（ $0.45\mu\text{m}$ ）+保護膜（ $0.3\mu\text{m}$ ）でトータル厚さ $1.15\mu\text{m}$ となってその厚さが異なるものとなる。この両者の厚さの差は $1.6\mu\text{m}-1.15\mu\text{m}=0.45\mu\text{m}$ 程度にもなる。この厚さの差、つまりシール材511の高さによって支持される基板間隙の差は、例えば一般的な基板間隙が $5\mu\text{m}$ とするとその約10%にも相当するため、このようなシール材511の高さの差によって2枚の基板間隙の画面内での位置的なばらつきがで、これに起因して画面（表示領域）内で表示むらが発生するという問題があった。特に画面の縦方向での基板間隙と横方向での基板間隙とが不均一になるため、全体的には2枚の基板は平行を欠いた配置となるため、表示むらが顕著に発生するという問題がある。

【0013】このようなシール材が形成された領域における走査線509上のシール材上面と信号線505上のシール材上面の高さの差は、その走査線509部分と信号線505部分との層構造および膜厚の違いに起因していることは上記の通りであるが、このような走査線509の層構造と信号線505の層構造との違いは、一般にTFTを形成する上で不可避的に存在するものである。すなわち、一般に走査線509と信号線505とは層間絶縁膜601等を介して異なる層に形成されて絶縁が図られている。このときTFT503内部でそのゲート（またはゲート電極）と走査線509とが接続され、ドレイン（またはドレイン電極）と信号線505とが接続される。そしてTFT503のゲートとドレインとは半導体層を介して異なる層に形成されており、しかもこれらの各層はプロセス条件が極めて大きく異なる。これはTFTの構造としてゲート電極が半導体層の上層に配置された構造（即ちスタガ型の場合）でも、逆に下に配置された構造（即ち逆スタガ型の場合）でも、いずれの場合でも同様である。したがって走査線509と信号線505とは異なる層に異なる膜厚で形成することが必要となり、シール材が形成された領域における走査線509部分と信号線505部分との高さの差が一般に不可避的に存在することになるのである。そして製造プロ

05、走査線509の上にこれを配置し圧力を加えて接着する際に、信号線505、走査線509をこのガラスファイバが傷つけてしまうという問題もある。

【0015】良好な表示を得るためには、2枚の基板間隙が不均一であることで生じる光の干渉による色むらや色むらや、液晶組成物に実際に印加される電界が異なることやリタデーションの違いによるコントラストむらや色むらなどの表示むらを低減しなければならない。特に多階調表示や高精細で高画質な画像表示を行なうためには、印加電圧応答性の高い液晶組成物が用いられる。このような印加電圧応答性の高い液晶組成物は一般にリタデーションの変化に対して光透過特性が急峻に変化するため、基板間隙が不均一であるとリタデーションのばらつきが大きくなり、表示画像の輝度の位置的な均一性が著しく低下して画像表示品質に大きな悪影響を及ぼすことになる。特に、2枚の液晶表示素子を用いて表示を行なう投射型液晶表示装置の場合に、上記の問題はいっそう顕著なものとなる。

【0016】したがってこのような液晶表示装置において画像表示の表示品位を考えた場合、2枚の基板間隙のばらつきは少なくとも $\pm 0.1\mu\text{m}$ 以下程度にまで小さくすることが実際上必要であり、製造プロセスによる誤差以外の不均一化の要因を避けることが高品位な画像再現性を実現するために必要である。

【0017】

【発明が解決しようとする課題】上述のように、従来の液晶表示装置においては走査線がシール材によって覆われた部分の基板間隙（基板表面から走査線上の保護膜上面までのトータルの厚さ）と、信号線がシール材によって覆われた部分の基板間隙（基板表面から信号線上の保護膜上面までのトータルの厚さ）とが異なるため、走査線が列設された側のシール材の高さで支えられた基板間隙と信号線が列設された側のシール材で支えられた基板間隙とが互いに不均一になり、表示画像に色むらやコントラストむら等が生じて画像表示性能が低劣なものとなるという問題があった。

【0018】本発明はこのような問題を解決するために成されたもので、その目的は2枚の基板間隙を均一化して画質や表示コントラストを良好なものとした液晶表示装置を提供することにある。

【0019】

【課題を解決するための手段】本発明の液晶表示装置は、スイッチング素子と前記スイッチング素子に接続された走査線および信号線と前記スイッチング素子に接続された画素電極とを有するスイッチング素子アレイ基板

と、前記スイッチング素子アレイ基板と前記対向基板との基板間隙に周囲を前記シール材によって封止されて封入・挟持された光変調層とを有する液晶表示装置において、前記表示領域と前記走査線駆動回路との間の領域における基板間隙と前記表示領域と前記信号線駆動回路との間の領域における基板間隙とを均一に調整する基板間隙調整領域を、前記シール材によって覆われる部分を含む前記表示領域と前記走査線駆動回路との間の領域および前記表示領域と前記信号線駆動回路との間の領域のうち少なくともいずれか一方の領域に設けたことを特徴としている。

【0020】また、本発明の液晶表示装置は、スイッチング素子と前記スイッチング素子に接続された走査線および信号線と前記スイッチング素子に接続された画素電極とを有するスイッチング素子アレイ基板と、前記走査線に接続された走査線駆動回路と、前記信号線に接続された信号線駆動回路と、前記画素電極に間隙を有して対向配置され表示領域を形成する対向電極を有し前記表示領域の周囲に形成されたシール材によって前記スイッチング素子アレイ基板に接着された対向基板と、前記スイッチング素子アレイ基板と前記対向基板との基板間隙に周囲を前記シール材によって封止されて封入・挟持された光変調層とを有する液晶表示装置において、前記表示領域と前記走査線駆動回路との間の領域における基板間隙と前記表示領域と前記信号線駆動回路との間の領域における基板間隙とを均一な間隙に調整する基板間隙調整層を、前記シール材によって覆われる部分を含む前記表示領域と前記走査線駆動回路との間の領域および前記表示領域と前記信号線駆動回路との間の領域のうち少なくともいずれか一方に設けたことを特徴としている。なお上記の基板間隙調整領域あるいは基板間隙調整層としては、前記シール材によって覆われる部分を含む前記表示領域と前記走査線駆動回路との間の領域における基板間隙と前記表示領域と前記信号線駆動回路との間の領域における基板間隙とを等しく揃えることのできる領域あるいは層であればどのようなものを用いてもよい。例えば、前記のシール材によって覆われる部分に電気絶縁性の良好な有機材料を均一かつ所望の基板間隙に等しい層厚に形成し、その上に接着剤と兼用の前記シール材を薄く塗布して、2枚の基板を接着することなども可能である。あるいは、液晶駆動回路系の回路構成要素の一部を上記の基板間隙調整領域あるいは基板間隙調整層として用いてもよい。あるいは、走査線と走査線駆動回路とを接続する走査線引き出し配線を走査線とは別の材料を用いて設ける。あるいは信号線と信号線駆動回路とを

基板間隙調整領域あるいは基板間隙調整層として用いてもよい。

【0021】また、本発明は、上記の液晶表示装置において、前記基板間隙調整領域または前記基板間隙調整層を走査線および信号線のうち少なくとも一方に重なるように設けたことを特徴としている。その基板間隙調整層としては、前記の走査線や信号線に対して直交して交差部が重なるようなパターンに形成してもよく、あるいは平行に重なるようなパターンに形成してもよい。またこのとき直線状または千鳥状のパターンに配置してもよい。またこの基板間隙調整層は走査線や信号線の上層に形成してもよく、あるいは下層に形成してもよい。いずれの場合も、前記表示領域と前記走査線駆動回路との間の領域における基板間隙と前記表示領域と前記信号線駆動回路との間の領域における基板間隙とを等しく揃えることができれば、どのような積層順に形成してもよく、あるいはどのようなパターンに形成してもよい。またさらに前記の基板間隙調整層は補助容量線などに重なるように配置してもよいことは言うまでもない。

10

20

【0022】また、本発明は、上記の液晶表示装置において、前記基板間隙調整領域または前記基板間隙調整層を、走査線および信号線に沿って設けたことを特徴としている。例えば列設された走査線どうしの間の領域や信号線どうしの間の領域に走査線や信号線との接触を避けて柱状に前記基板間隙調整層を設けてもよく、あるいは走査線や信号線と平行なパターンに前記基板間隙調整層を設けてもよい。また走査線および信号線のみならず例えば補助容量線に沿っても設けるようにしてもよい。

30

【0023】また、本発明は、前記基板間隙調整層の形成材料として、前記基板間隙調整層を形成すべき液晶表示装置に用いられる材料のうち少なくとも一つの材料を用いたことを特徴としている。

【0024】このように液晶表示装置に用いられる材料を用いて前記基板間隙調整層を簡易に形成することができるので好ましい。

40

【0025】また、本発明は、前記表示領域と前記走査線駆動回路との間の領域に形成される基板間隙調整層を前記信号線の形成材料を用いて前記信号線と同層に形成し、前記表示領域と前記信号線駆動回路との間の領域に形成される基板間隙調整層を前記走査線の形成材料を用いて前記走査線と同層に形成してなることを特徴としている。ただしこのとき、基板間隙調整層によって列設された走査線どうしや列設された信号線どうしが短絡することのないように基板間隙調整層の材質あるいは形状を特定しておくことは言うまでもない。例えば基板間隙調

において、前記基板間隙調整領域または前記基板間隙調整層が前記走査線および前記信号線と電気的に絶縁されているようにしてもよい。

【0027】また、本発明は、前記表示領域における基板間隙を前記基板間隙調整領域または前記基板間隙調整層によって均一に調整してなることを特徴としている。すなわち、前記表示領域と前記走査線駆動回路との間の領域および前記表示領域と前記信号線駆動回路との間の領域つまりシール材で覆われた領域を含む前記基板間隙調整領域における基板間隙を均一に支持することにより、対向する2枚の基板全体の基板間隙を均一に支持することができる。このとき基板としては反りや振じれの十分小さなものを用いることは言うまでもない。このようにすることで、従来一般に表示領域内に用いられていた基板間隙保持部材（いわゆるスペーサ）を省略して、表示画像のさらなる画質向上を図ることができるので好ましい。

【0028】なお、本発明は前記走査線駆動回路および前記信号線駆動回路が前記走査線や前記信号線が配設された前記スイッチング素子アレイ基板上に配設されたいわゆる駆動回路一体型で、画素部から四方向に各引出し配線が伸びた構造の液晶表示装置において特に好適な技術である。しかしこれのみにはもちろん限定されず、例えば走査線の一端に走査線駆動回路が、信号線の一端に信号線駆動回路が接続され、他端はいずれも電気的に解放となっておりシール材から外に出る引き出し配線を他端側には有さないものについても、他端側のシール材を含んだ基板間隙の厚さを調整する基板間隙調整領域あるいは基板間隙調整層を新たに設けるなどして、シール材全体にわたって基板間隙の厚さを調整して均一にしてもよい。

【0029】また、上記のスイッチング素子としては、例えばTFT（Thin Film Transistor）のような絶縁素子や、MIM（Metal Insulator Metal）素子のような2端子素子などが好適に用いられる。

【0030】また、上記の光変調層としては、例えばTN（Twisted Nematic）型やSTN（Super Twisted Nematic）型などの光変調作用を有する液晶組成物、あるいは樹脂マトリックス中に液晶材料を分散してなる高分子分散型またはカプセル状の液晶材料が樹脂中に含有された高分子分散型等の液晶層を好適に用いることができる。

【0031】

【作用】シール材が塗布される領域、つまり駆動回路一体型の液晶表示素子における基板間隙部に作り込まれた

【0032】特にシール材に覆われる部分の信号線上の基板間隙と走査線上の基板間隙とを均一化することで、対向する2枚の基板どうしの走査線列に沿った方向と信号線列に沿った方向での（基板の縦横両方向での）基板間隙を液晶セル全体にわたって均一化することができるので、液晶セル全体にわたって表示画像の色むらやコントラストむらを抑えて均一で良好な表示画面を実現することができる。

【0033】

10 【実施例】以下、本発明に係る液晶表示装置の一実施例を、図面に基づいて詳細に説明する。

【0034】（実施例1）図1は本発明に係る液晶表示装置のTFTアレイ基板を示す平面図である。図2

（a）は表示領域と信号線駆動回路との間の領域における信号線を中心としてその近傍を拡大して示す平面図、

図2（b）はそのC-C'断面図である。また図3

（a）は表示領域と走査線駆動回路との間の領域における走査線を中心としてその近傍を拡大して示す平面図、

図3（b）はそのD-D'断面図である。また図4

20 （a）は本発明に係る液晶表示装置の画素部分を拡大して示す平面図、図4（b）はそのE-E'断面図である。

なお上記の図2、3では、平面図においても図示の理解を容易なものとするために同一の材料で形成される部位に同じ斜線を付して示している。また、以降の各実施例における平面図および説明においては説明の簡潔化のために、液晶セル内部の画素部分を9画素に簡略化して示している。また、TFTアレイ基板に対向配置される対向基板の輪郭線はシール材の外側の輪郭線とほぼ重なる位置にあるものとして、図面の簡潔化のために対向基板の図示は以降の図面および説明においては省略している。

【0035】図1に示すように、この液晶表示装置のTFTアレイ基板1の表示領域のスイッチング素子としてTFT3が形成され、このTFT3のドレイン411はコンタクトホール417を道して信号線5に、ソース409はコンタクトホール415、導電パターンを道して画素電極7に、ゲート405は走査線9に各々接続され、さらに所定の映像信号電圧を供給する信号線5は、それを順次駆動させる信号線駆動回路11に信号線5の引出し配線部分13を介して、また各TFTのゲート405にそのTFT3のオン・オフを行なわせる走査電圧（走査パルス）を供給する走査線9は、それを順次駆動させる走査線駆動回路15に引き出し配線部分17を介して接続されている。前記の信号線5とその引出し配線部分13とは一体形成されており、実質的には引出し配

40

30

20

10

11

3. 走査線9の引き出し配線部分17のシール材19で覆われた部分には、それぞれ基板間隙調整部材21、23が形成されている。

【0037】信号線5の引き出し配線部分13に重なるように設けられた基板間隙調整層21は、走査線9の引き出し配線部分17を形成する材料と同じ膜をパターンニングして形成したもので、また走査線9の引き出し配線部分17の基板間隙調整層23は、信号線5の引き出し配線部分13を形成する材料つまり信号線5の材料と同じ膜をパターンニングして形成したものである。

【0038】信号線5の引き出し配線部分13の近傍の構造は、図2(b)の断面図に示すように、ガラス基板200上に成膜され不純物が添加されて低抵抗化された多結晶シリコン膜をパターンニングしてなる基板間隙調整層21、層間絶縁膜201、A1/Cr膜をパターンニングしてなる信号線5の引き出し配線部分13、保護膜205でこの順に下層から形成されている。

【0039】また走査線9の引き出し配線部分17の近傍の構造は、図3(b)の断面図に示すように、ガラス基板200上に成膜され不純物が添加されて低抵抗化された多結晶シリコン膜をパターンニングしてなる走査線9の引き出し配線部分17、層間絶縁膜201、A1/Cr膜をパターンニングしてなる基板間隙調整層23、保護膜205で構成されている。

【0040】このように、信号線5の引き出し配線部分13の部分の層構造と、走査線9の引き出し配線部分17の部分の層構造はともに、ガラス基板200上に不純物が添加され低抵抗化された多結晶シリコン膜、層間絶縁膜、A1/Cr膜、保護膜が下からこの順で積層されている。したがってパターンニングで異なったパターンに形成されているが、層構造はこのように同様の層構造となっているので、その基板表面からのトータルの厚さ t_1 、 t_2 は、製造時の誤差などを除いて等しくなっている。その結果、信号線5の引き出し配線部分13の厚さ t_1 と走査線9の引き出し配線部分17の厚さ t_2 との差は0.1 μ m以下にまで抑えられている。

【0041】そしてこのTFTアレイ基板1と、ITOからなる対向電極を有しその表面に配向膜が形成された対向基板(図示省略)とが対向配置され、信号線駆動回路11に接続される信号線5の引き出し配線部分13および走査線駆動回路15に接続される走査線9の引き出し配線部分17の上にシール材(シール材兼接着剤)19を印刷し、両基板の配向膜の配向方向が直交するように両基板を重ね合わせて圧力を加えて接着し、両基板の間隙とシール材19とにより形成されるいわゆる空セル

12

atching素子としてTFTのチャンネルなどの活性層401および駆動回路を構成するTFTなどの活性層(図示省略)となる非結晶シリコン膜を低圧CVD法で成膜し、600°Cで24時間の固相成長を行ない、多結晶化してパターンニングする。

【0043】次にゲート絶縁膜403を熱酸化法で形成し、低圧CVD法により低抵抗化した第2の多結晶シリコン膜を成膜するが、これはTFTのゲート405および走査線9および引き出し配線部分17および基板間隙調整部材21となる。

【0044】ゲート405両側には、n型ドーパントであるP(燐)をイオン注入法で打ち込み低抵抗化してTFT3のソース409、ドレイン411を形成する。

【0045】さらに、層間絶縁膜201を低圧CVD法で成膜し、これにコンタクトホール415、417を形成する。

【0046】MOS容量である補助容量419は、活性層401と一体で画素電極7の一部と層間絶縁膜201を挟んで上部に補助容量線423があり、これらによって画素に並列に接続される補助容量C、として形成されている。補助容量線423は、シール材19に概ね覆われる領域の引き出し配線部分18と同層に同じ材料で一体形成されている。この補助容量線423(およびその引き出し配線部分18)は、例えば通常の補助容量線の形成と同様にゲート405を形成する膜を、ゲート405の形成と同じ工程でパターンニングして形成することが可能である。あるいは、成膜工程等が増えるというデメリットはあるが、補助容量線423およびその引き出し配線部分18をゲート405とは別の材料から形成してもよい。あるいは補助容量線423と引き出し配線部分18のうちいずれか一方をゲート405とは別の材料から形成してもよい。

【0047】次にTFT3のドレイン411はコンタクトホール417を通して信号線5に、ソース409はコンタクトホール415、導電パターンを通して画素電極7に、ゲート405は走査線9に各々接続される。この信号線5はA1/Cr 2層構造からなり信号線駆動回路11に信号線5を延伸してなる引き出し配線部分13を通して接続するように形成される。また不純物が添加され低抵抗化された多結晶シリコン膜よりなる走査線9は走査線駆動回路15に走査線引き出し配線部分17を通して接続される。

【0048】これら2つの異なる引き出し配線部分上の少なくとも一部に、図2及び図3に示したように信号線5の引き出し配線部分13上には走査線9と同じ材料の

大きく、かつ隣接する引き出し配線部分に接続しない大きさに形成する。

【0049】このとき、この基板間隙調整層21、23の配置は、図2に示すような直線状配置としてもよく、あるいは図3に示すような千鳥状配置としてもよい。

【0050】そして各パターンの上層にはそれぞれ各パターンを覆うようにS₁N₂からなる保護膜205を形成する。

【0051】上述したTF Tアレイ基板1には対向基板(図示省略)とともに、その表面にポリイミド膜を形成し、これにラビング処理を行なって配向膜(図示省略)を形成する。さらに、対向基板の表面にスペーサ(図示省略)を散布し、注入口(図示省略)を除いて各引き出し配線部分部分に、接着剤に対して重量比0.1%のガラスファイバを間隙制御材として光硬化型のエポキシ系接着剤に混合してなるシール材19を配置しこのシール材19を封止材兼接着剤として用いて、2枚の基板を位置合わせして組み合わせUV(紫外)光を照射して接着する。このシール材19の材料としては、上記の他にも熱硬化型の封止材兼接着剤などを用いてもよい。

【0052】その後、注入口より通常の方法を用いて液晶組成物(図示省略)を注入し、注入口を紫外線硬化性樹脂で封止して液晶表示装置を完成する。

【0053】このようにして製造された液晶表示装置は、各引き出し配線部分上の少なくとも一部に、そのトータルの厚さが等しくなるような基板間隙調整層21、23を設けることで、2枚の基板間隙を均一に保つことができる。特に、信号線5の引き出し配線部分13と走査線9の引き出し配線部分17との厚さを均一にすることで、対向する2枚の基板どうしの走査線方向(横方向)と信号線方向(縦方向)での基板間隙を均一化することができる。これにより、表示領域(画面)内での位置的な色むらやコントラストむらを抑えて、良好な表示を実現することができる。

【0054】また、上記のように信号線5の引き出し配線部分13や走査線9の引き出し配線部分17にシール材19を塗布しガラスファイバを配置しているので、このシール材19を走査線駆動回路15や信号線駆動回路11の上に設けた構造の従来の液晶表示装置と比べて、走査線駆動回路15や信号線駆動回路11がシール材19のガラスファイバから傷つけられることを避けることもできる。

【0055】また、走査線あるいは信号線駆動回路外側のみをシール材によって封止する場合に比べて液晶に前記の駆動回路からの圧力が印される動き付きなどのば

成すれば、製造プロセス中でマスクずれなどによるパターンずれが生じててもこの基板間隙調整層21、23は常に各引き出し配線部分13、17、18上に形成され、また引き出し配線部分13、17、18とこの基板間隙調整層21、23とが例えば層間絶縁膜201の絶縁不良などで層間ショートした場合でも、その他の引き出し配線部分とのショートを防ぐことができる。

【0057】また、基板間隙調整層21、23の配置パターンを、直線状もしくは千鳥状等に複数列に形成することにより、ガラスファイバのような間隙制御材が複数の基板間隙調整層21、23に配置されやすくなることで、より一層広い部分で確実に基板間隙の均一化を図ることができる。

【0058】なお上記の実施例では、引き出し配線部分13、17、18上に形成された基板間隙調整層21、23を、多結晶シリコン膜、層間絶縁膜、Al/Cr 2層構造、保護膜の4層構造に適用する方法を述べてきたが、この部分の構造は、本実施例のみには限定しない。上記実施例では、走査線や信号線等を形成する材料としてAl/Cr以外にも、例えばWSi₂、MoSi₂、Al/Tiなどを好適に用いることができる。特に前記のWSi₂のようなシリサイドを用いることにより、Alなどを配線材料として用いた場合に生じることの多かったヒロックを抑えることができるので好ましい。またこの他にも、例えばAl/Cr 2層構造と保護膜との間に層間絶縁膜とITOをさらに形成すれば、基板間隙が一定に保たれる効果のみならず、さらにファイバによって生じるAl/Cr 2層構造の信号線の傷つき等をも避けることが可能となる。

【0059】また、ゲート電極を形成する材料としても、上記実施例の他にも例えば不純物打ち込みによって低抵抗化したドーパドp-Si₁やWSi₂やMoSi₂を好適に用いることができる。このような材料を用いることにより、配線のさらなる低抵抗化を図ることができるので好ましい。

【0060】また、基板間隙調整層21、23の配置の一例として本実施例においては信号線引き出し配線部分13側に直線状配置を、走査線引き出し配線部分17側に千鳥状配置を採用した場合を示したが、この配置法は本実施例のみには限定しないことは言うまでもない。各引き出し配線部分上に形成された基板間隙調整層21、23が隣接する引き出し配線部分に接触しないようなパターンであれば、両方の基板間隙調整層21、23ともに直線状配置あるいは千鳥状配置のパターンや、本実施例とは逆に、信号線引き出し配線部分13側に千鳥状配

とは別に絶縁体材料を用いて基板間隙調整層21、23を形成してもよい。このような絶縁体を用いることにより、基板間隙調整層21、23が製造時のパターンずれなどによって隣り合う複数本の走査線どうしあるいは信号線どうしに接触してしまった場合でも、短絡欠陥の発生を避けることができる。

【0062】ただし上記実施例で示したように信号線5や走査線9に用いた材料やTF T3の活性層に用いた材料と同じ材料を用いて基板間隙調整層21、23を形成すれば、製造工程および構造をより簡易なものとする10ことができるので好ましい。

【0063】また基板間隙調整層21、23の幅は、本実施例では各引き出し配線部分13、17、18の幅と同程度から数倍程度の幅としているが、これのみには限定しない。例えばシール材19の幅と同じ程度の幅にしてもよい。

【0064】さらに、シール材に混合する間隙制御材としてはガラスファイバを用いたが、基板間隙が均一に保てるのであれば、この他にも例えば粒状の（マイクロボールのような）間隙制御材を用いてもよい。あるいはその20のようなガラスファイバなどの間隙制御材の混合を省略することもできる。

【0065】このような構造に形成された本実施例の液晶表示装置は、対向配置される2枚の基板間隙、いわゆるセルギャップを均一化して良好な画質や表示コントラストの画像表示を実現することができる。

【0066】また、上記実施例で示したような本発明に係る液晶表示パネルを3枚用いて、光の経路が、光源、光源光の色分能系、液晶表示パネル、色合成系、投射レンズ系の順に配置して投射型液晶表示装置（いわゆるプロジェクション型液晶表示装置）を製作し、表示を行な20わせてその画像表示性能を検証したところ、色むらやコントラストむらのない均一で良好な表示が得られた。

【0067】上記の第1の実施例の液晶表示装置のように基板の四辺に駆動回路を形成し走査線や信号線の両端にそれぞれ駆動回路を接続する場合には、冗長性を得ることができ一方の駆動回路に動作不良が生じても他方を動作させて正常な駆動を行なうことが可能である。あるいは両端の駆動回路を動作させることで走査電圧波形や信号電圧波形の電圧傾斜に起因した歪みや純りを防ぐこと40ができる。また上記の場合、駆動回路がシール材や対向基板に覆われていないので例えばレーザーリペアのような欠陥修復を簡易に施すことができるという利点もあり、好ましい。

【0068】（実施例2）図5は第2の実施例の液晶表

【0069】この第2の実施例の液晶表示装置においては、シール材19で囲まれた内側の画素電極7が配列された表示領域と走査線駆動回路15との間のシール材19によって概ね覆われる領域に、列設された走査線9の引き出し配線部分17および補助容量線423の引き出し配線部分18に沿って基板間隙調整層25をパターンニング形成するとともに、列設された信号線5の引き出し配線部分13どうしの狭間の部分に沿って基板間隙調整層27を成膜、パターンニングして配置したことを特徴と10している。

【0070】前記の基板間隙調整層25、27は、ともにこの液晶表示装置の形成材料を用いて形成するようになれば、基板間隙調整層25、27を別の材料を用いて新たに形成するための成膜工程などを省略することができるので、その構造および製造工程を簡易なものとする15ことができ好ましい。

【0071】例えば本実施例では、基板間隙調整層25、27の形成材料として、前述の第1の実施例と同様の材料、つまり走査線9（および引き出し配線部分17）の形成材料と、信号線5（および引き出し配線部分13）の形成材料と、層間絶縁膜の形成材料201と、保護膜の形成材料205とを用いて、走査線9の引き出し配線部分17側に設けられる基板間隙調整層25の基板200上面からの高さや信号線5の引き出し配線部分13側に設けられる基板間隙調整層27の基板200上面からの高さと同じ高さに形成している。このときこれら基板間隙調整層25、27の高さは、例えばTF T3や補助容量419や補助容量線423など、その他の構成部位の高さよりも高い高さに形成する。このようにして、走査線9の引き出し配線部分17側の基板間隙と信号線5の引き出し配線部分13側の基板間隙とを等しく支持することが20できる。

【0072】そしてその他の走査線9、走査線9の引き出し配線部分17、信号線5、信号線5の引き出し配線部分13、TF T3、補助容量線423、シール材19の形成領域、走査線駆動回路15、信号線駆動回路11などの各部位は第1の実施例と同様の構造および材料で形成されている。

【0073】このような構造に形成された第2の実施例の液晶表示装置においても、対向配置される2枚の基板間隙、いわゆるセルギャップを均一化して、良好な画質や表示コントラストの画像表示を実現することができ40る。

【0074】なお、用いることができる材料としては、上記のような材料構成のみには限定しない。例えば基板

で、成膜や膜厚制御が容易な材料を用いることが望ましいことは言うまでもない。

【0075】また、上記実施例では基板間隙調整層を走査線9の引き出し配線部分17側と信号線5の引き出し配線部分13側との両方に配置したが、これのみには限定せず、いずれか一方の側のみに設けてもよい。このとき基板間隙調整層はシール材19で覆われる領域内におけるその他の構成部位の高さが低い方の側に設けて、その高さを高い方の側に揃えるようにすることは言うまでもない。

【0076】また、上記実施例では基板間隙調整層25、27を引き出し配線部分13、17、18と全て非接触に配置したが、これのみには限定せず、例えば各引き出し配線部分13、17、18に対して沿うように基板間隙調整層25、27を列設し、かつ隣り合う引き出し配線部分13、17、18には同じ一つの基板間隙調整層25、27のパターンが接触しないような配置に形成してもよい。このような少なくとも隣り合う引き出し配線部分13、17、18どうしが短絡しないような配置であれば、第2の実施例における基板間隙調整層25、27のパターンは種々の変更が可能である。例えば引き出し配線部分13、17、18に平行に長いパターンに形成することなども可能である。

【0077】(実施例3)図6、図7は第3の実施例の液晶表示装置を示す平面図である。なおこの第3の実施例の説明および図6、図7においては、説明の簡潔化のために第1の実施例と同様の部位には同じ番号を付して示すとともに、この第3の実施例における特徴的な部分を中心として説明する。

【0078】この第3の実施例の液晶表示装置においては、シール材19で囲まれた内側の画素電極7が形成された表示領域と走査線駆動回路15との間のシール材19によって覆われる領域に、走査線9に接続される引き出し配線部分17および補助容量線423に接続される引き出し配線部分18を走査線9および補助容量線423とは別の材料、例えば導電性の良好なA1(アルミニウム)を単層に成膜およびパターンニングして形成し、この引き出し配線部分17、18を基板間隙調整層29として兼用するとともに、信号線5に接続される引き出し配線部分13を信号線5とは別の材料を用いて例

えば前記のA1を材料として形成して、この引き出し配線部分13を基板間隙調整層31として兼用することを特徴としている。

【0079】前記の基板間隙調整層29、31は、ともに基板200上面からの高さが同じ高さに形成される。

部分13、TFT3、補助容量線423、シール材19、走査線駆動回路15、信号線駆動回路11などの各部位は第1の実施例と同様の構造および材料で形成されている。

【0081】このような構造に形成された第2の実施例の液晶表示装置においても、対向配置される2枚の基板間隙、いわゆるセルギャップを均一化して、良好な画質や表示コントラストの画像表示を實現することができる。

10 【0082】なお、用いることができる材料としては、上記のような材料のみには限定しない。基板間隙調整層29、31を形成する材料としては、上記のような単層のA1の他にも、例えばCr/Mo/Crの層に積層することなども可能である。あるいはドーパントを打ち込んで低抵抗化したp-Siを用いてもよい。このような低抵抗化を図ることのできる材料としては、例えばW Si₂やMoSi₂のようなシリサイドを好適に用いることができる。

20 【0083】また、上記実施例では基板間隙調整層29、31を走査線9の引き出し配線部分17側と信号線5の引き出し配線部分13側との両方に配置したが、これのみには限定せず、いずれか一方の側のみに設けてもよい。このとき基板間隙調整層はシール材19で覆われる領域内におけるその他の構成部位の高さが低い方の側に設けて、高さを高い方の側に揃えるようにすることは言うまでもない。

30 【0084】また、上記実施例では引き出し配線部分13、17、18の全てを基板間隙調整層29、31としたが、これのみには限定せず、例えば引き出し配線部分13、17はそれぞれ信号線5、走査線9とは別体でそれぞれ基板間隙調整層29、31として形成する一方、補助容量線423とその引き出し配線部分18とは同層で同じ材料から一体形成して、基板間隙調整層29としては用いないようにしてもよい。つまり走査線9の引き出し配線部分13側と信号線5の引き出し配線部分17側とが等しい基板間隙に支持されるように基板間隙調整層29、31を配置すればよい。この他にも、液晶表示装置の層構造によっては引き出し配線部分13、17、18のうちいずれか1種類のみを基板間隙調整層として兼用するようにする、あるいはいずれか2種類を基板間隙調整層として兼用するようにしてもよいことは言うまでもない。

40 【0085】また、上記実施例では基板間隙調整層29、31の平面的パターンを引き出し配線部分13、17、18と同程度の幅の細線に形成したが、この他に

19

用される構造をとっているため、基板間隙調整層29、31は導電性材料から形成されているので、隣り合うパターンどうしが接触すると短絡不良を引き起こすためである。このように少なくとも隣り合う引き出し配線部分13、17、18どうしが短絡しないような配置であれば、上記の第3の実施例における基板間隙調整層29、31のパターンは種々変更が可能である。

【0086】上記実施例では、基板の周辺部の4辺に駆動回路が配置された液晶表示装置について示したが、本発明はこれのみには限定しない。この他にも、例えば図7に示すように、走査線駆動回路15がTFTアレイ基板1の周辺部の1辺だけに配置されて走査線9の一端に接続され、走査線9の他端は解放状態になっており、信号線駆動回路11も基板の周辺部の前記走査線駆動回路が配置された辺に直交する方向の2辺のうちの1辺だけに配置されて信号線5の一端に接続され、信号線5の他端は解放状態になっているような液晶表示装置においても適用可能である。

【0087】この場合には、信号線5と信号駆動回路11との間のシール材19に概ね覆われる領域における引き出し配線部分13、および走査線9と走査線駆動回路15との間のシール材19に概ね覆われる領域における引き出し配線部分17、18を上記の実施例と同様に基板間隙調整層29、31として兼用する一方、信号線5および走査線9それぞれの解放端側にも、前記の引き出し配線部分13、17、18と同様の基板間隙調整層30、32を設けておくことは言うまでもない。この基板間隙調整層30、32は、それぞれ信号線5、走査線9に電気的に接続されるように設けてもよく、あるいは切り離していわゆるダミーパターンとして設けてもよい。図7に示した一例では、基板間隙調整層30は信号線5と一体形成されて電気的に接続されている。一方、基板間隙調整層32は、走査線9とは切り離されて設けられており補助容量線423とは一体形成されて電気的に接続されている。この他にも、例えば基板間隙調整層30、32は全て電気的に（あるいはパターンとして）切り離された構造に形成してもよい。あるいは逆に、基板間隙調整層30、32は全て電気的に（あるいはパターンとして）接続された構造に形成してもよい。

【0088】このように駆動回路が走査線や信号線の一端のみに接続された液晶表示装置の場合においても、上記のようにその他端側にも基板間隙調整層30、32を設けることにより、TFTアレイ基板1と対向基板との間の基板間隙を、走査線駆動回路15の配置された基板1辺に平行な方向と信号線駆動回路11の配置された基

20

号線5の一端だけに接続され他端は解放となるように基板の1辺側だけに設けられているような場合などにも、本発明が適用可能であることは言うまでもない。そのような場合にも、信号線5の解放端側に上記の図7に示したような場合と同様に基板間隙調整層31と同様の基板間隙調整層31と等しい高さに備えたダミーパターンを設けて、これを基板間隙調整層30として用いるようにすればよい。

【0090】（実施例4）図8は第4の実施例の液晶表示装置を示す平面図である。なおこの第4の実施例の説明および図8においては、説明の簡潔化のために第1の実施例と同様の部位には同じ番号を付して示すとともに、この第4の実施例における特徴的な部分を中心として説明する。

【0091】この第4の実施例の液晶表示装置においては、表示領域外に蓄積容量を設けた場合を示しており、特にシール材で覆われた領域内にその蓄積容量を設けたことを特徴としている。

【0092】図8(a)に示すようにシール材19で囲まれた内側の画素電極7が配列された表示領域と走査線駆動回路15との間のシール材19によって概ね覆われる領域およびシール材19で囲まれた内側の画素電極7が配列された表示領域と信号線駆動回路11との間のシール材19によって概ね覆われる領域が、対向する2枚の基板どうしの基板間隙を縦横方向ともに均一な間隙に調整する基板間隙調整領域33であることを特徴としている。具体的には、この基板間隙調整領域33において引き出し配線部分13に沿って蓄積容量35が形成されるとともに引き出し配線13にその一端が接続され他端は所定の電圧に接続されている。そしてこの蓄積容量35の基板200上面からの高さによって信号線5の引き出し配線13側の基板間隙が支持されている。この蓄積容量35は、このような基板間隙調整領域33における基板間隙調整のために用いられる一方、それぞれが接続された信号線5の1ラインごとに映像信号電圧を表示に適した値に保持するために設けられているものである。

【0093】この蓄積容量35は、上記のようなシール材19によって覆われた領域以外にも、表示領域内に設けてもよく、表示領域外に設けてもよい。あるいは蓄積容量35を駆動回路内部に作り込んでもよいことは言うまでもない。ただし、上記実施例のようにシール材19に覆われる領域に設けることにより、実質的にこの蓄積容量35を基板間隙調整層として兼用することができるという利点があるため、この点で上記実施例は好ましいものである。

21

に用いる材料から上電極703を形成し、この上電極703と前記の下電極701との間で誘電体層としての層間絶縁膜201を挟むことにより、蓄積容量35の主要部を構成する構造となっている。そしてそれを覆って保護するようように保護膜205が形成されている。このように液晶表示装置の形成材料を用いて蓄積容量35の主要部を構成すれば、その層構造および製造工程を簡易なものとする事ができるので好ましい。

【0095】この蓄積容量35の基板200上面からの高さは、補助容量線423の引き出し配線部分18が形成された部分の基板200上面からの高さに揃えて均一な高さに形成されている。つまり蓄積容量35の基板200上面からの高さ、補助容量線423の引き出し配線部分18の層構造の最上部の高さとが等しく均一になるように、引き出し配線部分18の層構造が図8(b)に示す蓄積容量35の層構造と同様に、下層から順に下電極701と同じ膜厚の同じ材料、層間絶縁膜201と同じ膜厚の同じ材料、上電極703と同じ膜厚の同じ材料、保護膜205、という層構造に形成されている。このとき、上電極703と同じ膜厚の同じ材料で形成された引き出し配線部分18の上層部分は蓄積容量35とは異なり外部の電源に接続されておらずフローティング状態となっているので、この引き出し配線部分18には表示に対して実質的に悪影響を与えるような電気容量（つまりこの引き出し配線部分18を通る電流の純りや遅延など）はほとんど無視できるほど小さいものとなっている。

【0096】このようにして、走査線9の引き出し配線部分17側の基板間隙と信号線5の引き出し配線部分13側の基板間隙とを等しく支持することができる。

【0097】そしてその他の走査線9、走査線9の引き出し配線部分17、信号線5、信号線5の引き出し配線部分13、TFT3、シール材19の形成領域、走査線駆動回路15、信号線駆動回路11などの各部位は第1の実施例と同様の構造および材料で形成されている。

【0098】このような構造に形成された第4の実施例の液晶表示装置においても、対向配置される2枚の基板間隙、いわゆるセルギャップを均一化して、良好な画質や表示コントラストの画像表示を実現することができる。

【0099】なお、上記実施例では基板間隙調整領域33において基板間隙調整のために信号線5の引き出し配線部分13に配置される蓄積容量35を用いたが、本発明はこれのみには限定しない。

【0100】この他にも例えば基板200上に形成され

22

信号線5の引き出し配線部分13側と走査線9の引き出し配線部分17側との基板間隙を均一に支持するような構造に形成してもよい。

【0101】あるいは、基板間隙調整領域33において上記のように蓄積容量35を用いて信号線5の引き出し配線部分13側の基板の支持高さを調整することにより基板間隙を調整するとともに、その一方で走査線9の引き出し配線部分17側には前述の第1乃至第3の実施例で示したような基板間隙調整層23、25、29を形成して、走査線9の引き出し配線部分17側の基板の支持高さを調整することにより基板間隙を調整して、両側の基板間隙を等しく均一に調整することも可能である。また補助容量線423の引き出し配線部分18のみならず、走査線9の引き出し配線部分17および信号線5の引き出し配線部分13の両方にも基板間隙調整層23、25、29のような基板間隙調整層を形成してもよいことはいふまでもない。

【0102】このように基板間隙調整領域33において基板の縦横両方向にわたって基板間隙を均一に保持することができる。

【0103】なお、本発明によれば、以上の各実施例で示したような基板間隙調整領域あるいは基板間隙調整層によって2枚の基板の基板間隙を基板の縦横両方向にわたって等しく保つことができるので、2枚の基板の面方向での剛性が十分なものであれば、従来の液晶表示装置において画素電極が配列された表示領域に散布されていたスペーサを省略することも可能である。このような画素電極が配列された表示領域には、低密度とは言えどもスペーサのような液晶とは透過率の異なる部材を配置しないことが望ましい。したがって本発明を用いてスペーサを省略することによって、画質のさらなる向上を図ることができる。

【0104】また、以上の第1乃至第4の実施例においては、活性層が多結晶シリコンからなるいわゆるpoly-Si TFTを用いた場合について述べたが、この他にも、poly-Si TFTのみならず単結晶Si TFTあるいはa-Si TFTをスイッチング用のTFTとして用いた場合や、TFTのなかでもスタガ型TFT構造の場合も逆スタガ型TFT構造の場合も、あるいはMIM素子のような2端子素子を用いた場合においても、本発明の技術は適用可能であることはいふまでもない。

【0105】また、走査線駆動回路や信号線駆動回路はスイッチング用のTFTと同様にp-Siを用いて同時に形成する場合を示したが、例えば駆動回路のみを単結晶Siで形成してもよく、あるいは駆動回路として液晶

Japanese Kokai Patent Application No. Hei 9[1997]-197415

Job No.: 6774-120456

Ref.: JP09197415A

Translated from Japanese by the McElroy Translation Company

800-531-9977

customerservice@mcelroytranslation.com

JAPANESE PATENT OFFICE
PATENT JOURNAL
KOKAI PATENT APPLICATION NO. HEI 9[1997]-197415

Int. Cl.⁶: G 02 F 1/1339
1/1345
1/136

Filing No.: Hei 8[1996]-3789

Filing Date: January 12, 1996

Publication Date: July 31, 1997

No. of Claims: 6 (Total of 10 pages; OL)

Examination Request: Not filed

LIQUID CRYSTAL CELL

Inventors: Takashi Miyashita
Casio Computer Co., Ltd.
2951-5 Ishikawa-cho, Hachioji-shi,
Tokyo

Masao Yoshino
Casio Computer Co., Ltd.
2951-5 Ishikawa-cho, Hachioji-shi,
Tokyo

Applicant: 000001443
Casio Computer Co., Ltd.
2-6-1 Nishi-Shinjuku, Shinjuku-ku,
Tokyo

Agent: Takehiko Suzue, patent attorney

[There are no amendments to this patent.]


Abstract

Purpose

To minimize the variation of cell gaps.

Constitution

In the liquid crystal cell, liquid crystal is sealed between a pair of substrates (1), (2) bonded to each other via frame-like sealant (11) consisting of a resin including a gap material and, at the same time, on the inner surfaces of said pair of substrates (1), (2), electrodes corresponding to display area E and lead parts (5a), (6a) extending to the outer side of said sealant (11) are formed, respectively; in this liquid crystal cell, plural dummy films with film thicknesses nearly equal to that of said lead parts (5a), (6a) are formed on the joint part joined by the sealant (11) on the inner surface of at least one substrate (1) at a prescribed interval over almost the entire area, excluding the areas passing said lead parts.



Key:	5	Gate line
	5a	Lead part
	6	Data line
	6a	Lead part
	D	Dummy film forming region
	E	Display area

Claims

1. A liquid crystal cell characterized by the following facts: liquid crystal is sealed between a pair of substrates bonded to each other via a frame-like sealant consisting of a resin including a gap material that defines the cell gap, and at the same time, on the inner surfaces of

said pair of substrates, electrodes corresponding to the display area and lead parts extending to the outer side of said sealant are formed, respectively;

in this liquid crystal cell, plural dummy films with film thicknesses nearly equal to that of said lead parts are formed on the joint part joined by the sealant on the inner surface of at least one substrate at a prescribed interval over almost the entire area, excluding the areas passing said lead parts.

2. A liquid crystal cell of the active matrix type, characterized by the following facts: liquid crystal is sealed between a pair of substrates bonded to each other via a frame-like sealant consisting of a resin including a gap material that defines the cell gap, and, at the same time, on the inner surfaces of one substrate, plural pixel electrodes arranged in a matrix configuration corresponding to the display area, plural thin-film transistors connected to said pixel electrodes, respectively, gate lines and data lines for supplying a gate signal and data signal to said thin-film transistors, and lead parts extending from said lines to the outer side of said sealant are formed, on the inner surface of the other substrate, a light-shielding film opening at the parts corresponding to the various pixels, opposing electrodes corresponding to the entire region of said display area, and lead parts extending out from said opposing electrode and said light-shielding film are formed;

in this active matrix type liquid crystal cell, the outer peripheral parts of both said opposing electrodes and said light-shielding film are formed with a contour corresponding to the interior of the joint part made of said sealant.

3. The liquid crystal cell described in Claim 2 characterized by the fact that the outer peripheral edges of said opposing electrodes and said light-shielding film are on the inner side with respect to the outer periphery of the sealant.

4. The liquid crystal cell described in Claim 2 characterized by the fact that plural dummy films with film thicknesses nearly equal to that of the lead parts are set at a prescribed interval over almost the entire region, excluding the regions where said lead parts pass, on the joint part made of the sealant on the inner surface of one substrate.

5. The liquid crystal cell described in Claim 4 characterized by the fact that the dummy films are set on the inner side with respect to the outer periphery of the sealant.

6. The liquid crystal cell described in Claim 5 characterized by the fact that the dummy films are formed in linear shape along the width direction of the sealant, and the ratio of the spacing between the dummy films to the width of the dummy film is less than the ratio of the interval between the lead parts to the width of the lead part.

Detailed explanation of the invention

[0001]

Technical field of the invention

The present invention pertains to a liquid crystal cell for use in a liquid crystal display device. It provides a liquid crystal cell with a more uniform cell gap.

[0002]

Prior art

In addition to the generally used TN type, there are other types of the liquid crystal display devices, such as STN type with twist angle of the liquid crystal molecules as large as in the range of 180° to 270° , the birefringence effect type that can execute a colored display without using a color filter, and types using ferroelectric liquid crystal or antiferroelectric liquid crystal, etc. Said liquid crystal display devices usually have the following structure: a liquid crystal cell is sandwiched between a pair of polarization sheets. For the birefringence effect type liquid crystal display device, a phase difference plate may be set between the liquid crystal cell and the polarization sheet.

[0003]

For said liquid crystal cell, a pair of substrates made of glass or the like are bonded to each other via a frame-like sealant made of a resin having gap members for defining the cell gap (spacing between substrates), and a liquid crystal is sealed in the region defined by said sealant between said substrates. Consequently, on the inner surfaces of said pair of substrates, transparent electrodes corresponding to the display area and lead parts extending to the outer side of said sealant are formed, respectively.

[0004]

An orienting film that covers said electrodes and defines the orientation state of the liquid crystal molecules is applied to the inner surfaces of the display areas of said pair of substrates. In the liquid crystal cell for use in the liquid crystal display device that can affect a colored display by means of color filters (TN type, STN type, ferroelectric liquid crystal display device, etc.), color filters are set on the inner surface of one substrate (below the electrodes or between said electrodes and the orienting film).

[0005]

Problems to be solved by the invention

However, the display characteristics of said liquid crystal display device depends on the layer thickness of the liquid crystal cell and the orientation of the liquid crystal molecules. Consequently, in order to realize a high-quality display without display unevenness, it is necessary to ensure a uniform thickness of the liquid crystal layer, that is, the cell gap, of the liquid crystal cell over the entire cell.

[0006]

Here, the cell gap is defined by the gap members mixed in the sealant for bonding the two substrates to each other. Because the cell gap of the region where the lead part of the joint part made of said sealant passes is defined by the gap members on the lead part, while the cell gap of the remaining region is defined by the gap members contacting the substrate surfaces, there is variation in the cell gap of said liquid crystal cell corresponding to the film thickness of said lead part.

[0007]

The variation of the cell gap, that is, the difference in the cell gap between the region where the lead part passes and the remaining region of said joint part, is about 0.3-0.4 μm for the active matrix type liquid crystal cell using thin-film transistors as the active elements. This precision is a small problem for the conventionally used TN type liquid crystal display devices.

[0008]

However, for the STN type and birefringence effect type liquid crystal display devices as well as the ferroelectric liquid crystal display devices, even a small variation in the cell gap of the liquid crystal cell affects the display characteristics. For example, in the birefringence effect type liquid crystal display device that displays plural colors by means of a change in the value of $\Delta n \cdot d$ (the product of refractive index anisotropy Δn and liquid crystal layer thickness d) of the liquid crystal cell corresponding to the applied voltage, even a small variation in the cell gap appears as color unevenness. The purpose of the present invention is to solve the aforementioned problems of the prior art by providing a liquid crystal cell that can minimize the variation in the cell gap.

[0009]

Means to solve the problems

The present invention provides a liquid crystal cell characterized by the following facts: for the liquid crystal cell, liquid crystal is sealed between a pair of substrates bonded to each other via a frame-like sealant consisting of a resin including a gap material that defines the cell gap, and, at the same time, on the inner surfaces of said pair of substrates, electrodes corresponding to the display area and lead parts extending to the outer side of said sealant are formed, respectively; in this liquid crystal cell, plural dummy films with film thicknesses nearly equal to that of said lead parts are formed on the joint part of the inner surface of at least one substrate at a prescribed interval over almost the entire area, excluding the areas passing said lead parts.

[0010]

According to the present invention, the cell gap of the region where the lead part passes among the parts of the joint part made of the sealant is defined by the gap members on said lead part, while the cell gap of the remaining region is defined by the gap members on the dummy film having almost the same film thickness as that of said lead part. Consequently, it is possible to minimize the variation of the cell gap.

[0011]

Also, the present invention provides a liquid crystal cell characterized by the following facts: in the liquid crystal cell of the active matrix type, liquid crystal is sealed between a pair of substrates bonded to each other via a frame-like sealant consisting of a resin including a gap material that defines the cell gap, and, at the same time, on the inner surfaces of one substrate, plural pixel electrodes set in a matrix configuration corresponding to the display area, plural thin-film transistors connected to said pixel electrodes, respectively, gate lines and data lines for supplying gate signal and data signal to said thin-film transistors, and lead parts extending from said lines to the outer side of said sealant are formed, on the inner surface of the other substrate, a light-shielding film opening at the parts corresponding to the various pixels, opposing electrodes corresponding to the entire region of said display area, and lead parts extending out from said opposing electrode and said light-shielding film are formed; in this active matrix type liquid crystal cell, both said opposing electrodes and the outer peripheral parts of said light-shielding film are formed with a contour corresponding to the interior of the joint part made of said sealant.

[0012]

According to the present invention, the cell gap of the region where the lead parts extending from the opposing electrodes and the light-shielding film among the regions of the bonding part made of the sealant pass is defined by the gap members on said lead parts, while the cell gap of the remaining region is defined by the gap members on the outer peripheral part of the opposing electrodes and light-shielding film. Because the film thickness of the outer peripheral part of said opposing electrodes and light-shielding film and the film thickness of said lead part are equal, it is possible to minimize the variation of the cell gap.

[0013]

According to the present invention, the following scheme is preferred: the outer peripheral edges of said opposing electrodes and said light-shielding film are on the inner side with respect to the outer periphery of the sealant. As a result, the outer peripheral part of the sealant and the substrate surfaces can be directly in close contact with each other so that the sealing property can be improved. At the same time, it is possible to prevent external impurities from passing through the opposing electrodes and the light-shielding film and entering the cell.

[0014]

In addition, for said active matrix type liquid crystal cell, the following scheme is preferred: plural dummy films with film thicknesses nearly equal to that of the lead parts are set at a prescribed spacing over almost the entire region, excluding the regions where said lead parts pass, on the joint part made of the sealant on the inner surface of one substrate where said pixel electrodes, thin-film transistors, gates, and data lines are formed. In this way, it is possible to eliminate variation in the cell gap almost entirely.

[0015]

Also, according to the present invention, the following scheme is preferred: the dummy films are set on the inner side with respect to the outer periphery of the sealant. In this way, the outer peripheral part of the sealant is in direct close contact with the substrate surfaces, so that a high sealing property can be realized, and, at the same time, it is possible to prevent external impurities from passing through said dummy film and entering the cell.

[0016]

When said dummy film is formed on the inner side with respect to the outer periphery of the sealant, the following scheme is preferred: the dummy films are formed in linear shape along the width direction of the sealant, and the ratio of the spacing between the dummy films to the

width of the dummy films is less than that ratio of the interval between the lead parts to the width of the lead parts. In this way, the number of gap members per unit area of the lead part passing through the entire width of said joint part is larger than the number of the gap members per unit area of the dummy film with the length smaller than the width of said joint part, so that for the density of the gap members on the lead parts and on the dummy films that are effective in defining the cell gap, the value of the density on the lead part with larger length in the width direction of said joint part is less than that on the dummy film with smaller length in the width direction of said joint part. Consequently, the effect of the gap members in defining the cell gap is nearly the same over the entire circumference of the joint part, and it is possible to further reduce the variation in the cell gap.

[0017]

Embodiment of the invention

In the following, an explanation will be given regarding embodiments of the present invention with reference to figures. Figures 1-5 illustrate Application Example 1 of the present invention. Figure 1 is a plan view of the liquid crystal cell. Figure 2 is a plan view of one substrate of said liquid crystal cell. Figure 3 is an enlarged view of a part of Figure 2. Figure 4 is an enlarged plan view of a part of said liquid crystal cell. Figure 5 includes enlarged cross-sectional views illustrating a part of said liquid crystal cell. (a) is a cross-sectional view along A-A in Figure 3. (b) is a cross-sectional view along B-B in Figure 3.

[0018]

As shown in Figures 1-5, the liquid crystal cell in this application example is prepared by bonding a pair of transparent substrates (1), (2) made of glass or the like via frame-like sealant (11), and then sealing the liquid crystal (not shown in the figure) into the region defined by said substrates (1), (2) and said sealant (11). On the inner surfaces of said pair of substrates (1), (2), transparent electrodes corresponding to display area E and lead parts extending to the outer side of sealant (11) are formed, respectively.

[0019]

The liquid crystal cell in this application example is of the active matrix type using thin-film transistors (hereinafter referred to as TFTs) as the active elements. On the inner surface of one substrate among said pair of substrates (1), (2), such as rear side substrate (1), as shown in Figures 1-3, plural transparent pixel electrodes (3) set in a matrix configuration corresponding to display area E, plural TFTs (4) connected to said pixel electrodes (3), respectively, gate lines (5) and data lines (6) for supplying gate signals and data signals to said TFTs (4), and lead

parts (5a), (6a) extending from said lines (5), (6) to the outer side of sealant (11) are formed. The end parts of said lead parts (5a), (6a) are used as connecting terminals (5b), (6b) for the driver.

[0020]

In the figure, said TFTs (4) are shown in a simplified way. Each of TFTs (4) is composed of the following parts: a gate electrode formed on substrate (1), a gate insulating film covering said gate electrode, an i-type semiconductor film formed opposite to said gate electrode on said gate insulating film, and a source electrode and a drain electrode formed via n-type semiconductor on the two side parts of said i-type semiconductor film. Said gate lines (5) are formed as wiring on substrate (1), and the gate electrodes of TFTs (4) are formed integrally on substrate (1). The gate insulating film (transparent film) of said TFTs (4) are formed on the entire region of said display area E. Said data lines are formed as wiring on said gate insulating film and are connected to the drain electrodes of TFTs (4). Said pixel electrodes (3) are formed on the gate insulating film, and they are connected to the source electrodes of TFTs (4).

[0021]

On the inner surface of said rear side substrate (1), near each of the corner parts, relay electrode (7) for connecting to the opposing electrode set on the other substrate (outer side substrate) (2) is formed such that it partially or entirely projects to the outer side of the joint part made of sealant (11).

[0022]

Among said relay electrodes (7), the relay electrode (7) set at the corner part between the substrate edge part where gate line terminals (5b) are set and the substrate edge part where data line terminals (6b) are set is connected to the terminal on one side among driver connecting terminals (7a) formed on the two end sides of the group of data line terminals (6b) via lead wiring (7b) set along the outer periphery of said joint part. On the other hand, relay electrodes (7) set at the remaining three corner parts are commonly connected by lead wiring (7c) set by wiring along the outer periphery of said joint part, and are connected via said lead wiring (7c) to terminals (7a) as the other end side of the group of data line terminals (6b).

[0023]

In addition, as shown in Figures 1-3, among the joint parts made of sealant (11) on the inner surface of said rear side substrate (1), almost the entire region (the area encircled by broken lines in Figures 1, 2), excluding the regions where lead parts (5a), (6a) of gate lines (5) and data lines (6) pass and the parts where relay electrodes (7) overlap, (the region defined by the broken

line in Figure 2) is considered the dummy film forming region D. In said dummy film forming region D, plural dummy films (8) are set at a prescribed interval over the entire region of said dummy film forming region D.

[0024]

Said dummy films (8) are set on the inner side with respect to the outer periphery of said sealant (11). In this application example, dummy films (8) are formed as fine linear parts along the width direction of sealant (11). Said linear dummy films (8) are set from the position near the inner side of the joint part with respect to the inner periphery of the joint part made of sealant (11) to nearly the central part of the width of the joint part.

[0025]

Said dummy films (8) are formed with width slightly larger than that of lead parts (5a), (6a) of said gate lines (5) and data lines (6). The spacing between dummy films (8), (8) is set to be smaller than the spacing between lead parts (5a), (5a) and (6a), (6a).

[0026]

That is, for example, if the diagonal size of the display screen is 4.7 inches, and the liquid crystal cell has 240×640 pixels, the width of said lead parts (5a), (6a) is about 30 μm, and the spacing between said lead parts (5a), (5a), (6a), (6a) is about 150 μm. In this application example, dummy films (8) are formed in a linear shape with a length about half the width of the joint part, and, at the same time, the width of dummy films (8) is about 50 μm, and the spacing between dummy films (8), (8) is set at about 50 μm.

[0027]

Said dummy films (8) and relay electrodes (7) are formed as metal films (such as aluminum alloy films), like gate lines (5) formed by the wiring on substrate (1). Also, said data lines (6) are formed as a metal film (such as aluminum alloy film) with nearly the same film thickness as that of said gate lines (5).

[0028]

Consequently, the film thickness of said dummy films (8) and relay electrodes (7) is equal to that of lead parts (5a) of gate lines (5) (about 0.3-0.4 μm), and it is also nearly equal to the film thickness of lead parts (6a) of data lines (6).

[0029]

As shown in Figure 4, on the inner surface of outside substrate (2), light-shielding film (9) with openings formed in the parts corresponding to the various pixels and opposing electrode (10) facing all of said pixel electrodes (3), as well as lead parts (10a), (9a) extending from the vicinity of the corner parts of opposing electrode (10) and light-shielding film (9) to the outer side of sealant (11) are formed. The end parts of said lead parts (10a), (9a) are set facing relay electrodes (7) formed on said rear side substrate (1).

[0030]

Said opposing electrode (10) is a film-shaped transparent electrode corresponding to the entire region of display area E. Said opposing electrode (10) is formed over the entire region of the liquid crystal sealed-in region surrounded with sealant (11), with its outer peripheral part formed in a size with a small superimposed width on the inner peripheral edge of said sealant (11).

[0031]

In this application example, opposing electrode (10) is formed on the surface of outside substrate (2), and light-shielding film (9) is formed thereon. Said light-shielding film (9) is a laminated film consisting of a chromium film and a chromium oxide film. Here, the chromium oxide film with low reflectivity is set facing the outer surface of outside substrate (2), that is, the display surface.

[0032]

The contours of said light-shielding film (9) and its lead part (9a) are slightly smaller than that of opposing electrode (10) and plasma generating region (10a), and, on lead part (9a) of said light-shielding film (9), opening (9b) is formed to expose lead part (10a) of said opposing electrode (10).

[0033]

Although not shown in the figure, on the inner surface of said rear side substrate (1), an orienting film is formed to cover said pixel electrodes (3) and TFTs (4). On the inner surface of said outside substrate (2), an orienting film for covering said opposing electrode (10) and light-shielding film (9) is formed. Said orienting films are made of polyimide or other horizontal orienting agent, and an orientation process is performed by rubbing the film surface.

[0034]

Said orienting films are formed over the entire region of display area E by avoiding the bonding parts made of sealant (11) so that its outer periphery does not superpose sealant (11).

[0035]

On the other hand, said sealant (11) is made of a thermosetting or light-curable resin. Mixed in the resin are ball-shaped gap members (12) for defining the cell gap (resin grains or grains made of metal or the like and having the entire outer surface coated with resin) (see Figure 5).

[0036]

The liquid crystal cell in this application example is prepared as follows: on one of said pair of substrates (1), (2), e.g., rear side substrate (1), said sealant (11) is printed to form a frame-like pattern to define the liquid crystal sealed region. On each lead part (10a) of said opposing electrode (10) on the other substrate, that is, outside substrate (2), conductive material (13) with gold grains mixed in a thermosetting or light-curable resin (see Figure 1) is applied dropwise. Then, said two substrates (1), (2) are superimposed under pressure, so that the spacing (cell gap) between said substrates (1), (2) is adjusted to the spacing defined by gap members (12) in sealant (11). In this state, sealant (11) and said conductive material (13) are cured so that said two substrates (1), (2) are bonded to each other for assembly.

[0037]

As the liquid crystal cell is assembled in this way, lead parts (10a) of opposing electrode (10) on outside substrate (2) are electrically connected via relay electrodes (7) of rear side substrate (1) and said conductive material (13) in the exposed parts on the periphery of lead part (9a) of said light-shielding film (9) and in said opening (9b).

[0038]

Also, inside said liquid crystal cell, that is, in the liquid crystal sealed region defined by sealant (11) of two substrates (1), (2), liquid crystal injection port (14) (see Figure 1), formed as a partial void in said sealant (11), is used to inject and fill the liquid crystal using the vacuum injection method. Then, said liquid crystal injection port (14) is sealed with sealing resin (15).

[0039]

The molecules of the liquid crystal sealed in the liquid crystal cell have their orientation direction defined near substrates (1), (2) by means of the orienting films formed on said two

substrates (1), (2), and they are oriented in the prescribed orientation state, such as in the twisted orientation state, between substrates (1), (2).

[0040]

For said liquid crystal cell of the present invention, among said pair of substrates (1), (2), on the joint part made of sealant (11) on the inner surface of rear side substrate (1) where pixel electrodes (3), TFTs (4), gate lines (5) and data lines (6) are formed, plural dummy films (8) are formed at prescribed intervals over almost the entire region, excluding the regions where lead parts (5a), (6a) of gate lines (5) and data lines (6) pass. As a result, the cell gap of the regions where lead parts (5a), (6a) pass among the regions of the joint part made of sealant (11) is defined by gap member (12) on said lead parts (5a), (6a), while the cell gap of the remaining region is defined by the gap members on dummy films (8) having nearly the same film thickness as that of said lead parts (5a), (6a).

[0041]

In said liquid crystal cell, because the film thickness of said dummy films (8) is nearly equal to that of lead parts (5a), (6a), the cell gap defined by gap member (12) on lead parts (5a), (6a) is nearly equal to that defined by the gap members on dummy films (8). Consequently, it is possible to minimize the variation of the cell gap.

[0042]

As a result, when said liquid crystal cell is used in the liquid crystal display device of the birefringence effect type that displays plural colors by means of changing the value of $\Delta n \cdot d$ of the liquid crystal cell corresponding to the applied voltage by exploiting the birefringence effect of the liquid crystal (or the birefringence effect of the liquid crystal and the phase difference sheet) and the polarization effect of the polarization sheet, there is little variation in color caused by variation in the cell gap of the liquid crystal cell, and it is possible to realize a high-quality color display.

[0043]

Also, in said liquid crystal cell, because said dummy films (8) are set on the inner side with respect to the outer periphery of sealant (11), the outer peripheral part of sealant (11) can make direct close contact with the surfaces of substrates (1), (2), so that a high sealing property can be realized, and, at the same time, it is possible to prevent external impurities from passing through said dummy films (8) and entering the cell.

[0044]

Also, in said application example, while dummy films (8) are formed in a linear shape along the width direction of said sealant (11), the width of dummy films (8) is selected to be larger than that of lead parts (5a), (6a), and the spacing between dummy films (8), (8) is smaller than the spacing between lead parts (5a), (5a) and (6a), (6a). As a result, the ratio of the spacing between dummy films (8) to the width of dummy films (8) is less than the ratio of the spacing between lead parts (5a), (6a) to the width of said lead parts (5a), (6a), so that the number of gap members (12) of each lead part on lead parts (5a), (6a) passing through the entire width of said joint part can be balanced by the number of gap members (12) for each dummy film on dummy films (8) with the length smaller than the width of said joint part.

[0045]

That is, in said application example, the number of gap members (12) for each dummy film on dummy films (8) with the length smaller than the width of said joint part is larger than the number of gap members (12) of each lead part on lead parts (5a), (6a) passing through the entire width of said joint part. Consequently, for the density of gap members (12) on the lead parts and dummy film effective in defining the cell gap, the density on lead parts (5a), (6a) with the smaller length in the width direction of said joint part is lower than that on dummy films (8) with the smaller length in the width direction of said joint part. Consequently, the effect of said gap members (12) in defining the cell gap is nearly the same over the entire circumference of the joint part, and the variation of the cell gap can be further reduced.

[0046]

Figure 5 shows gap members (12) in an exaggerated form in the figure for clarity. For a liquid crystal cell for use in a birefringence effect type liquid crystal display device, the cell gap is set at 4-5 μm using gap members with diameter of 4-5 μm . On the other hand, the width of sealant (11) is about 1000 μm . Consequently, in practice, plural gap members (12) are distributed on the lead parts and the dummy films.

[0047]

Said first application example is not limited to the active matrix type display using TFTs as the active elements. For example, it may also be adopted in the active matrix type liquid crystal cell using MIM-structure nonlinear resistance elements as the active elements and the simple matrix type liquid crystal cell, etc.

[0048]

For said active matrix type liquid crystal cell using said nonlinear resistance elements as the active elements, on the inner surface of one substrate, plural pixel electrodes set in matrix configuration, plural active elements connected to said pixel electrodes, respectively, and signal supply lines for supplying an on signal to the active elements on each row are set. On the other substrate, plural opposing electrodes divided into each pixel columns are set. Here, on the bonding part made of sealant on the inner surface of said one substrate, plural dummy films with film thicknesses nearly equal to that of the lead parts of said signal supplying lines are set with a prescribed spacing between them on almost the entire region excluding the regions where said lead parts pass. On said bonding part on the inner surface of the other substrate, plural dummy films with film thicknesses nearly equal to that of the lead parts of said opposing electrodes are set with a prescribed spacing between them over almost the entire region excluding the region where said lead parts pass. As a result, it is possible to have a uniform cell gap.

[0049]

For said simple matrix type liquid crystal cell, on the inner surface of one substrate, plural scanning electrodes are set along the row direction. On the other substrate, plural scanning electrodes are set along the column direction. Here, on the bonding part made of the sealant on the inner surface of said one substrate, plural dummy films with film thicknesses nearly equal to that of the lead parts of said scanning electrodes are formed with a prescribed spacing between them over almost the entire region excluding the region where said lead parts pass. On said bonding part on the inner surface of the other substrate, plural dummy films with nearly the same film thickness as that of the lead parts of said signal electrodes are formed with a prescribed spacing between them on almost the entire region excluding the region where said lead parts pass. As a result, it is possible to have a uniform cell gap.

[0050]

Figures 6 and 7 illustrate Application Example 2 of the present invention. Figure 6 is a plan view illustrating a part of the substrate where the opposing electrodes are formed. Figure 7 includes enlarged cross-sectional views illustrating a part of said liquid crystal cell. (a) is a cross-sectional view taken across A'-A' in Figure 6, and (b) is a cross-sectional view taken across B'-B' in Figure 6.

[0051]

This application example provides a further improved version of the liquid crystal cell in said Application Example 1. It provides an active matrix type liquid crystal cell using TFTs as

the active elements. In this liquid crystal cell, both opposing electrode (10) and light-shielding film (9) formed on outside substrate (2) have a contour such that the outer peripheral part is formed corresponding to within the joint part made of sealant (11).

[0052]

In this application example, the contour containing lead part (9a) of light-shielding film (9) is the same as that of opposing electrode (10) (the contour containing lead part (10a)), and, at the same time, said opposing electrode (10) and light-shielding film (9) are formed of an appropriate size such that the outer peripheral edge of the part other than said lead parts (10a), (9a) is located on the inner side with respect to the outer periphery of sealant (11) (here, the outer peripheral edge is at about the middle of the width of sealant (11)).

[0053]

For the liquid crystal cell in this application example, the constitution is the same as that in said Application Example 1, except that said opposing electrode (10) and light-shielding film (9) are formed with said contour. The same symbols as those adopted in the above are adopted, and they will not be explained again.

[0054]

For the liquid crystal cell in this application example, the cell gap of the region where lead parts (10a), (9a) extending from opposing electrode (10) and light-shielding film (9) among the regions of the joint part made of sealant (11) is defined by gap members (12) on lead parts (10a), (9a), while the cell gap of the remaining region is defined by gap members (12) on the outer peripheral part of opposing electrode (10) and light-shielding film (9). Because the film thickness of the outer peripheral part of opposing electrode (10) and light-shielding film (9) is equal to that of said lead parts (10a), (9a), the variation of the cell gap can be minimized.

[0055]

That is, for the liquid crystal cell in said Application Example 1, as shown in Figure 4, only opposing electrode (10) is superimposed with sealant (11), while light-shielding film (9) is not superimposed on sealant (11). Consequently, among the regions of the joint part made of sealant (11) on the inner surface of said outside substrate (2), the region where said lead parts (10a), (9a) pass has a thicker film thickness than the region overlapped with only the outer peripheral part of said opposing electrode (10) by the film thickness of light-shielding film (9).

[0056]

While the film thickness of opposing electrode (10) is about 0.05 μm , the film thickness of light-shielding film (9) made of a laminate of a chromium film and a chromium oxide film is about 0.20 μm . Consequently, there is a step of about 0.20 μm between the region of said bonding part of outside substrate (2) where lead parts (10a), (9a) pass and the region where only the outer peripheral part of opposing electrode (10) overlaps.

[0057]

Consequently, for the liquid crystal cell in said Application Example 1, in the region of said bonding part where lead parts (10a), (9a) of opposing electrode (10) and light-shielding film (9) pass, the cell gap is larger by the film thickness of light-shielding film (9).

[0058]

Now, in Application Example 2, both opposing electrode (10) and light-shielding film (9) are formed such that the outer peripheral part has a contour corresponding to within the bonding part made of sealant (11). Consequently, there is no step between the region of said bonding part of outside substrate (2) where lead parts (10a), (9a) pass and the region where the outer peripheral parts of opposing electrode (10) and light-shielding film (9) overlap. Consequently, it is possible to minimize the variation of the cell gap.

[0059]

Also, in this application example, as in said Application Example 1, on the bonding part made of sealant (11) on the inner surface of rear side substrate (1), plural dummy films (8) with film thicknesses nearly equal to that of lead parts (5a), (6a) of gate lines (5) and data lines (6) are formed with a prescribed spacing between them on almost the entire region excluding the region where said lead parts (5a), (6a) pass. Consequently, it is possible to almost entirely eliminate the variation of the cell gap.

[0060]

Consequently, when the liquid crystal cell in this application example is used on a birefringence effect type liquid crystal display device, there is no variation in color caused by variation of the cell gap of the liquid crystal cell, and it is possible to realize an even higher quality of color display.

[0061]

Also, for the liquid crystal cell of said Application Example 2, the outer peripheral edges of opposing electrode (10) and light-shielding film (9) of outside substrate (2) are positioned on the inner side from the outer periphery of sealant (11), and dummy films (8) formed on rear side substrate (1) are also on the inner side from the outer periphery of sealant (11), so that it is possible to have the outer peripheral part of sealant (11) in direct close contact with the surfaces of two substrates (1), (2), so that a high sealing property can be realized. At the same time, it is possible to prevent the external impurities from passing through opposing electrode (10) and light-shielding film (9) or through dummy films (8) and entering the cell.

[0062]

The present invention is not limited to the liquid crystal cell for use in the birefringence effect type liquid crystal display device. It may also be adopted in the liquid crystal cells for use in the STN type liquid crystal display device and ferroelectric liquid crystal display device, for which even a small variation can influence the display characteristics, as well as the TN type liquid crystal display device.

[0063]

Effects of the invention

The present invention provides a liquid crystal cell characterized by the following facts: for the liquid crystal cell, liquid crystal is sealed between a pair of substrates bonded to each other via a frame-like sealant consisting of a resin including gap material that defines the cell gap, and, at the same time, on the inner surfaces of said pair of substrates, electrodes corresponding to the display area and lead parts extending to the outside of said sealant are formed, respectively; for this liquid crystal cell, plural dummy films with film thicknesses nearly equal to that of said lead parts are formed on the joint part joined by the sealant on the inner surface of at least one substrate at a prescribed interval over almost the entire region, excluding the regions where said lead parts pass. Consequently, it is possible to minimize the variation of the cell gap.

[0064]

Also, the present invention provides a liquid crystal cell characterized by the following facts: for the liquid crystal cell of the active matrix type, liquid crystal is sealed between a pair of substrates bonded to each other via a frame-like sealant consisting of a resin including gap material that defines the cell gap, and, at the same time, on the inner surfaces of one substrate, plural pixel electrodes set in matrix configuration corresponding to the display area, plural thin-

film transistors connected to said pixel electrodes, respectively, gate lines and data lines for supplying gate signal and data signal to said thin-film transistors, and lead parts extending from said lines to the outside of said sealant are formed, on the inner surface of the other substrate, a light-shielding film opening at the parts corresponding to the various pixels, opposing electrode corresponding to the entire region of said display area, and lead parts extending out from said opposing electrode and said light-shielding film are formed; in this active matrix type liquid crystal cell, both said opposing electrode and said light-shielding film have their outer peripheral parts formed with a contour corresponding to the interior of the joint part made of said sealant. Consequently, it is possible to minimize the variation of the cell gap.

[0065]

According to the present invention, the outer peripheral edges of said opposing electrode and said light-shielding film are on the inner side with respect to the outer periphery of the sealant. As a result, the outer peripheral part of the sealant and the substrate surfaces can be in direct close contact with each other so that the sealing property can be improved. At the same time, it is possible to prevent external impurities from passing through the opposing electrode and the light-shielding film and entering the cell.

[0066]

In addition, for said active matrix type liquid crystal cell, plural dummy films with film thicknesses nearly equal to that of the lead parts are set at a prescribed spacing over almost the entire region, excluding the regions where said lead parts pass, on the joint part made of the sealant on the inner surface of one substrate where said pixel electrodes, thin-film transistors, gates, and data lines are formed. In this way, it is possible to eliminate the variation in the cell gap almost entirely.

[0067]

Also, according to the present invention, the dummy films are set on the inner side with respect to the outer periphery of the sealant. In this way, the outer peripheral part of the sealant is in close direct contact with the substrate surfaces, so that a high sealing property can be realized, and, at the same time, it is possible to prevent external impurities from passing through said dummy film and entering the cell.

[0068]

When said dummy film is formed on the inner side with respect to the outer periphery of the sealant, the dummy films are formed in a linear shape along the width direction of the

sealant, and the ratio of the spacing between the dummy films to the width of the dummy film is smaller than that ratio of the spacing between the lead parts to the width of the lead part. In this way, the number of gap members per unit area of the lead part passing through the entire width of said joint part is larger than the number of gap members per unit area of the dummy film with a length smaller than the width of said joint part, so that for the density of the gap members per the lead parts and on the dummy films that are effective in defining the cell gap, the value of the density on the lead part with larger length in the width direction of said joint part is smaller than that on the dummy film with smaller length in the width direction of said joint part.

Consequently, the effect of the gap members in defining the cell gap is nearly the same over the entire circumference of the joint part, and it is possible to further reduce the variation in the cell gap.

Brief description of the figures

Figure 1 is a plan view of the liquid crystal cell in Application Example 1 of the present invention.

Figure 2 is a plan view of one of the substrates of said liquid crystal cell.

Figure 3 is an enlarged view of a part of Figure 2.

Figure 4 is an enlarged plan view illustrating a part of the other substrate of said liquid crystal cell.

Figure 5 includes enlarged cross-sectional views illustrating a part of said liquid crystal cell. (a) is a cross-sectional view along A-A in Figure 3. (b) is a cross-sectional view along B-B in Figure 3.

Figure 6 is a plan view illustrating a part of the substrate where the opposing electrode is formed in Application Example 2 of the present invention.

Figure 7 includes enlarged cross-sectional views illustrating a part of said liquid crystal cell. (a) is a cross-sectional view along A'-A' in Figure 6. (b) is a cross-sectional view along B'-B' in Figure 6.

Explanation of symbols

E	Display area
1, 2	Substrate
3	Pixel electrode
4	TFT
5	Gate line
5a, 6a	Lead part
6	Data line

- 7 Relay electrode
- 8 Dummy film
- 9 Light-shielding film
- 9a, 10a Lead part
- 10 Opposing electrode
- 11 Sealant
- 12 Gap member
- 13 Conductive material




Figure 1

- Key:
- 5 Gate line
 - 5a Lead part
 - 6 Data line
 - 6a Lead part
 - D Dummy film forming region
 - E Display area




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7

February 11, 2009

Re: 6774-120456

To Whom It May Concern:


This is to certify that a professional translator on our staff who is skilled in the Japanese language translated "JP09197415A" from Japanese into English.

We certify that the English translation conforms essentially to the original Japanese language.

Kim Vitray

Kim Vitray
Operations Manager

Subscribed and sworn to before me this 11th day of February, 2009.



Vicki L. Wunneburger

Vicki Wunneburger
Notary Public

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平9-197415

(43) 公開日 平成9年(1997)7月31

(51) Int.Cl. ⁶	識別記号	庁内整理番号	P I	特許表示箇所
G 0 2 F	1/1339	5 0 5	G 0 2 F 1/1339	5 0 5
	1/1345		1/1345	
	1/136	5 0 0	1/136	5 0 0

審査請求 未請求 請求項の数 6 O L (全 10 頁)

(21) 出願番号 特願平8-3789

(22) 出願日 平成8年(1996)1月12日

(71) 出願人 000001443

カシオ計算機株式会社

東京都新宿区西新宿2丁目6番1号

(72) 発明者 宮下 崇

東京都八王子市石川町2951番地の5 カシオ計算機株式会社八王子研究所内

(72) 発明者 吉野 正雄

東京都八王子市石川町2951番地の5 カシオ計算機株式会社八王子研究所内


(74) 代理人 弁理士 鈴江 武彦

(54) 【発明の名称】 液晶セル

(57) 【要約】

【課題】 セルギャップのばらつきを極く小さくする。

【解決手段】 ギャップ材を混入した樹脂からなる枠状のシール材 1 1 を介して接合された一対の基板 1, 2 間に液晶が封入されるとともに、前記一対の基板 1, 2 の内面にそれぞれ、表示エリア E に対応する電極と、前記シール材 1 1 の外側に延出するリード部 5 a, 6 a とが形成された液晶セルにおいて、少なくとも一方の基板 1 の内面の前記シール材 1 1 による接合部に、前記リード部 5 a, 6 a とほぼ同じ膜厚の複数のダミー膜を、前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設けた。



【特許請求の範囲】

【請求項 1】セルギャップを規制するギャップ材を混入した樹脂からなる枠状のシール材を介して接合された一対の基板間に液晶が封入されるとともに、前記一対の基板の内面にそれぞれ、表示エリアに対応する電極と、前記シール材の外側に延出するリード部とが形成された液晶セルにおいて、

少なくとも一方の基板の内面の前記シール材による接合部に、前記リード部とほぼ同じ膜厚の複数のダミー膜を、前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設けたことを特徴とする液晶セル。

【請求項 2】セルギャップを規制するギャップ材を混入した樹脂からなる枠状のシール材を介して接合された一対の基板間に液晶が封入されるとともに、一方の基板の内面に、表示エリアに対応させてマトリクス状に配列された複数の画素電極と、これらの画素電極にそれぞれ接続された複数の薄膜トランジスタと、これらの薄膜トランジスタにゲート信号およびデータ信号を供給するゲートラインおよびデータラインと、これらのラインから前記シール材の外側に延出するリード部とが形成され、

他方の基板の内面に、各画素に対応する部分が開口する遮光膜と、前記表示エリアの全域に対応する対向電極と、この対向電極および前記遮光膜から前記シール材の外側に延出するリード部とが形成されたアクティブマトリクス型の液晶セルにおいて、

前記前記対向電極と遮光膜の両方を、その外周部が前記シール材による接合部内に対応する外形に形成したことを特徴とする液晶セル。

【請求項 3】対向電極と遮光膜の外周縁は、シール材の外周よりも内側にあることを特徴とする請求項 2 に記載の液晶セル。

【請求項 4】一方の基板の内面のシール材による接合部に、リード部とほぼ同じ膜厚の複数のダミー膜が、前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設けられていることを特徴とする請求項 2 に記載の液晶セル。

【請求項 5】ダミー膜は、シール材の外周よりも内側に設けられていることを特徴とする請求項 1 または請求項 4 に記載の液晶セル。

【請求項 6】ダミー膜は、シール材の幅方向に沿う線状に形成されており、このダミー膜の幅に対する各ダミー膜の間隔の比が、リード部の幅に対する各リード部の間隔の比よりも小さいことを特徴とする請求項 5 に記載の液晶セル。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】この発明は液晶表示装置に用いる液晶セルに関するものであって、セルギャップの均一度をより高めたものである。

【0002】

【従来の技術】液晶表示装置には、一般に利用されている TN 型のもののほかに、液晶分子のツイスト角を $180^\circ \sim 270^\circ$ と大きくした STN 型、カラーフィルタを用いずに着色した表示を得る複屈折効果型、強誘電性液晶または反強誘電性液晶を使用するもの等があり、これらの液晶表示装置は、一般に、液晶セルと、この液晶セルをはさんで配置された一対の偏光板とで構成されている。なお、複屈折効果型の液晶表示装置には、液晶セルと偏光板との間に位相差板を配置しているものもある。

【0003】上記液晶セルは、ガラス等からなる一対の基板を、セルギャップ（基板間隙）を規制するギャップ材を混入した樹脂からなる枠状のシール材を介して接合し、これらの基板間の前記シール材で囲まれた領域に液

晶を封入したもので、前記一对の基板の内面にはそれぞれ、表示エリアに対応する透明な電極と、前記シール材の外側に延出するリード部とが形成されている。

【0004】なお、前記一对の基板の表示エリアの内面には、前記電極を覆って、液晶分子の配向状態を規制する配向膜が設けられている。また、カラーフィルタを用いて着色した表示を得る液晶表示装置(TN型、STN型、強誘電性液晶表示装置等の)に用いられる液晶セルでは、いずれか一方の基板の内面(電極の下あるいは前記電極と配向膜との間)にカラーフィルタを設けている。

【0005】

【発明が解決しようとする課題】ところで、上記液晶表示装置の表示特性は、液晶層の層厚や液晶分子の配向状態によって変化するため、表示むらの無い高品質の表示を得るには、液晶セルの液晶層厚、つまりセルギャップを、セル全体にわたって均一にすることが必要である。

【0006】このセルギャップは、両基板を接合するシール材に混入されたギャップ材で規制されているが、前記シール材による接合部のうちのリード部が通っている領域のセルギャップは、リード部の上のギャップ材で規制され、他の領域のセルギャップは、基板面に接するギャップ材で規制されるため、上記液晶セルのセルギャップには、前記リード部の膜厚に応じたばらつきがある。

【0007】このセルギャップのばらつき、つまり、前記接合部のうちのリード部が通っている領域と他の領域とのセルギャップの差は、例えば薄膜トランジスタを能動素子とするアクティブマトリクス型液晶セルの場合で0.3~0.4 μ m程度であり、一般に利用されているTN型液晶表示装置ではほとんど問題にならない精度である。

【0008】しかし、STN型、複屈折効果型の液晶表示装置や、強誘電性液晶表示装置等においては、液晶セルのセルギャップの僅かなばらつきも表示特性に影響し、例えば、液晶の複屈折効果(または液晶および位相差板の複屈折効果)と偏光板の偏光作用とを利用し、印加電圧に対応した液晶セルの $\Delta n \cdot d$ (液晶の屈折率異方性 Δn と液晶層厚 d との積)の変化によって複数の色を表示する複屈折効果型の液晶表示装置では、僅かなセルギャップのばらつきが表示の色むらとなって現れる。この発明は、セルギャップのばらつきを極く小さくすることができる液晶セルを提供することを目的としたものである。

【0009】

【課題を解決するための手段】この発明は、セルギャップを規制するギャップ材を混入した樹脂からなる枠状のシール材を介して接合された一对の基板間に液晶が封入されるとともに、前記一对の基板の内面にそれぞれ、表示エリアに対応する電極と、前記シール材の外側に延出するリード部とが形成された液晶セルにおいて、少なくとも一方の基板の内面の前記シール材による接合部に、前記リード部とほぼ同じ膜厚の複数のダミー膜を、前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設けたことを特徴とするものである。

【0010】この発明によれば、シール材による接合部のうちのリード部が通っている領域のセルギャップが、前記リード部の上のギャップ材で規制され、他の領域のセルギャップが、前記リード部とほぼ同じ膜厚を有するダミー膜の上のギャップ材で規制されるため、セルギャップのばらつきを極く小さくすることができる。

【0011】また、この発明は、セルギャップを規制するギャップ材を混入した樹脂からなる枠状のシール材を介して接合された一对の基板間に液晶が封入されるとともに、一方の基板の内面に、表示エリアに対応させてマトリクス状に配列された複数の画素電極と、これらの画素電極にそれぞれ接続された複数の薄膜トランジスタと、これらの薄膜トランジスタにゲート信号およびデータ信号を供給するゲートラインおよびデータラインと、これらのラインから前記シール材の外側に延出するリー

ド部とが形成され、他方の基板の内面に、各画素に対応する部分が開口する遮光膜と、前記表示エリアの全域に対応する対向電極と、この対向電極および前記遮光膜から前記シール材の外側に延出するリード部とが形成されたアクティブマトリックス型の液晶セルにおいて、前記対向電極と前記遮光膜の両方を、その外周部が前記シール材による接合部内に対応する外形に形成したことを特徴とするものである。

【0012】この発明によれば、シール材による接合部のうちの対向電極および遮光膜から延出するリード部が通っている領域のセルギャップが、前記リード部の上のギャップ材で規制され、他の領域のセルギャップが、対向電極および遮光膜の外周部の上のギャップ材で規制されるが、前記対向電極および遮光膜の外周部と前記リード部の膜厚は同じであるため、セルギャップのばらつきを極く小さくすることができる。

【0013】この発明において、前記対向電極と遮光膜の外周縁は、シール材の外周よりも内側にあるのが望ましく、このようにすれば、シール材の外周部分と基板面とを直接密着させて高いシール性を得ることができるとともに、外部から不純物が対向電極および遮光膜を伝ってセル内に侵入するのを防止することができる。

【0014】また、上記アクティブマトリックス型の液晶セルにおいては、画素電極および薄膜トランジスタとゲート、データラインを形成した上記一方の基板の内面のシール材による接合部に、前記ゲート、データラインのリード部とほぼ同じ膜厚の複数のダミー膜を、前記接合部のうちの前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設けるのがさらに好ましく、このようにすれば、セルギャップのばらつきをほぼ完全に無くすることができる。

【0015】この発明において、上記ダミー膜は、シール材の外周よりも内側に設けるのが望ましく、このようにすれば、シール材の外周部分を基板面に直接密着させて高いシール性を得ることができるとともに、外部から不純物が前記ダミー膜を伝ってセル内に侵入するのを防止することができる。

【0016】また、前記ダミー膜をシール材の外周よりも内側に設ける場合は、このダミー膜をシール材の幅方向に沿う線状に形成するとともに、前記ダミー膜の幅に対する各ダミー膜の間隔の比を、前記リード部の幅に対する各リード部の間隔の比よりも小さくするのが望ましく、このようにすれば、前記接合部をその全幅にわたって通っているリード部の上にある単位面積当たりのギャップ材の数よりも、前記接合部の幅より小さい長さのダミー膜の上にある単位面積当たりのギャップ材の数が多くなり、セルギャップの規制に有効なリード部上およびダミー膜上のギャップ材の密度が、前記接合部の幅方向の長さが小さい各ダミー膜上に比べて前記接合部の幅方向の長さが大きい各リード部上の方が小さくなるから、これらのギャップ材によるセルギャップの規制効果を接合部全周にわたってほぼ等しくし、セルギャップのばらつきをより小さくすることができる。

【0017】

【発明の実施の形態】以下、この発明の実施の形態を図面を参照して説明する。図1～図5はこの発明の第1の実施例を示しており、図1は液晶セルの平面図、図2はその一方の基板の平面図、図3は図2の一部分の拡大図、図4は他方の基板の一部分の拡大平面図である。図5は前記液晶セルの一部分の拡大断面図であって、

(a)は図3のA-A線に沿った断面図、(b)は図3のB-B線に沿った断面図である。

【0018】この実施例の液晶セルは、図1～図5に示すように、ガラス等からなる一対の透明基板1、2を枠状のシール材11を介して接合し、これらの基板1、2間の前記シール材11で囲まれた領域に液晶(図示せず)を封入したもので、前記一対の基板1、2の内面にはそれぞれ、表示エリアEに対応する透明な電極と、前記シール材11の外側に延出するリード部とが形成され

ている。

【0019】なお、この実施例の液晶セルは、薄膜トランジスタ（以下、TFTと記す）を能動素子とするアクティブマトリックス型のものであり、一对の基板1、2のうち的一方、例えば裏側基板1の内面には、図1～図3に示すように、表示エリアEに対応させてマトリクス状に配列された複数の透明画素電極3と、これらの画素電極3にそれぞれ接続された複数のTFT4と、これらのTFT4にゲート信号およびデータ信号を供給するゲートライン5およびデータライン6と、これらのライン5、6から前記シール材11の外側に延出するリード部5a、6aとが形成されており、これらのリード部5a、6aの端部は駆動回路との接続端子5b、6bとされている。

【0020】なお、図では上記TFT4を簡略化して示しているが、このTFT4は、基板1上に形成されたゲート電極と、このゲート電極を覆うゲート絶縁膜と、このゲート絶縁膜の上に前記ゲート電極と対向させて形成されたi型半導体膜と、このi型半導体膜の両側部の上にn型半導体膜を介して形成されたソース電極およびドレイン電極とからなっており、上記ゲートライン5は基板1上に配線され、TFT4のゲート電極は前記ゲートラインに一体に形成されている。また、前記TFT4のゲート絶縁膜（透明膜）は、表示エリアEの全域にわたって形成されており、上記データラインは、前記ゲート絶縁膜の上に配線されてTFT4のドレイン電極に接続され、画素電極3はゲート絶縁膜の上に形成されてTFT4のソース電極に接続されている。

【0021】また、上記裏側基板1の内面には、その各コーナー部の付近にそれぞれ、他方の基板（表側基板）2に設けた対向電極を駆動回路に接続するための中継電極7が、その一部または全部を上記シール材11による接合部の外側に突出させて形成されている。

【0022】これらの中継電極7のうち、ゲートライン端子5bが配列された基板縁部とデータライン端子6bが配列された基板縁部との間のコーナー部に設けられた中継電極7は、データライン端子6b群の両端側にそれぞれ形成した駆動回路接続端子7aのうちの一端側の端子に、前記接合部の外周に沿わせて配線したリード配線7bを介してつながっており、他の3つのコーナー部に設けられた各中継電極7は、前記接合部の外周に沿わせて配線したリード配線7cにより共通接続され、このリード配線7cを介してデータライン端子6b群の他端側の端子7aにつながっている。

【0023】さらに、図1～図3に示すように、上記裏側基板1の内面のシール材11による接合部のうち、ゲートライン5およびデータライン6のリード部5a、6aが通っている領域と上記中継電極7がラップしている部分とを除くほぼ全域（図1および図2に破線で囲んで示した領域）は、ダミー膜形成領域Dとされており、この領域Dにはその全域にわたって、複数のダミー膜8が図3のように所定間隔で設けられている。

【0024】これらのダミー膜8は、上記シール材11の外周よりも内側に設けられている。この実施例では、ダミー膜8を、シール材11の幅方向に沿う細幅の線状に形成し、この線状ダミー膜8を、前記シール材11による接合部の内周より若干接合部内側に片寄せた位置から接合部幅のほぼ中間位置にわたって設けている。

【0025】また、このダミー膜8は、上記ゲートライン5およびデータライン6のリード部5a、6aの幅よりもある程度大きな幅に形成されており、各ダミー膜8、8の間隔は、各リード部5a、5aおよび6a、6aの間隔よりも小さく設定されている。

【0026】すなわち、例えば、表示画面の対角サイズが4.7インチで240×640ドットの画素数の液晶セルの場合、前記リード部5a、6aの幅は約30μm、各リード部5a、5aおよび6a、6aの間隔は約150μmであるが、この実施例では、前記ダミー膜8を接合部幅のほぼ半分の長さの線状に形成したこととあ

わせて、ダミー膜 8 の幅を約 50 μm、各ダミー膜 8、8 の間隔を約 50 μm に設定している。

【0027】さらに、このダミー膜 8 と上記中継電極 7 は、基板 1 上に配線した上記ゲートライン 5 と同じ金属膜（例えばアルミニウム系合金膜）で形成されており、また、上記データライン 6 は、前記ゲートライン 5 とほぼ同じ膜厚の金属膜（例えばアルミニウム系合金膜）で形成されている。

【0028】したがって、上記ダミー膜 8 と中継電極 7 の膜厚は、ゲートライン 5 のリード部 5 a の膜厚（0.3 ~ 0.4 μm 程度）と同じであり、またデータライン 6 のリード部 6 a の膜厚ともほぼ同じである。

【0029】また、表側基板 2 の内面には、図 4 に示すように、各画素に対応する部分が開口する遮光膜 9 と、上記画素電極 3 の全てに対向する対向電極 10 と、この対向電極 10 および前記遮光膜 9 の各コーナ一部付近からシール材 11 の外側に延出するリード部 10 a、9 a とが形成されており、このリード部 10 a、9 a の端部は、上記裏側基板 1 に形成した各中継電極 7 にそれぞれ対向している。

【0030】上記対向電極 10 は、表示エリア E の全域に対応する一枚膜状の透明電極であり、この対向電極 10 は、シール材 11 で囲まれる液晶封入領域の全域に、その外周部が上記シール材 11 の内周縁と僅かな重なり幅でラップする大きさに形成されている。

【0031】また、この実施例では、基板 2 面に対向電極 10 を形成し、その上に遮光膜 9 を形成している。この遮光膜 9 は、クロム膜と酸化クロム膜との積層膜からなっており、低反射膜である酸化クロム膜が、表示面つまり表側基板 2 の表面に対向している。

【0032】この遮光膜 9 およびそのリード部 9 a は、上記対向電極 10 およびそのリード部 10 a の外形よりも若干小さい外形に形成されており、この遮光膜 9 のリード部 9 a には、対向電極 10 のリード部 10 a を露出させる開口 9 b が設けられている。

【0033】また、図では省略しているが、上記裏側基板 1 の内面には、上記画素電極 3 や TFT 4 を覆って配向膜が形成され、上記表側基板 2 の内面には、対向電極 10 および遮光膜 9 を覆って配向膜が形成されている。これらの配向膜は、ポリイミド等の水平配向剤からなっており、その膜面にラビングによる配向処理が施されている。

【0034】なお、これらの配向膜は、その外周がシール材 11 と重ならないように、シール材 11 による接合部を避けて、少なくとも表示エリア E の全域にわたって設けられている。

【0035】一方、上記シール材 11 は、熱硬化性または光硬化性樹脂からなっており、その樹脂中には、セルギャップを規制するための球形ギャップ材（樹脂粒または金属等からなる粒子の表面全体を樹脂コーティングしたもの）12（図 5 参照）が混入されている。

【0036】そして、この実施例の液晶セルは、上記一対の基板 1、2 のいずれか一方、例えば裏側基板 1 に上記シール材 11 を液晶封入領域を囲む枠状に印刷し、他方の表側基板 2 の上記対向電極 10 の各リード部 10 a の上にそれぞれ熱硬化性または光硬化性樹脂に金粒子を混入した導通材 13（図 1 参照）を滴下した後、両基板 1、2 を重ね合わせて加圧することによってこれらの基板 1、2 間の間隙（セルギャップ）をシール材 11 中のギャップ材 12 で規制される間隙に調整し、その状態でシール材 11 および前記導通材 13 を硬化させて両基板 1、2 を接合することにより組み立てられている。

【0037】このようにして液晶セルを組み立てると、表側基板 2 の対向電極 10 の各リード部 10 a が、上記遮光膜 9 のリード部 9 a の周囲および上記開口 9 b 内の露出部において、裏側基板 1 の各中継電極 7 と上記導通材 13 を介して電氣的に接続される。

【0038】また、この液晶セルの内部、つまり両基板 1、2 のシール材 11 で囲まれて液晶封入領域には、前

記シール材 11 を部分的に欠落させて形成しておいた液晶注入口 (図 1 参照) 14 から真空注入法によって液晶が注入充填され、その後、前記注入口 14 が封止樹脂 15 によって封止される。

【0039】この液晶セル内に封入された液晶の分子は、両基板 1, 2 にそれぞれ設けた配向膜によってそれぞれの基板 1, 2 の近傍における配向方向を規制され、両基板 1, 2 間において所定の配向状態、例えばツイスト配向状態に配向される。

【0040】この実施例の液晶セルによれば、その一対の基板 1, 2 のうち、画素電極 3 と TFT 4 とゲートライン 5 およびデータライン 6 を形成した裏側基板 1 の内面のシール材 11 による接合部に、前記ゲートライン 5 およびデータライン 6 のリード部 5a, 6a が通っている領域を除くほぼ全域にわたって複数のダミー膜 8 を所定間隔で設けているため、シール材 11 による接合部のうちのリード部 5a, 6a が通っている領域のセルギャップが、前記リード部 5a, 6a の上のギャップ材 12 で規制され、他の領域のセルギャップが、前記リード部 5a, 6a とほぼ同じ膜厚を有するダミー膜 8 の上のギャップ材で規制される。

【0041】そして、この液晶セルでは、上記ダミー膜 8 の膜厚を上記リード部 5a, 6a の膜厚とほぼ同じにしているため、リード部 5a, 6a の上のギャップ材 12 で規制されるセルギャップと、ダミー膜 8 の上のギャップ材で規制されるセルギャップとはほぼ同じであり、したがって、セルギャップのばらつきを極く小さくすることができる。

【0042】このため、例えば液晶の複屈折効果 (または液晶および位相差板の複屈折効果) と偏光板の偏光作用とを利用し、印加電圧に対応した液晶セルの $\Delta n \cdot d$ の変化によって複数の色を表示する複屈折効果型の液晶表示装置に上記液晶セルを用いれば、液晶セルのセルギャップのばらつきによる色むらの発生がほとんど無い、高品質のカラー表示を実現することができる。

【0043】また、上記液晶セルでは、上記ダミー膜 8 を、シール材 11 の外周よりも内側に設けているため、シール材 11 の外周部分を基板 1, 2 面に直接密着させて高いシール性を得ることができるとともに、外部から不純物が前記ダミー膜 8 を伝ってセル内に侵入するのを防止することができる。

【0044】しかも、上記実施例では、前記ダミー膜 8 をシール材 11 の幅方向に沿う線状に形成するとともに、ダミー膜 8 の幅をリード部 5a, 6a の幅よりも大きくし、各ダミー膜 8, 8 の間隔を各リード部 5a, 5a および 6a, 6a の間隔よりも小さくすることにより、このダミー膜 8 の幅に対する各ダミー膜 8 の間隔の比を、上記リード部 5a, 6a の幅に対する各リード部 5a, 6a の間隔の比よりも小さくしているため、上記接合部をその全幅にわたって通っているリード部 5a, 6a の上にある 1 つのリード部当たりのギャップ材 12 の数と、前記接合部の幅より小さい長さのダミー膜 8 の上にある 1 つのダミー膜当たりのギャップ材 12 の数とをバランスさせることができる。

【0045】すなわち、上記実施例によれば、前記接合部をその全幅にわたって通っているリード部 5a, 6a の上にある単位面積当たりのギャップ材 12 の数よりも、前記接合部の幅より小さい長さのダミー膜 8 の上にある単位面積当たりのギャップ材 12 の数が多くなり、セルギャップの規制に有効なリード部上およびダミー膜上のギャップ材 12 の密度が、前記接合部の幅方向の長さが小さい各ダミー膜 8 上に比べて前記接合部の幅方向の長さが大きい各リード部 5a, 6a 上の方が小さくなるから、これらのギャップ材 12 によるセルギャップの規制効果を接合部全周にわたってほぼ等しくし、セルギャップのばらつきをより小さくすることができる。

【0046】なお、図 5 では図面を簡易化するためにギャップ材 12 を大きく誇張して示したが、例えば複屈折効果型液晶表示装置に用いる液晶セルでは、直径が 4 ~

5 μmギャップ材を用いてセルギャップを4 ~ 5 μmに設定しており、これに対してシール材11の幅は約1000 μmであるため、実際には、リード部上およびダミー膜上にそれぞれ多数のギャップ材12が分布している。

【0047】上記第1の実施例は、TFTを能動素子とするアクティブマトリクス型のものに限らず、例えば、ダイオードのような特性をもったMIM構造の非線形抵抗素子を能動素子とするアクティブマトリクス型の液晶セルや、単純マトリクス型の液晶セル等にも適用することができる。

【0048】上記非線形抵抗素子を能動素子とするアクティブマトリクス型の液晶セルは、一方の基板の内面に、マトリクス状に配列された複数の画素電極と、これらの画素電極にそれぞれ接続された複数の能動素子と、各行の能動素子にオン信号を供給するための信号供給ラインを設け、他方の基板に各画素列ごとに分割された複数本の対向電極を設けた構成であるが、前記一方の基板の内面のシール材による接合部に、前記信号供給ラインのリード部とほぼ同じ膜厚の複数のダミー膜を前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設け、他方の基板の内面の前記接合部に、前記対向電極のリード部とほぼ同じ膜厚の複数のダミー膜を前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設ければ、セルギャップを均一にすることができる。

【0049】また、上記単純マトリクス型の液晶セルは、一方の基板の内面に、行方向に沿う複数本の走査電極を設け、他方の基板に列方向に沿う複数本の信号電極を設けた構成であるが、前記一方の基板の内面のシール材による接合部に、前記走査電極のリード部とほぼ同じ膜厚の複数のダミー膜を前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設け、他方の基板の内面の前記接合部に、前記信号電極のリード部とほぼ同じ膜厚の複数のダミー膜を前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設ければ、セルギャップを均一にすることができる。

【0050】図6および図7はこの発明の第2の実施例を示しており、図6は対向電極を形成した基板の一部分の平面図、図7は前記液晶セルの一部分の拡大断面図であって、(a)は図6のA'-A'線に沿った断面図、(b)は図6のB'-B'線に沿った断面図である。

【0051】この実施例は、上記第1の実施例の液晶セルをさらに改良したものであり、TFTを能動素子とするアクティブマトリクス型の液晶セルにおいて、上記表側基板2に設ける対向電極10と遮光膜9の両方を、その外周部がシール材11による接合部内に対応する外形に形成したものである。

【0052】この実施例では、遮光膜9のリード部9aを含む外形を、対向電極10の外形(リード部10aを含む外形)と同じにするとともに、この対向電極10および遮光膜9を、そのリード部10a、9a以外の部分の外周縁がシール材11の外周よりも内側(ここでは、外周縁がシール材11の幅のほぼ中間)に位置する大きさに形成している。

【0053】なお、この実施例の液晶セルは、上記対向電極10と遮光膜9を上記のような外形に形成した点を除けば、他の構成は第1の実施例のものと同じであるから、重複する説明は、図において対応するものに同符号を付して省略する。

【0054】この実施例の液晶セルによれば、シール材11による接合部のうちの対向電極10および遮光膜9から延出するリード部10a、9aが通っている領域のセルギャップが、前記リード部10a、9aの上のギャップ材12で規制され、他の領域のセルギャップが、対向電極10および遮光膜9の外周部の上のギャップ材12で規制されるが、前記対向電極10および遮光膜9の外周部と前記リード部10a、9aの膜厚は同じであるため、セルギャップのばらつきを極く小さくすることが

できる。

【0055】すなわち、上記第1の実施例の液晶セルでは、図4に示したように、対向電極10だけがシール材11と重なっており、遮光膜9はシール材11に重なっていないため、上記表側基板2の内面のシール材11による接合部のうち、上記リード部10a、9aが通っている領域が、対向電極10の外周部だけがラップしている領域よりも、遮光膜9の膜厚分だけ高くなっている。

【0056】なお、対向電極10の膜厚は0.05 μ m程度であるのに対して、クロム膜と酸化クロム膜との積層膜からなる遮光膜9の膜厚は約0.20 μ mであり、したがって、表側基板2の上記接合部におけるリード部10a、9aが通っている領域と対向電極10の外周部だけがラップしている領域との段差は約0.20 μ mである。

【0057】このため、上記第1の実施例の液晶セルでは、上記接合部の対向電極10および遮光膜9のリード部10a、9aが通っている領域において、セルギャップが遮光膜9の膜厚分だけ大きくなる。

【0058】しかし、この第2の実施例では、対向電極10と遮光膜9の両方を、その外周部がシール材11による接合部内に対応する外形に形成しているため、表側基板2の上記接合部におけるリード部10a、9aが通っている領域と、対向電極10と遮光膜9の外周部がラップしている領域との間には段差がなく、したがって、セルギャップのばらつきを極く小さくすることができる。

【0059】しかも、この実施例では、上記第1の実施例と同様に、裏側基板1の内面のシール材11による接合部に、ゲートライン5およびデータライン6のリード部5a、6aとほぼ同じ膜厚の複数のダミー膜8を、前記リード部5a、6aが通っている領域を除くほぼ全域にわたって所定間隔で設けているため、セルギャップのばらつきをほぼ完全に無くすることができる。

【0060】このため、この実施例の液晶セルを複屈折効果型の液晶表示装置に用いれば、液晶セルのセルギャップのばらつきによる色むらの発生が無い、より高品質のカラー表示を実現することができる。

【0061】また、この第2の実施例の液晶セルでは、表側基板2の対向電極10と遮光膜9の外周縁がシール材11の外周よりも内側にあり、また、裏側基板1に形成したダミー膜8もシール材11の外周よりも内側にあるため、シール材11の外周部分と両基板1、2面に直接密着させて高いシール性を得ることができるとともに、外部から不純物が対向電極10および遮光膜9、あるいはダミー膜8を伝ってセル内に侵入するのを防止することができる。

【0062】なお、この発明は、複屈折効果型液晶表示装置に用いる液晶セルに限らず、液晶セルのセルギャップの僅かなばらつきが表示特性に影響するSTN型液晶表示装置や強誘電性液晶表示装置に用いる液晶セルにも適用できるし、またTN型液晶表示装置に用いる液晶セルにも適用できる。

【0063】

【発明の効果】この発明は、セルギャップを規制するギャップ材を混入した樹脂からなる枠状のシール材を介して接合された一对の基板間に液晶が封入されるとともに、前記一对の基板の内面にそれぞれ、表示エリアに対応する電極と、前記シール材の外側に延出するリード部とが形成された液晶セルにおいて、少なくとも一方の基板の内面の前記シール材による接合部に、前記リード部とほぼ同じ膜厚の複数のダミー膜を、前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設けたことを特徴とするものであるから、セルギャップのばらつきを極く小さくすることができる。

【0064】また、この発明は、セルギャップを規制するギャップ材を混入した樹脂からなる枠状のシール材を介して接合された一对の基板間に液晶が封入されるとともに、一方の基板の内面に、表示エリアに対応させてマ

トリックス状に配列された複数の画素電極と、これらの画素電極にそれぞれ接続された複数の薄膜トランジスタと、これらの薄膜トランジスタにゲート信号およびデータ信号を供給するゲートラインおよびデータラインと、これらのラインから前記シール材の外側に延出するリード部とが形成され、他方の基板の内面に、各画素に対応する部分が開口する遮光膜と、前記表示エリアの全域に対応する対向電極と、この対向電極および前記遮光膜から前記シール材の外側に延出するリード部とが形成されたアクティブマトリックス型の液晶セルにおいて、前記対向電極と前記遮光膜の両方を、その外周部が前記シール材による接合部内に対応する外形に形成したものであるから、セルギャップのばらつきを極く小さくすることができる。

【0065】この発明において、前記対向電極と遮光膜の外周縁がシール材の外周よりも内側にあれば、シール材の外周部分と基板面とを直接密着させて高いシール性を得ることができるとともに、外部から不純物が対向電極および遮光膜を伝ってセル内に侵入するのを防止することができる。

【0066】また、上記アクティブマトリックス型の液晶セルにおいて、画素電極および薄膜トランジスタとゲート、データラインを形成した上記一方の基板の内面のシール材による接合部に、前記ゲート、データラインのリード部とほぼ同じ膜厚の複数のダミー膜を、前記接合部のうちの前記リード部が通っている領域を除くほぼ全域にわたって所定間隔で設ければ、セルギャップのばらつきをほぼ完全に無くすることができる。

【0067】この発明において、上記ダミー膜を、シール材の外周よりも内側に設ければ、シール材の外周部分を基板面に直接密着させて高いシール性を得ることができるとともに、外部から不純物が前記ダミー膜を伝ってセル内に侵入するのを防止することができる。

【0068】また、前記ダミー膜をシール材の外周よりも内側に設ける場合、このダミー膜をシール材の幅方向に沿う線状に形成するとともに、前記ダミー膜の幅に対する各ダミー膜の間隔の比を、前記リード部の幅に対する各リード部の間隔の比よりも小さくすれば、前記接合部をその全幅にわたって通っているリード部の上にある単位面積当たりのギャップ材の数よりも、前記接合部の幅より小さい長さのダミー膜の上にある単位面積当たりのギャップ材の数が多くなり、セルギャップの規制に有効なリード部上およびダミー膜上のギャップ材の密度が、前記接合部の幅方向の長さが小さい各ダミー膜上に比べて前記接合部の幅方向の長さが大きい各リード部上の方が小さくなるから、これらのギャップ材によるセルギャップの規制効果を接合部全周にわたってほぼ等しくし、セルギャップのばらつきをより小さくすることができる。

【図面の簡単な説明】

【図1】この発明の第1の実施例を示す液晶セルの平面図。

【図2】前記液晶セルの一方の基板の平面図。

【図3】図2の一部分の拡大図。

【図4】前記液晶セルの他方の基板の一部分の拡大平面図。

【図5】前記液晶セルの一部分の拡大断面図であって、(a)は図3のA-A線に沿った断面図、(b)は図3のB-B線に沿った断面図。

【図6】この発明の第2の実施例を示す対向電極を形成した基板の一部分の平面図。


【図7】前記液晶セルの一部分の拡大断面図であって、(a)は図6のA'-A'線に沿った断面図、(b)は図6のB'-B'線に沿った断面図。

【符号の説明】


E…表示エリア
1, 2…基板
3…画素電極

- 4...TFT
- 5...ゲートライン
- 6...データライン
- 5 a, 6 a...リード部
- 7...中継電極
- 8...ダミー膜
- 9...遮光膜
- 10...対向電極
- 9 a, 10 a...リード部
- 11...シール材
- 12...ギャップ材
- 13...導通材


[図1]




[図2]




[図3]




[图 4]




[图 5]



[图 6]



[图 7]



31000 U.S. PTO
 02/05/2002
 10068500

FEB 10 2004

PATENT NUMBER and
 ISS **6889829**

U.S. UTILITY Patent Application

APPL NUM 10068500	FILING DATE 02/05/2002	CLASS 438	SUBCLASS 25	GAU 2812	EXAMINER <i>Everhart</i>
**APPLICANTS: Tsujimura Takatoshi; Makita Atsuya; Arai Toshiaki;					
**CONTINUING DATA VERIFIED: <i>NONE CME</i>					
<h1>Best Copy</h1>					
** FOREIGN APPLICATIONS VERIFIED: JAPAN 2001-029587 02/06/2001 <i>CME</i>					
PG-PUB DC NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>		ATTORNEY DOCKET NO	
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no		35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no		JP920000310US1	
Verified and Acknowledged Examiners's initials <i>C. Everhart</i>					
TITLE: Array substrate for display, method of manufacturing array substrate for display and display device using the array substrate					

NOTICE OF ALLOWANCE MAILED		Assistant Examiner		CLAIMS ALLOWED	
10/01/03		CARIDAD EVERHART PRIMARY EXAMINER		Total Claims 16	Print Claim for 0/1
ISSUE FEE		Primary Examiner <i>C. Everhart</i>		DRAWING	
Amount Due \$1630	Date Paid 12-2-03	PREPARED FOR ISSUE		Sheets Drawn 11	Figs. Drawn 12
<input type="checkbox"/> TERMINAL DISCLAIMER		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.		Application Examiner <i>April Wall</i>	
ISSUE FEE IN FILE					

FILED WITH: DISK (CRF) CD-ROM
 (Attached in pocket on right inside flap)

00500000-1



10068500

31000 U.S. PTO

10/068500



08/06/02

INITIALS 2-25-02

CONTENTS

	Date Received (Incl. C. of M.) or Date Mailed	Date Received (Incl. C. of M.) or Date Mailed
1. Application <u>11</u> papers.		31.
2. <u>Priority</u>	<u>2/5/02</u>	32.
3. <u>Rejection</u> (months) <u>5/29/03</u>	<u>5/29/03</u>	33.
4. <u>Amend A</u>	<u>8-29-03</u>	34.
5. <u>Allowance</u>	<u>10/01/03</u>	35.
6.		36.
7.		37.
8.		38.
9.		39.
10.		40.
11.		41.
12.		42.
13.		43.
14.		44.
15.		45.
16.		46.
17.		47.
18.		48.
19.		49.
20.		50.
21.		51.
22.		52.
23.		53.
24.		54.
25.		55.
26.		56.
27.		57.
28.		58.
29.		59.
30.		60.

SEARCH

Class	Sub.	Date	Exmr.
438	25	5-19-03	CME
	22		
	30		
	149		
	73		
updated supra searched		9-24-03	CME
257	72		
	748		

INTERFERENCE SEARCHED

Class	Sub.	Date	Exmr.
438	25	9-24-03	CME

SEARCH NOTES

(List databases searched. Attach search strategy inside.)

	Date	Exmr.
WEST (pic14 same dummy same path)	5-19-03	CME
WEST (pad\$/same dummy) and (cd or (liquid adj crystal only display))	9-24-03	CME

ISSUE SLIP STAPLE AREA (for additional cross-references)

ORIGINAL		ISSUING CLASSIFICATION					
CLASS	SUBCLASS	CLASS	CROSS REFERENCE(S)				
		CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)				
438	25	438	149	73			
INTERNATIONAL CLASSIFICATION		257	72	748			
H 0 1 L	2100						
	1						
	1						
	1						
	1						

^ Continued on Issue Slip Inside File Jacket

INDEX OF CLAIMS

Rejected - (Through numeral) ... Canceled N Non-elected A Appeal
 Allowed + Restricted I Interference O Objected

Claim	Date	Claim	Date	Claim	Date
1		51		101	
2		52		102	
3		53		103	
4		54		104	
5		55		105	
6		56		106	
7		57		107	
8		58		108	
9		59		109	
10		60		110	
11		61		111	
12		62		112	
13		63		113	
14		64		114	
15		65		115	
16		66		116	
17		67		117	
18		68		118	
19		69		119	
20		70		120	
21		71		121	
22		72		122	
23		73		123	
24		74		124	
25		75		125	
26		76		126	
27		77		127	
28		78		128	
29		79		129	
30		80		130	
31		81		131	
32		82		132	
33		83		133	
34		84		134	
35		85		135	
36		86		136	
37		87		137	
38		88		138	
39		89		139	
40		90		140	
41		91		141	
42		92		142	
43		93		143	
44		94		144	
45		95		145	
46		96		146	
47		97		147	
48		98		148	
49		99		149	
50		100		150	

829 03/01

If more than 150 claims or 9 actions staple additional sheet here



US06689629B2

(12) **United States Patent**
Tsujimura et al.

(10) Patent No.: **US 6,689,629 B2**
(45) Date of Patent: **Feb. 10, 2004**

(54) **ARRAY SUBSTRATE FOR DISPLAY, METHOD OF MANUFACTURING ARRAY SUBSTRATE FOR DISPLAY AND DISPLAY DEVICE USING THE ARRAY SUBSTRATE**

(75) Inventors: Takatoshi Tsujimura, Fujisawa (JP);
Atsuya Makita, Sagamihara (JP);
Toshiaki Arai, Yokohama (JP)

(73) Assignee: International Business Machines Corporation, Armonk, NY (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 54 days.

(21) Appl. No.: 10/068,500

(22) Filed: Feb. 5, 2002

(65) Prior Publication Data

US 2002/0106843 A1 Aug. 8, 2002

(30) Foreign Application Priority Data

Feb. 6, 2001 (JP) 2001-029587

(51) Int. Cl.⁷ H01L 21/00

(52) U.S. Cl. 438/25; 438/149; 438/73;
257/72; 257/748

(58) Field of Search 438/25, 22, 30,
438/149, 73; 257/72, 748

(56) References Cited

U.S. PATENT DOCUMENTS

5,285,301 A * 2/1994 Shirahashi et al. 359/59
6,163,356 A * 12/2000 Song et al. 349/152

* cited by examiner

Primary Examiner—Caridad Everhart

(74) Attorney, Agent, or Firm—Tiffany L. Townsend

(57) **ABSTRACT**

Disclosed is to provide an array substrate for display, a method of manufacturing the array substrate for display and a display device using the array substrate for display.

The present invention is an array substrate for display, which includes: a thin film transistor array formed on an insulating substrate 1; a plurality of wirings 23 and 24 arranged on the insulating substrate 1; connection pads 25 and 27 arranged on unilateral ends of the wirings 23 and 24 and respectively connected therewith; and pixel electrodes 22, wherein dummy conductive patterns 29 are arranged between the ends of the connection pads 25 and 27 and ends of the pixel electrodes 22.

16 Claims, 11 Drawing Sheets




FIG. 1




FIG. 2




FIG. 3




FIG. 4






FIG. 5




(a)

EXPOSURE / DEVELOPMENT



(b)

ETCHING / STRIPPING



(c)

FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11






FIG. 12



ETCHANT



1

**ARRAY SUBSTRATE FOR DISPLAY,
METHOD OF MANUFACTURING ARRAY
SUBSTRATE FOR DISPLAY AND DISPLAY
DEVICE USING THE ARRAY SUBSTRATE**

BACKGROUND OF THE INVENTION

The present invention relates to an array substrate for display, a method of manufacturing the array substrate for display and a display device using the array substrate for display.

A display device using a thin film transistor (TFT) array has been frequently used owing to low power consumption and capability of downsizing the display device. The thin film transistor array is manufactured by forming thin film transistors, each being composed of electrodes such as a gate electrode, a source electrode and a drain electrode, wirings such as scan lines and signal lines connected with the above-mentioned electrodes, and pixel electrodes on an insulating substrate.

In recent years, a higher operating speed, a higher resolution and a larger size have been required for the display device described above in many cases. A high speed and a high density have been required for each constituent component of the array for display, which forms a display device. Particularly, in order to operate the thin film transistor array at a high speed, it is preferable to use low-resistance aluminum (Al) for the wirings such as the scan lines and the signal lines since delay in gate pulses can be reduced and a writing speed to the thin film transistor can be increased.

Incidentally, aluminum tends to be easily oxidized in spite of its low resistance. Therefore, in many cases, wiring using aluminum is constituted as a two-layer structure, in which aluminum is used as a lower conductive material, and a material harder to be oxidized than aluminum such as chromium, tantalum, titanium or molybdenum is used as an upper conductive material. FIG. 11 is a view schematically showing a state where wiring 2 is deposited on an insulating substrate 1. A lower conductive material film 2a is deposited on an insulating substrate 1 made of such as glass, and an upper conductive material film 2b is deposited on the lower conductive material film 2a. Each of these films 2a and 2b is patterned by, for example, a proper etching process so as to have tapered ends.

In order to form a tapered shape shown in FIG. 11, an etching rate for the upper conductive material is required to be increased. In order to form the tapered shape shown in FIG. 11, various methods have been proposed up to now. For example, in the gazette of Japanese Patent Laid-Open No. Hei 10 (1998)-90706, a method has been proposed, in which dummy connection pads are provided on sides opposite to scan line connection pads and signal line connection pads, respectively. According to this method, over etching due to an etchant that will be relatively increased by lowering wiring density at ends of the substrate is prevented. Thus, undercut of a lower conductive material 3 is prevented, and an interlayer short circuit is prevented by imparting a proper tapered shape to the wiring 2.

However, though this method enables evenness of etching at the ends of the thin film transistor array substrate to be improved, the method cannot effectively prevent the undercut of the signal lines in a region where the wiring density is apt to be lowered from ends of the pixel electrodes to the connection pads, for example, in a portion where drawing wiring is formed.

2

Moreover, in the gazette of Japanese Patent Laid-Open No. Hei 10 (1998)-240150, disclosed is a method of forming a tapered shape at an angle ranging from 20 degrees to 70 degrees on wiring constituted of two layers, in which a pad formed of aluminum and metal such as molybdenum formed on the aluminum is subjected to wet etching. According to this method, a specified tapered shape can be imparted to the wiring formed of a conductive film of a two-layer structure by the wet etching. However, the method never discloses a method of evenly etching a substrate region while maintaining a selection ratio thereof even in the substrate region where the wiring density is lowered.

FIGS. 12A and 12B are enlarged schematic views for explaining a patterning process using a conventionally used wet process in order to impart the above-described tapered shape to the wiring. As shown in FIG. 12A, the lower conductive material 3 and an upper conductive material 4 are deposited on the insulating substrate 1 by a method such as physical vapor deposition. FIG. 12A shows that a photoresist film 5 is coated on a film of the upper conductive material 4 and is patterned in a desired shape. The respective films are etched by an etchant such as a solution of phosphoric acid, nitric acid, acetic acid or mixtures thereof, and desired tapered shapes are formed thereon.

FIG. 12B is a view for explaining an electrochemical process generated as each film is being etched when the wiring constituted of the upper conductive material 4 and the lower conductive material 3 is subjected to wet etching. In FIG. 12B, an internal layer portion of the upper conductive material 4 coated with the photoresist film 5 is not dissolved. However, at the end of the photoresist film 5, the upper conductive material 4 is dissolved by the etchant. When the wiring is formed by the wet etching, the upper conductive material 4 protected by the photoresist film 5 is further dissolved in a lateral direction from the end of the photoresist film 5 to turn into positive ions, and electrons emitted as a result are supplied to the lower conductive material 3. Thus, the upper conductive material 4 serves as an anode. In this connection, the lower conductive material 3 comes to serve as a cathode. Accordingly, an electrochemical cell is formed. Here, when the etching rate for the upper conductive material 4 is increased to form a required tapered shape, the density of the electrons generated by dissolving the upper conductive material 4 and flowing to the lower conductive material 3 is increased accompanied with an increase of a dissolution rate of the upper conductive material 4. FIG. 12B schematically shows currents I flowing from the upper conductive material 4 to the lower conductive material 3.

As the etching rate is increased, the density of the current flowing to an area of the upper conductive material 4, which is exposed to the etchant, exceeds a current density causing passivity of the upper conductive material 4. In such a case, the upper conductive material 4 is passivated not to be dissolved by the etchant, and only the lower conductive material 3 is dissolved accompanied with the progress of the etching, resulting in the occurrence of the undercut. When such undercut occurs, the wiring, for example, the gate wiring cannot be sufficiently coated with an insulating film in some cases, thus causing inconvenience such as an interlayer short circuit, resulting in lowering a yield of the display device.

SUMMARY OF THE INVENTION

The present invention was made with the foregoing problems in mind. An object of the present invention is to

3

provide an array substrate for display, a method of manufacturing an array substrate for display and a display device using the array substrate for display, which are capable of being etched at a sufficiently high etching rate and a sufficient selection ratio, eliminating undercut, and providing a large-sized and high-resolution display device.

The foregoing object of the present invention is achieved by providing the array substrate for display, the method of manufacturing an array substrate for display and the display device using the array substrate for display of the present invention.

Specifically, according to the present invention, provided is an array substrate for display, comprising: a thin film transistor array formed on an insulating substrate; a plurality of wirings arranged on the insulating substrate; connection pads arranged on unilateral ends of the wirings and respectively connected with the wirings; pixel electrodes, and dummy conductive patterns arranged between the ends of the connection pads and ends of the pixel electrodes. The dummy conductive patterns can occupy 30 area % or more. In the present invention, the dummy conductive patterns can be formed as any of land patterns and line-and-space patterns. In the present invention, the wirings are constituted of a lower conductive material and an upper conductive material, and the lower conductive material can be any one of aluminum and an aluminum alloy. In the present invention, the upper conductive material has a passivating potential. The upper conductive material can be any one of molybdenum and a molybdenum alloy.

According to the present invention, provided is a method of manufacturing an array substrate for display, the method comprising the steps of: forming a thin film transistor array including: a plurality of wirings arranged on an insulating substrate; and connection pads arranged on unilateral ends of the wirings and respectively connected with the wirings; forming pixel electrodes; and forming dummy conductive patterns between ends of the connection pads and ends of the pixel electrodes. In the present invention, it is preferable that the dummy conductive patterns be formed so as to occupy 30 area % or more. In the present invention, the dummy conductive patterns can be formed as any of land patterns and line-and-space patterns. In the present invention, the wirings are constituted of a lower conductive material and an upper conductive material, the lower conductive material can be any one of aluminum and an aluminum alloy, and the upper conductive material can be any one of molybdenum and a molybdenum alloy. In the present invention, the wirings are formed by wet etching.

Moreover, in the present invention, provided is a display device, comprising the array substrate for display mentioned above.

In the present invention, the display device used as a liquid crystal display device or an electroluminescence display device can be provided.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings.

FIG. 1 is a view showing an embodiment of a liquid crystal display device using an array substrate for display of the present invention.

FIG. 2 is a top plan view of the array substrate for display of the present invention.

FIG. 3 is an enlarged view showing a dummy conductive pattern in the present invention.

4

FIG. 4 is an enlarged view showing another dummy conductive pattern in the present invention.

FIGS. 5A to 5C are views illustrating a method of manufacturing the array substrate for display of the present invention.

FIG. 6 is an electron microscope photograph showing a pattern shape of wiring in the case of using the dummy conductive pattern shown in FIG. 3.

FIG. 7 is an electron microscope photograph showing a pattern shape of wiring in the case of using the dummy conductive pattern shown in FIG. 4.

FIG. 8 is a graph showing a relation between a taper angle of the wiring and a pattern density of the wiring.

FIG. 9 is an electron microscope photograph showing a wiring shape in the case of performing etching without using the dummy conductive pattern.

FIG. 10 is an electron microscope photograph showing a sectional shape of the wiring shape shown in FIG. 9.

FIG. 11 is a schematic view showing a tapered shape of the wiring.

FIGS. 12A and 12B are views showing currents formed by a cell formed during an etching process.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinbelow, description will be made in detail for the present invention with reference to embodiments shown in the accompanying drawings. However, the present invention is not limited to the embodiments shown in the drawings.

FIG. 1 is a partially cutaway perspective view showing an embodiment of a display device using an array substrate for display of the present invention. As shown in FIG. 1, the display device of the present invention is constituted by sequentially laminating a liquid crystal layer 11, a transparent electrode 12 and a glass substrate 13 on an array substrate 10 for display, which is formed on an insulating substrate. Wiring 14 formed on the insulating substrate 10 is extended to an end (not shown) of the array substrate for display, and is connected with a driving system (not shown) through a connection pad (not shown).

FIG. 2 is a top plan view of the display device using the array substrate 10 for display of the present invention, which is shown in FIG. 1. In the array substrate 10 for display of the present invention, a plurality of thin film transistors 21 constitute an array. A pixel electrode 22 is connected with each thin film transistor 21 that controls a potential of the pixel electrode. In the array substrate 10 for display shown in FIG. 2, what is further shown is that a scan line 23 and a signal line 24 are connected with each thin film transistor 21.

The respective scan lines 23 are connected with a driver 26 through scan line connection pads 25, and the respective signal lines 24 are connected with a driver 28 through signal line connection pads 27. These scan lines 23 and the signal lines 24 are formed so as to have the same constitution. As shown in FIG. 11, each of these lines is constituted of the lower conductive material 3 and the upper conductive material 4.

In the present invention, aluminum can be used for the lower conductive material 3 usable as wiring from a viewpoint of lowering resistance thereof. Moreover, it is preferable to use molybdenum (Mo) for the upper conductive material 4 usable in the present invention from a viewpoint of protecting the aluminum. However in the present invention, besides the aluminum, an aluminum alloy can be used for the lower conductive material 3. Moreover, for the

5

upper conductive material 4, alloys of chromium, tantalum, titanium and molybdenum can be used. Film thickness of the lower conductive material 3 is not particularly limited, but film thickness of the upper conductive material 4 is preferably thick since a current tends to be concentrated thereto as the film thickness becomes thinner. However, a problem regarding stress occurs as the thickness becomes thicker. Therefore, in the present invention, it is preferable to set the film thickness of the upper conductive material 4 in a range of 30 to 100 nm.

The present invention makes it possible to prevent undercut of the lower conductive material 3, which occurs due to passivity of the upper conductive material 4. In the present invention, the term "passivity" is referred to as a phenomenon that metal such as molybdenum or a metal alloy such as a molybdenum alloy becomes insoluble in an acid or alkaline etchant. For example, the term "passivity" is referred to as a phenomenon that metal serving as an anode becomes insoluble in such etchant. In the present invention, specifically as for such passivated metal or a metal alloy, metal or a metal alloy with a passivating potential, that is, a Flade potential can be mentioned. Note that, in the present invention, the Flade potential is referred to as a potential which causes a current density for passivating metal, which is described in the Encyclopedia Chimica (miniature edition 32nd printing, issued by Kyoritsu Shuppan Co., Ltd., edited by editorial committee of the Encyclopedia Chimica), vol. 7, p. 911.

Furthermore, in the embodiment shown in FIG. 2, dummy conductive patterns 29 are disposed between the pixel electrodes 22 and each scan line connection pad 25 and between the pixel electrodes 22 and each signal line connection pad 27. Thus, the wiring density is increased. Therefore, it is made possible to form good wiring over the entire surface of the array substrate for display without causing defects such as undercut and a mouse hole of the lower conductive material 3 during etching for the scan lines 23 and the signal lines 24. Each of these dummy conductive patterns 29 can be formed as a two-layers structure with the same materials as those of the scan lines 23 and the signal lines 24 at the same time when the patterning is performed therefor.

FIG. 3 is an enlarged view showing a portion where the dummy conductive pattern 29 is formed in the embodiment of the array substrate 10 for display of the present invention shown in FIG. 2. FIG. 3 shows the dummy conductive pattern 29 formed as a line-and-space pattern between the connection pad 25 and an end 30 of the pixel electrode. In the present invention, the dummy conductive pattern 29 can be formed as the line-and-space pattern shown in FIG. 3. Alternatively, the dummy conductive pattern 29 can be formed as a land pattern completely coating a region where the dummy conductive pattern 29 is formed.

In any case of the patterns, in the present invention, it is preferable that the wiring density of the dummy conductive patterns 29 themselves be 30% or more on an area of a specified surface from a viewpoint of forming a properly tapered shape on the lower conductive material 3 without forming the undercut thereto while dissolving the upper conductive material 4 at a required rate.

Moreover, when the dummy conductive patterns 29 are arranged in the present invention, it is more preferable that the dummy conductive patterns 29 be formed between the end 30 of the pixel electrode 22 and each connection pads 25 and 27 so that the wiring density including the dummy conductive patterns 29 can be 30% or more on the area of a

6

specified surface. In the present invention, the term "wiring density" refers to an area ratio of an area of portions where the signal lines, the scan lines, the drawing lines, and the dummy conductive patterns are formed on an area of a specified region where the dummy conductive patterns are formed.

FIG. 4 is a view showing another embodiment of the dummy conductive pattern 29 of the present invention. In the embodiment shown in FIG. 4, the dummy conductive pattern 29 is disposed so that the wiring density thereof, which is specified at 30% or more, is further increased, thus reducing concentration of electric current to exposed portions of the upper conductive material to the etchant during the etching. As shown in FIG. 4, the dummy conductive pattern 29 may have any shapes and any patterns. Moreover, any combination of a plural type of the dummy conductive patterns 29 can be used.

FIGS. 5A, 5B and 5C are views showing an embodiment of a method of manufacturing the array substrate 10 for display of the present invention. With reference to FIG. 5, description will be made for the method of manufacturing the array substrate 10 for display of the present invention, exemplifying a case where the thin film transistor 21 of a reverse stagger type is formed. First, as shown in FIG. 5A, the lower conductive material 3 using aluminum and the upper conductive material 4 using molybdenum are deposited on the transparent or untransparent insulating substrate 1, thus forming a film.

Next, as shown in FIG. 5B, photoresist 31 is coated on the film. The photoresist is exposed and developed by use of a photo mask 32 provided with patterns for forming the dummy conductive patterns 29 in portions where the wiring density is lowered between the pixel electrodes and the connection pads, which are not particularly shown.

Subsequently, etching is performed by use of an etchant such as a solution of phosphoric acid, nitric acid, acetic acid and mixtures thereof, thus forming the wiring 2 and the dummy conductive patterns 29. The dummy conductive patterns 29 are arranged in the portions where the wiring density is low. Thus, it is made possible to form wirings having good tapered shape as shown in FIG. 5C even in regions where the conductive material such as molybdenum tends to be passivated. A taper angle can be set in a range of 20 degrees to 70 degrees by adjusting a composition of the etchant and etching conditions. It is more preferable to set the taper angle in a range of about 20 degrees to about 60 degrees.

Thereafter, in the present invention, gate insulating films, the gate electrodes, the source electrodes, the drain electrodes, the pixel electrodes and the like are formed, thus the array substrate 10 for display of the present invention is manufactured. In the present invention, the dummy conductive patterns 29 may be removed if necessary. Alternatively, the dummy conductive patterns 29 may be left as they are without being eliminated.

FIG. 6 is an electron microscope photograph showing a shape of the wiring 33 shown in FIG. 3, which was obtained when the dummy conductive pattern 29 shown in FIG. 3 was provided and the etching was performed. In this case, molybdenum was used for the upper conductive material 4, and aluminum was used for the lower conductive material 3. The film thickness of molybdenum is about 50 nm, and wet etching is performed by use of an etchant of a mixed solution of phosphoric acid, nitric acid and acetic acid. As shown in FIG. 6, a good tapered shape is formed even in a wiring portion where the undercut is formerly apt to occur by forming the dummy conductive pattern 29.

FIG. 7 is a photograph showing a shape of the wiring 34 shown in FIG. 4, which was obtained when the dummy conductive pattern 29 shown in FIG. 4 was formed and the etching was performed under the same conditions as those in FIG. 6. As shown in FIG. 7, even when the density of the dummy conductive pattern 29 is increased, a good tapered shape is obtained.

FIG. 8 is a graph plotting values of the taper angle of the formed wiring relative to values of the pattern density (area %) of the wiring including the portions of the dummy conductive patterns 29 on the substrate when the dummy conductive patterns 29 are arranged. As shown in FIG. 8, the taper angle of the wiring obtained by the etching is reduced as the pattern density of the wiring is increased, and a more gentle taper is formed. Therefore, it is understood that the upper conductive material 4 can impart a sufficient selective ratio to the etching of the lower conductive material 3 by arranging the dummy conductive patterns 29.

FIG. 9 is an electron microscope photograph showing, for comparison, a shape of wiring obtained when etching is performed by use of the array substrate 10 for display, which has the same pattern as those shown in FIGS. 3 and 4, but without forming the dummy conductive patterns 29 at all. As shown in FIG. 9, large undercut occurs in the wiring since the molybdenum used for the upper conductive material 4 is passivated, and only the etching for the aluminum as the lower conductive material 3 progresses.

FIG. 10 is an electron microscope photograph showing a cross section taken along a cutting plane line A—A of the wiring shown in FIG. 9. As shown in FIG. 10, the etching for the aluminum used for the lower conductive material 3 progresses more than that for the molybdenum used for the upper conductive material 4, resulting in the occurrence of the great undercut.

The present invention can be applied not only to the thin film transistor of a reverse stagger type as described above but also to a thin film transistor of a top gate type including wiring formed of aluminum and any metal other than the aluminum, of which passivating current density is known.

Moreover, although the array device for display of the present invention can be applied to a liquid crystal display device using a transparent insulating substrate made of such as glass, the array device for display of the present invention can be also used as an organic or inorganic electroluminescence device, wherein an untransparent insulating substrate is used and an array for display is formed on the insulating substrate.

As described above, according to the present invention, it is made possible to provide an array substrate for display, a method of manufacturing an array substrate for display and a display device using the array substrate for display, which are capable of being etched at a sufficiently high etching rate and a sufficient selection ratio, and eliminating the undercut and the lowering of a yield in manufacturing due to the inconvenience such as an interlayer short circuit. Moreover, according to the present invention, it is made possible to provide an array substrate for display, a method of manufacturing an array substrate for display and a display device using the array substrate for display, which are capable of providing a large-sized and high-resolution display device.

Although the preferred embodiments of the present invention have been described in detail, it should be understood that various changes, substitutions and alternations can be made therein without departing from spirit and scope of the inventions as defined by the appended claims.

What is claimed is:

1. An array substrate for display, comprising:
 - a layer of an insulating substrate, having an area;
 - a thin film transistor array formed on the insulating substrate;
 - a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;
 - connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;
 - pixel electrodes, and
 - dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.
2. The array substrate for display according to claim 1 wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.
3. The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.
4. The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.
5. The array substrate for display according to claim 3 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.
6. The array substrate for display according to claim 5 wherein the upper wiring material is selected from the group consisting of molybdenum and alloys thereof.
7. The array substrate for display according to claim 4 wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.
8. The array substrate for display according to claim 5 wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.
9. A method for forming an array substrate for display, comprising:
 - forming a layer of an insulating substrate, having an area;
 - forming a thin film transistor array formed on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;
 - forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;
 - forming pixel electrodes, and
 - forming dummy conductive patterns, the dummy conductive patterns comprising at least about 30% of the area of the insulating substrate, the dummy patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.
10. The method for forming an array substrate for display according to claim 9 wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.

9

11. The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring materials is selected from the group consisting of aluminum and aluminum alloys.

12. The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.

13. The method for forming an array substrate for display according to claim 11 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium, and alloys thereof.

10

14. The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum and alloys thereof.

15. The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.

16. The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.

* * * * *

PATENT APPLICATION SERIAL NO. _____

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE
FEE RECORD SHEET

02/12/2002 RHWRS1 00000053 090458 10068500
01 FC1101 740.00 CH

PTO-1556
(5/87)

*U.S. GPO: 2000-488-887/39585



UNITED STATES PATENT AND TRADEMARK OFFICE

COMMISSIONER FOR PATENTS
 UNITED STATES PATENT AND TRADEMARK OFFICE
 WASHINGTON, D.C. 20231
 www.uspto.gov

Bib Data Sheet

CONFIRMATION NO. 7252

SERIAL NUMBER 10/068,500	FILING DATE 02/05/2002	CLASS 438	GROUP ART UNIT 2812	ATTORNEY DOCKET NO. JP920000310US1
APPLICANTS Takatoshi Tsujimura, Fujisawa-shi, JAPAN; Atsuya Makita, Sagamihara-shi, JAPAN; Toshiaki Arai, Yokohama-shi, JAPAN;				
** CONTINUING DATA ***** <i>NONE</i> <i>cm e</i>				
** FOREIGN APPLICATIONS ***** JAPAN 2001-029587 02/06/2001 <i>cm e</i>				
IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 03/01/2002				
Foreign Priority claimed 35 USC 119 (a-d) conditions met	<input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after	STATE OR COUNTRY JAPAN	SHEETS DRAWING 11	TOTAL CLAIMS 18
Verified and acknowledged	<i>Allowance</i> Examiner's Signature <i>cm e</i> Initials			INDEPENDENT CLAIMS 2
ADDRESS Tiffany L. Townsend IBM Corporation / Intellectual Property Law Bldg. 300-482 2070 Route 52 Hopewell Junction, NY 12533-6531				
TITLE Array substrate for display, method of manufacturing array substrate for display and display device using the array substrate				
FILING FEE RECEIVED 740	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:			<input type="checkbox"/> All Fees <input type="checkbox"/> 1.16 Fees (Filing) <input type="checkbox"/> 1.17 Fees (Processing Ext. of time) <input type="checkbox"/> 1.18 Fees (Issue) <input type="checkbox"/> Other _____ <input type="checkbox"/> Credit

I HEREBY CERTIFY THAT THIS / SPONDENCE IS BEING
DEPOSITED WITH THE UNITED S' POSTAL SERVICE AS
EXPRESS MAIL IN AN ENVELOPE ADDRESSED TO: U.S. PATENT
AND TRADEMARK OFFICE, P.O. Box 2327, ARLINGTON, VA
22202. THE APPLICANT AND/OR ATTORNEY REQUESTS THE DATE
OF DEPOSIT AS THE FILING DATE.

Express Mail No: ET926726378US

Date of Deposit: February 5, 2002

Name of Person
Making Deposit: Karen Cing-Mars

Signature *Karen Cing-Mars* 2/5/02

APPLICATION
FOR
UNITED STATES LETTERS PATENT

1055509-200202

APPLICANT: Takatoshi Tsujimura, et al.

FOR: ARRAY SUBSTRATE FOR DISPLAY, METHOD
OF MANUFACTURING ARRAY SUBSTRATE
FOR DISPLAY AND DISPLAY DEVICE
USING THE ARRAY SUBSTRATE

DOCKET: JP920000310US1

INTERNATIONAL BUSINESS MACHINES CORPORATION
New Orchard Road, Armonk, New York 10504

ARRAY SUBSTRATE FOR DISPLAY, METHOD OF MANUFACTURING ARRAY
SUBSTRATE FOR DISPLAY AND DISPLAY DEVICE USING THE ARRAY
SUBSTRATE

Background of the Invention

5 The present invention relates to an array substrate for display, a method of manufacturing the array substrate for display and a display device using the array substrate for display.

10 A display device using a thin film transistor (TFT) array has been frequently used owing to low power consumption and capability of downsizing the display device. The thin film transistor array is manufactured by forming thin film transistors, each being composed of electrodes such as a gate electrode, a source electrode and a drain electrode, wirings such as scan lines and signal lines connected with the above-mentioned electrodes, and pixel electrodes on an insulating substrate.

15 In recent years, a higher operating speed, a higher resolution and a larger size have been required for the display device described above in many cases. A high speed and a high density have been required for each constituent component of the array for display, which forms a display device. Particularly, in order to operate the thin film transistor array at a high speed, it is preferable to use low-resistance aluminum (Al) for the wirings such as the scan lines and the signal lines since delay in gate pulses can be reduced and a writing speed to the thin film transistor can be increased.

20 Incidentally, aluminum tends to be easily oxidized in spite of its low resistance. Therefore, in many cases, wiring using aluminum is constituted as a two-layer structure, in which aluminum is used as a lower conductive material, and a material harder to be oxidized than aluminum such as chromium, tantalum, titanium or molybdenum is used as an upper conductive material. Fig. 11 is a view schematically showing a state where wiring 2 is deposited on an insulating substrate 1. A lower conductive material film 2a is deposited on an insulating substrate 1 made of such as glass, and an upper conductive material film 2b is

deposited on the lower conductive material film 2a. Each of these films 2a and 2b is patterned by, for example, a proper etching process so as to have tapered ends.

5 In order to form a tapered shape shown in Fig. 11, an etching rate for the upper conductive material is required to be increased. In order to form the tapered shape shown in Fig. 11, various methods have been proposed up to now. For example, in the gazette of Japanese Patent Laid-Open No. Hei 10 (1998)-90706, a method has been proposed, in which dummy connection pads are provided on sides opposite to scan line connection pads and signal line connection pads, respectively. According to this method, over etching due to an etchant that will be relatively increased by lowering wiring density at ends of the substrate is prevented. Thus, undercut of a lower conductive material 3 is prevented, and an interlayer short circuit is prevented by imparting a proper tapered shape to the wiring 2.

10 However, though this method enables evenness of etching at the ends of the thin film transistor array substrate to be improved, the method cannot effectively prevent the undercut of the signal lines in a region where the wiring density is apt to be lowered from ends of the pixel electrodes to the connection pads, for example, in a portion where drawing wiring is formed.

15 Moreover, in the gazette of Japanese Patent Laid-Open No. Hei 10 (1998)-240150, disclosed is a method of forming a tapered shape at an angle ranging from 20 degrees to 70 degrees on wiring constituted of two layers, in which a pad formed of aluminum and metal such as molybdenum formed on the aluminum is subjected to wet etching. According to this method, a specified tapered shape can be imparted to the wiring formed of a conductive film of a two-layer structure by the wet etching. However, the method never discloses a method of evenly etching a substrate region while maintaining a selection ratio thereof even in the substrate region where the wiring density is lowered.

20 Figs. 12A and 12B are enlarged schematic views for explaining a patterning process using a conventionally used wet process in order to impart the above-described tapered shape to the wiring. As shown in Fig. 12A, the lower conductive material 3 and an upper conductive material 4 are deposited on the insulating substrate 1 by a method such as physical vapor deposition. Fig. 12A shows that a photoresist film 5 is coated on a film of the

upper conductive material 4 and is patterned in a desired shape. The respective films are etched by an etchant such as a solution of phosphoric acid, nitric acid, acetic acid or mixtures thereof, and desired tapered shapes are formed thereon.

5 Fig. 12B is a view for explaining an electrochemical process generated as each film is being etched when the wiring constituted of the upper conductive material 4 and the lower conductive material 3 is subjected to wet etching. In Fig. 12B, an internal layer portion of the upper conductive material 4 coated with the photoresist film 5 is not dissolved. However, at the end of the photoresist film 5, the upper conductive material 4 is dissolved by the etchant. When the wiring is formed by the wet etching, the upper conductive material 4 protected by the photoresist film 5 is further dissolved in a lateral direction from the end of the photoresist film 5 to turn into positive ions, and electrons emitted as a result are supplied to the lower conductive material 3. Thus, the upper conductive material 4 serves as an anode. In this connection, the lower conductive material 3 comes to serve as a cathode. Accordingly, an electrochemical cell is formed. Here, when the etching rate for the upper conductive material 4 is increased to form a required tapered shape, the density of the electrons generated by dissolving the upper conductive material 4 and flowing to the lower conductive material 3 is increased accompanied with an increase of a dissolution rate of the upper conductive material 4. Fig. 12B schematically shows currents I flowing from the upper conductive material 4 to the lower conductive material 3.

10
15
20
25 As the etching rate is increased, the density of the current flowing to an area of the upper conductive material 4, which is exposed to the etchant, exceeds a current density causing passivity of the upper conductive material 4. In such a case, the upper conductive material 4 is passivated not to be dissolved by the etchant, and only the lower conductive material 3 is dissolved accompanied with the progress of the etching, resulting in the occurrence of the undercut. When such undercut occurs, the wiring, for example, the gate wiring cannot be sufficiently coated with an insulating film in some cases, thus causing inconvenience such as an interlayer short circuit, resulting in lowering a yield of the display device.

Summary of the Invention

5 The present invention was made with the foregoing problems in mind. An object of the present invention is to provide an array substrate for display, a method of manufacturing an array substrate for display and a display device using the array substrate for display, which are capable of being etched at a sufficiently high etching rate and a sufficient selection ratio, eliminating undercut, and providing a large-sized and high-resolution display device.

The foregoing object of the present invention is achieved by providing the array substrate for display, the method of manufacturing an array substrate for display and the display device using the array substrate for display of the present invention.

10 Specifically, according to the present invention, provided is an array substrate for display, comprising: a thin film transistor array formed on an insulating substrate; a plurality of wirings arranged on the insulating substrate; connection pads arranged on unilateral ends of the wirings and respectively connected with the wirings; pixel electrodes, and dummy conductive patterns arranged between the ends of the connection pads and ends of the pixel electrodes. The dummy conductive patterns can occupy 30 area% or more. In the present invention, the dummy conductive patterns can be formed as any of land patterns and line-and-space patterns. In the present invention, the wirings are constituted of a lower conductive material and an upper conductive material, and the lower conductive material can be any one of aluminum and an aluminum alloy. In the present invention, the upper conductive material has a passivating potential. The upper conductive material can be any one of molybdenum and a molybdenum alloy.

25 According to the present invention, provided is a method of manufacturing an array substrate for display, the method comprising the steps of: forming a thin film transistor array including: a plurality of wirings arranged on an insulating substrate; and connection pads arranged on unilateral ends of the wirings and respectively connected with the wirings; forming pixel electrodes; and forming dummy conductive patterns between ends of the connection pads and ends of the pixel electrodes. In the present invention, it is preferable that the dummy conductive patterns be formed so as to occupy 30 area% or more. In the present invention, the dummy conductive patterns can be formed as any of land patterns and

line-and-space patterns. In the present invention, the wirings are constituted of a lower conductive material and an upper conductive material, the lower conductive material can be any one of aluminum and an aluminum alloy, and the upper conductive material can be any one of molybdenum and a molybdenum alloy. In the present invention, the wirings are formed by wet etching.

Moreover, in the present invention, provided is a display device, comprising the array substrate for display mentioned above.

In the present invention, the display device used as a liquid crystal display device or an electroluminescence display device can be provided.

Brief Description of the Drawings

For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings.

[Figure 1]

Fig. 1 is a view showing an embodiment of a liquid crystal display device using an array substrate for display of the present invention.

[Figure 2]

Fig. 2 is a top plan view of the array substrate for display of the present invention.

[Figure 3]

Fig. 3 is an enlarged view showing a dummy conductive pattern in the present invention.

[Figure 4]

Fig. 4 is an enlarged view showing another dummy conductive pattern in the present invention.

[Figure 5]

Figs. 5A to 5C are views illustrating a method of manufacturing the array substrate for display of the present invention.

[Figure 6]

Fig. 6 is an electron microscope photograph showing a pattern shape of wiring in the case of using the dummy conductive pattern shown in Fig. 3.

[Figure 7]

Fig. 7 is an electron microscope photograph showing a pattern shape of wiring in the case of using the dummy conductive pattern shown in Fig. 4.

[Figure 8]

Fig. 8 is a graph showing a relation between a taper angle of the wiring and a pattern density of the wiring.

[Figure 9]

Fig. 9 is an electron microscope photograph showing a wiring shape in the case of performing etching without using the dummy conductive pattern.

[Figure 10]

Fig. 10 is an electron microscope photograph showing a sectional shape of the wiring shape shown in Fig. 9.

[Figure 11]

Fig. 11 is a schematic view showing a tapered shape of the wiring.

[Figure 12]

Figs. 12A and 12B are views showing currents formed by a cell formed during an etching process.

Detailed Description of the Preferred Embodiments

Hereinbelow, description will be made in detail for the present invention with reference to embodiments shown in the accompanying drawings. However, the present invention is not limited to the embodiments shown in the drawings.

Fig. 1 is a partially cutaway perspective view showing an embodiment of a display device using an array substrate for display of the present invention. As shown in Fig. 1, the display device of the present invention is constituted by sequentially laminating a liquid crystal layer 11, a transparent electrode 12 and a glass substrate 13 on an array substrate 10

for display, which is formed on an insulating substrate. Wiring 14 formed on the insulating substrate 10 is extended to an end (not shown) of the array substrate for display, and is connected with a driving system (not shown) through a connection pad (not shown).

5 Fig. 2 is a top plan view of the display device using the array substrate 10 for display of the present invention, which is shown in Fig. 1. In the array substrate 10 for display of the present invention, a plurality of thin film transistors 21 constitute an array. A pixel electrode 22 is connected with each thin film transistor 21 that controls a potential of the pixel electrode. In the array substrate 10 for display shown in Fig. 2, what is further shown is that a scan line 23 and a signal line 24 are connected with each thin film transistor 21.

10 The respective scan lines 23 are connected with a driver 26 through scan line connection pads 25, and the respective signal lines 24 are connected with a driver 28 through signal line connection pads 27. These scan lines 23 and the signal lines 24 are formed so as to have the same constitution. As shown in Fig. 11, each of these lines is constituted of the lower conductive material 3 and the upper conductive material 4.

In the present invention, aluminum can be used for the lower conductive material 3 usable as wiring from a viewpoint of lowering resistance thereof. Moreover, it is preferable to use molybdenum (Mo) for the upper conductive material 4 usable in the present invention from a viewpoint of protecting the aluminum. However in the present invention, besides the aluminum, an aluminum alloy can be used for the lower conductive material 3. Moreover, for the upper conductive material 4, alloys of chromium, tantalum, titanium and molybdenum can be used. Film thickness of the lower conductive material 3 is not particularly limited, but film thickness of the upper conductive material 4 is preferably thick since a current tends to be concentrated thereto as the film thickness becomes thinner. However, a problem regarding stress occurs as the thickness becomes thicker. Therefore, in the present invention, it is preferable to set the film thickness of the upper conductive material 4 in a range of 30 to 100 nm.

25 The present invention makes it possible to prevent undercut of the lower conductive material 3, which occurs due to passivity of the upper conductive material 4. In the present invention, the term "passivity" is referred to as a phenomenon that metal such as

molybdenum or a metal alloy such as a molybdenum alloy becomes insoluble in an acid or alkaline etchant. For example, the term "passivity" is referred to as a phenomenon that metal serving as an anode becomes insoluble in such etchant. In the present invention, specifically as for such passivated metal or a metal alloy, metal or a metal alloy with a passivating potential, that is, a Flade potential can be mentioned. Note that, in the present invention, the Flade potential is referred to as a potential which causes a current density for passivating metal, which is described in the Encyclopedia Chimica (miniature edition 32nd printing, issued by Kyoritsu Shuppan Co., Ltd., edited by editorial committee of the Encyclopedia Chimica), vol. 7, p. 911.

Furthermore, in the embodiment shown in Fig. 2, dummy conductive patterns 29 are disposed between the pixel electrodes 22 and each scan line connection pad 25 and between the pixel electrodes 22 and each signal line connection pad 27. Thus, the wiring density is increased. Therefore, it is made possible to form good wiring over the entire surface of the array substrate for display without causing defects such as undercut and a mouse hole of the lower conductive material 3 during etching for the scan lines 23 and the signal lines 24. Each of these dummy conductive patterns 29 can be formed as a two-layers structure with the same materials as those of the scan lines 23 and the signal lines 24 at the same time when the patterning is performed therefor.

Fig. 3 is an enlarged view showing a portion where the dummy conductive pattern 29 is formed in the embodiment of the array substrate 10 for display of the present invention shown in Fig. 2. Fig. 3 shows the dummy conductive pattern 29 formed as a line-and-space pattern between the connection pad 25 and an end 30 of the pixel electrode. In the present invention, the dummy conductive pattern 29 can be formed as the line-and-space pattern shown in Fig. 3. Alternatively, the dummy conductive pattern 29 can be formed as a land pattern completely coating a region where the dummy conductive pattern 29 is formed.

In any case of the patterns, in the present invention, it is preferable that the wiring density of the dummy conductive patterns 29 themselves be 30% or more on an area of a specified surface from a viewpoint of forming a properly tapered shape on the lower conductive material 3 without forming the undercut thereto while dissolving the upper

conductive material 4 at a required rate.

Moreover, when the dummy conductive patterns 29 are arranged in the present invention, it is more preferable that the dummy conductive patterns 29 be formed between the end 30 of the pixel electrode 22 and each connection pads 25 and 27 so that the wiring density including the dummy conductive patterns 29 can be 30% or more on the area of a specified surface. In the present invention, the term "wiring density" refers to an area ratio of an area of portions where the signal lines, the scan lines, the drawing lines, and the dummy conductive patterns are formed on an area of a specified region where the dummy conductive patterns are formed.

Fig. 4 is a view showing another embodiment of the dummy conductive pattern 29 of the present invention. In the embodiment shown in Fig. 4, the dummy conductive pattern 29 is disposed so that the wiring density thereof, which is specified at 30% or more, is further increased, thus reducing concentration of electric current to exposed portions of the upper conductive material to the etchant during the etching. As shown in Fig. 4, the dummy conductive pattern 29 may have any shapes and any patterns. Moreover, any combination of a plural type of the dummy conductive patterns 29 can be used.

Figs. 5A, 5B and 5C are views showing an embodiment of a method of manufacturing the array substrate 10 for display of the present invention. With reference to Fig. 5, description will be made for the method of manufacturing the array substrate 10 for display of the present invention, exemplifying a case where the thin film transistor 21 of a reverse stagger type is formed. First, as shown in Fig. 5A, the lower conductive material 3 using aluminum and the upper conductive material 4 using molybdenum are deposited on the transparent or untransparent insulating substrate 1, thus forming a film.

Next, as shown in Fig. 5B, photoresist 31 is coated on the film. The photoresist is exposed and developed by use of a photo mask 32 provided with patterns for forming the dummy conductive patterns 29 in portions where the wiring density is lowered between the pixel electrodes and the connection pads, which are not particularly shown.

Subsequently, etching is performed by use of an etchant such as a solution of phosphoric acid, nitric acid, acetic acid and mixtures thereof, thus forming the wiring 2 and

5

the dummy conductive patterns 29. The dummy conductive patterns 29 are arranged in the portions where the wiring density is low. Thus, it is made possible to form wirings having good tapered shape as shown in Fig. 5C even in regions where the conductive material such as molybdenum tends to be passivated. A taper angle can be set in a range of 20 degrees to 70 degrees by adjusting a composition of the etchant and etching conditions. It is more preferable to set the taper angle in a range of about 20 degrees to about 60 degrees.

10

Thereafter, in the present invention, gate insulating films, the gate electrodes, the source electrodes, the drain electrodes, the pixel electrodes and the like are formed, thus the array substrate 10 for display of the present invention is manufactured. In the present invention, the dummy conductive patterns 29 may be removed if necessary. Alternatively, the dummy conductive patterns 29 may be left as they are without being eliminated.

15
20
25

Fig. 6 is an electron microscope photograph showing a shape of the wiring 33 shown in Fig. 3, which was obtained when the dummy conductive pattern 29 shown in Fig. 3 was provided and the etching was performed. In this case, molybdenum was used for the upper conductive material 4, and aluminum was used for the lower conductive material 3. The film thickness of molybdenum is about 50 nm, and wet etching is performed by use of an etchant of a mixed solution of phosphoric acid, nitric acid and acetic acid. As shown in Fig. 6, a good tapered shape is formed even in a wiring portion where the undercut is formerly apt to occur by forming the dummy conductive pattern 29.

Fig. 7 is a photograph showing a shape of the wiring 34 shown in Fig. 4, which was obtained when the dummy conductive pattern 29 shown in Fig. 4 was formed and the etching was performed under the same conditions as those in Fig. 6. As shown in Fig. 7, even when the density of the dummy conductive pattern 29 is increased, a good tapered shape is obtained.

25

Fig. 8 is a graph plotting values of the taper angle of the formed wiring relative to values of the pattern density (area%) of the wiring including the portions of the dummy conductive patterns 29 on the substrate when the dummy conductive patterns 29 are arranged. As shown in Fig. 8, the taper angle of the wiring obtained by the etching is reduced as the pattern density of the wiring is increased, and a more gentle taper is formed.

5
10
15
20
25

Therefore, it is understood that the upper conductive material 4 can impart a sufficient selective ratio to the etching of the lower conductive material 3 by arranging the dummy conductive patterns 29.

Fig. 9 is an electron microscope photograph showing, for comparison, a shape of wiring obtained when etching is performed by use of the array substrate 10 for display, which has the same pattern as those shown in Figs. 3 and 4, but without forming the dummy conductive patterns 29 at all. As shown in Fig. 9, large undercut occurs in the wiring since the molybdenum used for the upper conductive material 4 is passivated, and only the etching for the aluminum as the lower conductive material 3 progresses.

Fig. 10 is an electron microscope photograph showing a cross section taken along a cutting plane line A-A of the wiring shown in Fig. 9. As shown in Fig. 10, the etching for the aluminum used for the lower conductive material 3 progresses more than that for the molybdenum used for the upper conductive material 4, resulting in the occurrence of the great undercut.

The present invention can be applied not only to the thin film transistor of a reverse stagger type as described above but also to a thin film transistor of a top gate type including wiring formed of aluminum and any metal other than the aluminum, of which passivating current density is known.

Moreover, although the array device for display of the present invention can be applied to a liquid crystal display device using a transparent insulating substrate made of such as glass, the array device for display of the present invention can be also used as an organic or inorganic electroluminescence device, wherein an untransparent insulating substrate is used and an array for display is formed on the insulating substrate.

As described above, according to the present invention, it is made possible to provide an array substrate for display, a method of manufacturing an array substrate for display and a display device using the array substrate for display, which are capable of being etched at a sufficiently high etching rate and a sufficient selection ratio, and eliminating the under cut and the lowering of a yield in manufacturing due to the inconvenience such as an interlayer short circuit. Moreover, according to the present invention, it is made possible to provide

an array substrate for display, a method of manufacturing an array substrate for display and a display device using the array substrate for display, which are capable of providing a large-sized and high-resolution display device.

5

Although the preferred embodiments of the present invention have been described in detail, it should be understood that various changes, substitutions and alternations can be made therein without departing from spirit and scope of the inventions as defined by the appended claims.

20090220.08583001

What Is Claimed Is:

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

1. An array substrate for display, comprising:
 - a layer of an insulating substrate, having an area;
 - a thin film transistor array formed on the insulating substrate;
 - a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;
 - connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;
 - pixel electrodes, and
 - dummy conductive patterns, the dummy patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.
2. The array substrate for display according to claim 1 wherein the dummy conductive patterns comprise at least about 30% of the area of the insulating substrate.
3. The array substrate for display according to claim 1 wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.
4. The array substrate for display according to claim 3 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.
5. The array substrate for display according to claim 3 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.
6. The array substrate for display according to claim 4 wherein the upper layer wiring

2
3

1
2

1
2
3

1
2
3
4
5
6
7
8
9
10
11
12

1
2

material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.

7. The array substrate for display according to claim 6 wherein the upper wiring material is selected from the group consisting of molybdenum and alloys thereof.

8. The array substrate for display according to claim 5 wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.

9. The array substrate for display according to claim 6 wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.

10. A method for forming an array substrate for display, comprising:
forming a layer of an insulating substrate, having an area;
forming a thin film transistor array formed on the insulating substrate;
forming a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;
forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;
forming pixel electrodes, and
forming dummy conductive patterns, the dummy patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.

11. The method for forming an array substrate for display according to claim 10 wherein the dummy conductive patterns comprise at least about 30% of the area of the insulating

3

substrate.

1

12. The method for forming an array substrate for display according to claim 10 wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.

2

3

1

13. The method for forming an array substrate for display according to claim 12 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.

2

3

1

14. The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.

2

3

1

15. The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.

2

3

1

16. The method for forming an array substrate for display according to claim 15 wherein the upper wiring material is selected from the group consisting of molybdenum and alloys thereof.

2

3

1

17. The method for forming an array substrate for display according to claim 14 wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.

2

3

1

18. The method for forming an array substrate for display according to claim 15 wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.

2

3

Docket No.
JP920000310US1

Declaration and Power of Attorney For Patent Application

English Language Declaration

As a below named inventor, I hereby declare that

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
ARRAY SUBSTRATE FOR DISPLAY, METHOD OF MANUFACTURING ARRAY SUBSTRATE FOR DISPLAY AND DISPLAY DEVICE USING THE ARRAY SUBSTRATE

the specification of which

(check one)

is attached hereto.

was filed on _____ as United States Application No. or PCT International Application Number _____ and was amended on _____ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d) or Section 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)	Priority	Not Claimed
2001-029587 (Number)	Japan (Country)	06/02/2001 (Day/Month/Year Filed)
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)

I hereby claim the benefit under 35 U.S.C. Section 119(e) of any United States provisional

_____	_____
(Application Serial No.)	(Filing Date)

_____	_____
(Application Serial No.)	(Filing Date)

_____	_____
(Application Serial No.)	(Filing Date)

I hereby claim the benefit under 35 U. S. C. Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. Section 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, C. F. R., Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

20250209.0055501

_____	_____	_____
(Application Serial No.)	(Filing Date)	(Status)
		(patented, pending, abandoned)

_____	_____	_____
(Application Serial No.)	(Filing Date)	(Status)
		(patented, pending, abandoned)

_____	_____	_____
(Application Serial No.)	(Filing Date)	(Status)
		(patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. *(list name and registration number)*

Joseph P. Abate, Registration No. 30,328;	H. Daniel Schnurmann, Registration No. 35,791;
Jesse L. Abzug, Registration No. 31,316;	Eugene I. Shkurko, Registration No. 36,678;
Jay H. Anderson, Registration No. 38,371;	William P. Skladony, Registration No. 33,787;
Ira D. Blecker, Registration No. 29,894;	Steven J. Soucar, Registration No. 32,440;
Steven Capella, Registration No. 33,086;	Tiffany L. Townsend, Registration No. 43,199;
Harold Huberfeld, Registration No. 26,665;	all of INTERNATIONAL BUSINESS MACHINES
Todd M. C. Li, Registration No. 45,554;	CORPORATION; John E. Hoel, Registration No. 26,279;
Susan M. Murray, Registration No. 38,252;	Christopher A. Hughes, Registration No. 26,914;
Daryl K. Neff, Registration No. 38,253;	Edward A. Pennington, Registration No. 32,588;
Margaret A. Pepper, Registration No. 45,008;	Joseph C. Redmond, Jr., Registration No. 18,753; all of
	MORGAN & FINNEGAN, L.L.P.

Send Correspondence to: **Tiffany L. Townsend**
IBM Corporation / Intellectual Property Law
Bldg. 300-482 2070 Route 52
Hopewell Junction, New York 12533-6531

Direct Telephone Calls to: *(name and telephone number)*
Tiffany L. Townsend (845) 894-3668

Full name of sole or first inventor Takatoshi Tsujimura	
Sole or first inventor's signature	Date
Residence 2-15-26, Kugenuma-Matsugaoka, Fujisawa-shi, Kanagawa-ken, Japan	
Citizenship JAPAN	
Post Office Address 2-15-26, Kugenuma-Matsugaoka, Fujisawa-shi, Kanagawa-ken, Japan	

Full name of second inventor, if any Atsuya Makita	
Second inventor's signature	Date
Residence RIB403, 5-3-8 Higashirinkan, Sagamihara-shi, Kanagawa-ken, Japan	
Citizenship JAPAN	
Post Office Address RIB403, 5-3-8 Higashirinkan, Sagamihara-shi, Kanagawa-ken, Japan	

Full name of third inventor, if any Toshiaki Arai	
Third inventor's signature	Date
Residence 1-55-19 Sakuragaoka, Hodogaya-ku, Yokohama-shi, Kanagawa-ken, Japan	
Citizenship JAPAN	
Post Office Address 1-55-19 Sakuragaoka, Hodogaya-ku, Yokohama-shi, Kanagawa-ken, Japan	
Full name of fourth inventor, if any	
Fourth inventor's signature	Date
Residence	
Citizenship	
Post Office Address	
Full name of fifth inventor, if any	
Fifth inventor's signature	Date
Residence	
Citizenship	
Post Office Address	
Full name of sixth inventor, if any	
Sixth inventor's signature	Date
Residence	
Citizenship	
Post Office Address	

AUTHORIZATION TO FILE U.S. PATENT APPLICATION IBM DOCKET NO.
 JP9-2000-0310

As a below named inventor, of an invention initially entitled
 ARRAY SUBSTRATE FOR DISPLAY, METHOD OF MANUFACTURING ARRAY
 SUBSTRATE FOR DISPLAY AND DISPLAY DEVICE USING THE ARRAY SUBSTRATE
 identified by the above IBM Docket Number, pursuant to 37 CFR
 1.41(C), I hereby authorize the attorney or agent designated by
 IBM Corporation to file on my behalf in the United States
 Patent and Trademark office, an application for patent on the
 above identifies the invention.

Whereas the title used on the subsequently prepared patent
 application may vary from the above initial title, the unique
 docket number identifies the invention.

FOR OFFICIAL USE ONLY

Takatoshi Tsujimura *Takatoshi Tsujimura* 8/28/2000
 FULL NAME OF SOLE OR FIRST INVENTOR INVENTOR'S SIGNATURE DATE

Atsuya Makita *Atsuya Makita* 8/28/2000
 FULL NAME OF SECOND JOINT INVENTOR INVENTOR'S SIGNATURE DATE

Toshiaki Arai *Toshiaki Arai* 8/28/2000
 FULL NAME OF THIRD JOINT INVENTOR INVENTOR'S SIGNATURE DATE

FULL NAME OF FORTH JOINT INVENTOR INVENTOR'S SIGNATURE DATE


FULL NAME OF FIFTH JOINT INVENTOR INVENTOR'S SIGNATURE DATE

438
25
LW

JP9-2000-0310-JP1

1/11

FIG. 1




FOR OFFICIAL USE ONLY

JP9-2000-0310-JP1


2/11

FIG. 2



200003100001

FIG. 3




20050228 09055001

JP9-2000-0310-JP1


4/11

FIG. 4




200003100001

FIG. 5




(a)

EXPOSURE / DEVELOPMENT



(b)

ETCHING / STRIPPING




(c)

PRINT OF DRAWINGS
AS ORIGINALLY FILED

JP9-2000-0310-JP1

6/11

FIG. 6



10158400.1205772

FIG. 8

20000201 00383007






FIG. 9

10058500-1205002



000000 15KV 120.0um 11.59um

FIG. 10




FIG. 11






FIG. 12



ETCHANT



1005600 020512

02-08-02

A

Express Mail Label No. ET9267 8US

02/05/02
951 U.S. PTO

**UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
JP92000310US1

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**ARRAY SUBSTRATE FOR DISPLAY, METHOD OF MANUFACTURING ARRAY
SUBSTRATE FOR DISPLAY AND DISPLAY DEVICE USING THE ARRAY SUBSTRATE**

Assignee Name: International Business Machines Corporation
Assignee Residence: Armonk, New York

and invented by:

Takatoshi Tsujimura, et al.

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Which is a:

Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Which is a:

Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Enclosed are:

Application Elements

1. Filing fee as calculated and transmitted as described below
2. Specification having 16 pages and including the following:
 - a. Descriptive Title of the Invention
 - b. Cross References to Related Applications (if applicable)
 - c. Statement Regarding Federally-sponsored Research/Development (if applicable)
 - d. Reference to Microfiche Appendix (if applicable)
 - e. Background of the Invention
 - f. Brief Summary of the Invention
 - g. Brief Description of the Drawings (if drawings filed)
 - h. Detailed Description
 - i. Claim(s) as Classified Below
 - j. Abstract of the Disclosure

02/05/02
951 U.S. PTO
005990/01

**UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
JP920000310US1

Total Pages in this Submission

Application Elements (Continued)

3. Drawing(s) (when necessary as prescribed by 35 USC 113)
- a. Formal Number of Sheets 11
- b. Informal Number of Sheets _____
4. Oath or Declaration
- a. Newly executed (original or copy) Unexecuted
- b. Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
- c. With Power of Attorney Without Power of Attorney
- d. DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application,
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (usable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under
Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby
incorporated by reference therein.
6. Computer Program in Microfiche (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
- a. Paper Copy
- b. Computer Readable Copy (identical to computer copy)
- c. Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. Assignment Papers (cover sheet & document(s))
9. 37 CFR 3.73(B) Statement (when there is an assignee)
10. English Translation Document (if applicable)
11. Information Disclosure Statement/PTO-1449 Copies of IDS Citations
12. Preliminary Amendment
13. Acknowledgment postcard
14. Certificate of Mailing
- First Class Express Mail (Specify Label No.): ET926726378US

**UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
JP920000310US1

Total Pages in this Submission

Accompanying Application Parts (Continued)

15. Certified Copy of Priority Document(s) *(if foreign priority is claimed)*

16. Additional Enclosures *(please identify below):*

Request That Application Not Be Published Pursuant To 35 U.S.C. 122(b)(2)

17. Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.

Warning

An applicant who makes a request not to publish, but who subsequently files in a foreign country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in submitting the notice was unintentional.

17. Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.

**UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
JP920000310US1

Total Pages in this Submission

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE AS EXPRESS MAIL IN AN ENVELOPE ADDRESSED TO: U.S. PATENT AND TRADEMARK OFFICE, P.O. Box 2327, ARLINGTON, VA 22202. THE APPLICANT AND/OR ATTORNEY REQUESTS THE DATE OF DEPOSIT AS THE FILING DATE.

Express Mail No: ET926726378US

Date of Deposit: February 5, 2002

Name of Person

Making Deposit: Karen Cing-Mars

Signature: *Karen Cing-Mars 2/5/02*

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	18	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	2	- 3 =	0	x \$84.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$740.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$740.00

- A check in the amount of _____ to cover the filing fee is enclosed.
- The Commissioner is hereby authorized to charge and credit Deposit Account No. **09-0458** as described below. A duplicate copy of this sheet is enclosed.
- Charge the amount of **\$740.00** as filing fee.
 - Credit any overpayment.
 - Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
 - Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Tiffany L. Townsend
Signature

Tiffany L. Townsend, Attorney
Registration No. 43,199
Telephone: (845) 894-3668
Fax: (845) 892-6363

Dated: February 5, 2002

cc:

FI-044

File History Report

Paper number _____ is missing from the United States Patent and Trademark Office's original copy of the file history. No additional information is available.

The following page(s) _____ of paper number _____ is/are missing from the United States Patent and Trademark Office's original copy of the file history. No additional information is available

The following checked item(s) of paper number _____ is/are missing from the United States Patent and Trademark Office's original copy of the file history. No additional information is available

- PTO 892
- PTO 948
- PTO 1449
- PTO 1474
- Assignment

Additional comments
Cover Sheet Is Missing



#2
00 310

日 本 国 特 許 庁
JAPAN PATENT OFFICE



別紙添付の書類に記載されている事項は下記の出願書類に記載されている事項と同一であることを証明する。

This is to certify that the annexed is a true copy of the following application as filed with this Office

出 願 年 月 日
Date of Application:

2001年 2月 6日

出 願 番 号
Application Number:

特願2001-029587


出 願 人
Applicant(s):

インターナショナル・ビジネス・マシーンス・コーポレーション

2001年 5月25日

特許庁長官
Commissioner,
Japan Patent Office

及 川 耕 造



出証番号 出証特2001-3044016

特 2001-029587

【書類名】 特許願

【整理番号】 JP9000310

【提出日】 平成13年 2月 6日

【あて先】 特許庁長官 殿

【国際特許分類】 G02F 1/1343
G02F 1/36
G09F 9/00

【発明者】

【住所又は居所】 神奈川県大和市下鶴間1623番地14 日本アイ・ピー・エム株式会社 大和事業所内

【氏名】 辻村 隆俊

【発明者】

【住所又は居所】 神奈川県大和市下鶴間1623番地14 日本アイ・ピー・エム株式会社 大和事業所内

【氏名】 榎田 篤哉

【発明者】

【住所又は居所】 神奈川県大和市下鶴間1623番地14 日本アイ・ピー・エム株式会社 大和事業所内

【氏名】 荒井 俊明

【特許出願人】

【識別番号】 390009531

【氏名又は名称】 インターナショナル・ビジネス・マシーンス・コーポレーション

【代理人】

【識別番号】 100086243

【弁理士】

【氏名又は名称】 坂口 博

【代理人】

【識別番号】 100091568

特2001-029587

【弁理士】

【氏名又は名称】 市位 嘉宏

【代理人】

【識別番号】 100106699

【弁理士】

【氏名又は名称】 渡部 弘道

【復代理人】

【識別番号】 100110607

【弁理士】

【氏名又は名称】 間山 進也

【選任した復代理人】

【識別番号】 100112520

【弁理士】

【氏名又は名称】 林 茂則

【手数料の表示】

【予納台帳番号】 062651

【納付金額】 21,000円

【提出物件の目録】

【物件名】 明細書 1

【物件名】 図面 1

【物件名】 要約書 1

【包括委任状番号】 9706050

【包括委任状番号】 9704733

【包括委任状番号】 0004480

【ブルーフの要否】 要

【書類名】 明細書

【発明の名称】 表示装置用アレイ基板、アレイ基板の製造方法、および該アレイ基板を用いた表示デバイス

【特許請求の範囲】

【請求項1】 絶縁性基板上に形成された薄膜トランジスタアレイと、該絶縁性基板上に配置された複数の配線と、該配線の一端に配置され前記配線にそれぞれ接続される接続パッドと、画素電極とを含む表示用アレイ基板であって、前記接続パッドの端部と画素電極端部との間にダミー導体パターンが配置された表示用アレイ基板。

【請求項2】 前記ダミー導体パターンは、30面積%以上である、請求項1に記載の表示用アレイ基板。

【請求項3】 前記ダミー導体パターンは、ランド・パターンまたはライン・アンド・スペース・パターンとされる、請求項1に記載の表示用アレイ基板。

【請求項4】 前記配線は、下部導電材と上部導電材とから構成され、前記下部導電材は、アルミニウムまたはアルミニウム合金である、請求項1に記載の表示用アレイ基板。

【請求項5】 前記上部導電材は、不動態化電位を有する、請求項4に記載の表示用アレイ基板。

【請求項6】 前記上部導電材は、モリブデンまたはモリブデン合金である、請求項4または5に記載の表示用アレイ基板。

【請求項7】 絶縁性基板上に配置された複数の配線と該配線の一端に配置され前記配線にそれぞれ接続される接続パッドとを含む薄膜トランジスタアレイを形成する工程と、

画素電極を形成する工程と、

前記接続パッドの端部と画素電極端部との間にダミー導体パターンを形成する工程とを含む表示用アレイ基板の製造方法。

【請求項8】 前記ダミー導体パターンを、30面積%以上となるように形成する、請求項7に記載の表示用アレイ基板の製造方法。

【請求項9】 前記ダミー導体パターンを、ランド・パターンまたはライン・

アンド・スペース・パターンとして形成する、請求項7に記載の表示用アレイ基板の製造方法。

【請求項10】 前記配線は、下部導電材と上部導電材とから構成され、前記下部導電材は、アルミニウムまたはアルミニウム合金であり、前記上部導電材は、モリブデンまたはモリブデン合金である請求項7～9のいずれか1項に記載の表示用アレイ基板の製造方法。

【請求項11】 前記配線は、ウエット・エッチングにより形成される、請求項7～請求項10のいずれか1項に記載の表示用アレイ基板の製造方法。

【請求項12】 請求項1～請求項6に記載の表示用アレイ基板を含む、表示デバイス。

【請求項13】 液晶ディスプレイ・デバイスとして使用される、請求項12の表示デバイス。

【請求項14】 エレクトロ・ルミネッセンス・ディスプレイ・デバイスとして使用される、請求項12に記載の表示デバイス。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】

本発明は、表示用アレイ基板、該表示用アレイ基板の製造方法、および該表示用アレイ基板を使用した表示デバイスに関する。

【0002】

【従来の技術】

薄膜トランジスタ（TFT）アレイを使用した表示デバイスは、低消費電力であること、および表示デバイスを小型化できること、といったことから多用されている。薄膜トランジスタアレイは、絶縁性基板上に、ゲート電極、ソース電極、ドレイン電極といった電極とからなる薄膜トランジスタと、各電極に接続される走査線、信号線といった配線と、画素電極とを形成することにより製造される。

【0003】

近年では、上述した表示デバイスにはより高速動作化、高精細化、大型化が求

められることが多く、表示デバイスを形成する表示用アレイの各構成要素には、高速化、および高密度化が求められる。特に、薄膜トランジスタアレイを高速で動作させるためには、走査線、信号線といった配線に低抵抗のアルミニウム（Al）を使用することが、ゲート・パルスの遅延を低下させることができ、薄膜トランジスタへの書き込み速度を高めることができるので好ましい。

【0004】

ところで、アルミニウムは抵抗が低いものの容易に酸化され易いという性質を有しているため、アルミニウムを使用した配線は、多くの場合、アルミニウムを下部導電材として用い、より酸化されにくい、クロム、タンタル、チタン、モリブデンといった材料を上部導電材として用いる、2層構造として構成されている。図11は、絶縁性基板1上に配線2が形成されたところを模式的に示した図である。ガラスなどの絶縁性基板1上には、下部導電材の膜2aが堆積されており、この膜2aの上側に上部導電材の膜2bが堆積されている。膜2aおよび膜2bは、それぞれ例えば適切なエッチングプロセスにより、テーバが付けられた端部となるようにパターンニングされる。

【0005】

図11に示したテーバ形状を形成するためには、上部導電材のエッチング速度を高める必要がある。図11に示したテーバ形状を形成するため、これまで種々の方法が提案されている。例えば、特開平10-90706号公報においては、走査線接続パッドおよび信号線接続パッドのそれぞれ反対側にダミー接続パッドを設ける方法が提案されている。この方法によれば、配線密度が基板端部において低下して、相対的に増加することになるエッチャントによるオーバー・エッチングを防止することにより下部導電材3のアンダーカットを防止すると共に、適切なテーバを配線2へと付与することで層間ショートを防止している。

【0006】

しかしながら、この方法は、薄膜トランジスタアレイ基板の端部におけるエッチングの均一性を向上させることは可能とするものの、画素電極の端部から、接続パッドまでの間において例えば引出し配線が形成される部分など、配線密度が低下しがちな領域における信号線のアンダーカットを、効果的に防止するこ

とはできない。

【0007】

また、特開平10-240150号公報では、アルミニウムと、このアルミニウムの上部に形成されたモリブデンといった金属から形成されるパッドとを湿式でエッチングすることにより、2層で構成された配線に対して20~70°のテーパ角度を形成する方法が開示されている。この方法は湿式エッチングにより、2層構成の導電膜から形成された配線に対して所定のテーパを付与することができるものの、配線密度の低下する基板領域においても選択比を維持させつつ、均一なエッチングを行う方法については何ら開示するものではない。

【0008】

【発明が解決しようとする課題】

図12は、配線に対して上述したテーパ形状を与えるためにこれまで用いられているウエット・プロセスを用いたパターニング・プロセスの拡大模式図である。絶縁性基板1上には、図12(a)に示すように、下部導電材3と、上部導電材4とがフィジカル・ペーパー・デポジッションといった方法により成膜されている。図12(a)においては、フォトレジスト膜5が、上部導電材4の膜の上に塗布されて、所望された形状にパターニングされているのが示されている。各膜は、リン酸、硝酸、酢酸、及びこれらの混合物などの水溶液といったエッチャントによりエッチングされて、所望するテーパ形状が形成されることになる。

【0009】

図12(b)は、上部導電材4と下部導電材3とから構成される配線を、ウエット・エッチングする場合に、各膜のエッチングに伴って発生する電気化学的プロセスを示した図である。図12(b)においては、フォトレジスト膜5に被覆された上部導電材4の内側層部分は溶解しないものの、フォトレジスト膜5の端部では、上部導電材がエッチャントにより溶解されることになる。ウエット・エッチングにより配線を形成する場合には、フォトレジスト膜5により保護された上部導電材4は、フォトレジスト端部から横方向へとさらに溶解して陽イオンとなり、その結果放出される電子が下部導電材3に向かって電子を供給するので、アノードとして機能する。また、下部導電材3は、このためカソードとして作用

することとなり電気化学的な電池を形成する。ここで、必要とされるテーパ形状を形成させるために上部導電材4のエッチング速度を高めて行くと、上部導電材4が溶解することにより発生し、下部導電材3へと流れる電子の密度が、上部導電材4の溶解速度が増加するにつれ、増大することになる。図12(b)においては、上部導電材4から下部導電材3へと流れる電流Iが模式的に示されている。

【0010】

エッチング速度が高まるにつれ、上部導電材4のエッチャントに露出した面積に対して流れる電流の密度は、上部導電材4の不動態化電流密度を超えることになる。このような場合、上部導電材4は不動態化しエッチャントにより溶解されなくなり、エッチングの進行と共に下部導電材3の溶解のみが進行してその結果アンダーカットが発生することになる。このようなアンダーカットが発生すると、例えばゲート配線といった配線を絶縁膜により十分に被覆することができない場合も生じ、これが層間ショートといった不都合を生じさせ、表示デバイスの歩留まりを低下させることになっていた。

【0011】

本発明は、上記問題点に鑑みてなされたものであり、充分なエッチング速度及び選択比でエッチングを行うことを可能とすると共に、アンダーカットを発生させず、さらには、大型、かつ高精細な表示デバイスを提供することを可能とする、表示用アレイ基板、表示用アレイ基板の製造方法および該表示用アレイ基板を用いた表示デバイスを提供することを目的とする。

【0012】

【課題を解決するための手段】

本発明の上記目的は、本発明の表示用アレイ基板、表示用アレイ基板の製造方法および表示デバイスを提供することにより達成される。

【0013】

すなわち、本発明の請求項1の発明によれば、絶縁性基板上に形成された薄膜トランジスタアレイと、該絶縁性基板上に配置された複数の配線と、該配線の一端に配置され前記配線にそれぞれ接続される接続パッドと、画素電極とを含む表

示用アレイ基板であって、前記接続パッドの端部と画素電極端部との間にダミー導体パターンが配置された表示用アレイ基板が提供される。前記ダミー導体パターンは、30面積%以上とすることができる。本発明においては、前記ダミー導体パターンは、ランド・パターンまたはライン・アンド・スペース・パターンとすることができる。本発明においては、前記配線は、下部導電材と上部導電材とから構成され、前記下部導電材は、アルミニウムまたはアルミニウム合金とすることができる。本発明においては、前記上部導電材は、不動電位を有する。前記上部導電材は、モリブデンまたはモリブデン合金とすることができる。

【0014】

本発明によれば、絶縁性基板上に配置された複数の配線と該配線の一端に配置され前記配線にそれぞれ接続される接続パッドとを含む薄膜トランジスタアレイを形成する工程と、画素電極を形成する工程と、前記接続パッドの端部と画素電極端部との間にダミー導体パターンを形成する工程とを含む表示用アレイ基板の製造方法が提供される。本発明においては、前記ダミー導体パターンは、30面積%以上となるように形成することが好ましい。また、本発明においては、前記ダミー導体パターンを、ランド・パターンまたはライン・アンド・スペース・パターンとして形成することができる。本発明においては、前記配線は、下部導電材と上部導電材とから構成され、前記下部導電材は、アルミニウムまたはアルミニウム合金であり、前記上部導電材は、モリブデンまたはモリブデン合金とすることができる。本発明においては、前記配線は、ウエット・エッチングにより形成される。

【0015】

さらに、本発明においては、請求項1～請求項6に記載の表示用アレイ基板を含む、表示デバイスが提供される。

【0016】

本発明においては、液晶ディスプレイ・デバイスまたはエレクトロ・ルミネッセンス・ディスプレイ・デバイスとして使用される表示デバイスを提供することができる。

【0017】

【発明の実施の形態】

以下、本発明を図面に示した実施の形態をもって詳細に説明するが、本発明は、図面に示した実施の形態に限定されるものではない。

【0018】

図1は、本発明の表示用アレイ基板を使用した表示デバイスの実施の形態を示した一部切り欠き斜視図である。図1に示すように、本発明の表示デバイスは、絶縁性基板上に形成された表示用アレイ基板10の上に、順次、液晶層11と、透明電極12と、ガラス基板13とが積層されて構成されている。絶縁性基板10上に形成された配線14は、表示用アレイ基板の図示しない端部まで延ばされていて、図示しない接続パッドを介して図示しない駆動システムへと接続されている。

【0019】

図2は、図1において示した本発明の表示用アレイ基板10を使用した表示デバイスの上面図である。本発明の表示用アレイ基板10は、複数の薄膜トランジスタ21がアレイとして構成されており、各薄膜トランジスタ21には、画素電極22が接続され、薄膜トランジスタ21により電位が制御されている。図2に示した表示用アレイ基板10においては、さらに薄膜トランジスタ21には、それぞれ走査線23および信号線24が接続されているのが示されている。

【0020】

それぞれの走査線23は、走査線接続パッド25を介してドライバ26へと接続されており、それぞれの信号線24は、信号線接続パッド27を介してドライバ28へと接続されている。これらの走査線23および信号線24は、それぞれ同一の構成として形成されていて、図11に示したように、下部導電材3と、上部導電材4とから構成されている。

【0021】

本発明において、配線として用いることができる下部導電材3としては、抵抗を低めるという観点からアルミニウムを使用することができる。また、本発明において用いることができる上部導電材4としては、アルミニウムの保護を行うといった点から、モリブデン(Mo)を使用することが好ましい。しかしながら、

本発明においては下部導電材3としては、アルミニウムの他、アルミニウム合金を使用することもでき、また、上部導電材4としては、クロム、タンタル、チタン、モリブデンの合金を使用することもできる。下部導電材3の膜厚は特に制限はないが、上部導電材の膜厚は、薄くなればなるほど、電流が集中し易くなるので、厚いことが好ましい。しかしながら、厚くなればなるほど応力の問題も発生するので、本発明においては、上部導電材4の膜厚としては、30nm~100nmとすることが好ましい。

【0022】

本発明は、上部導電材4が不動態化することにより発生する下部導電層3のアンダーカットを防止することを可能とするものである。本発明において不動態化とは、酸またはアルカリといったエッチャントに対して例えばモリブデンといった金属または金属合金が溶解しなくなる現象をいい、例えばアノードとして作用する金属が溶解しなくなることを意味する。このような不動態化する金属または金属合金としては、具体的には、例えば本発明においては、不動態化電位、すなわち、フラード電位を有する金属または金属合金を上げることができる。なお、本発明においては、フラード電位とは、化学大辞典（縮刷版第32刷、共立出版株式会社発行、化学大辞典編集委員会編）、第7巻、第911頁に記載の、金属が不動態化する電流密度を生じさせる電位を意味する。

【0023】

さらに、図2に示した実施の形態においては、画素電極22と各接続パッド25、27との間は、ダミー導体パターン29を配置することにより、配線密度が高められている。このため走査線23および信号線24のエッチング時に下部導電材3のアンダーカットや、マウス・ホール欠陥を生じさせずに表示用アレイ基板全面にわたり、良好な配線を形成することが可能となる。このダミー導体パターン29は、上述した走査線23および信号線24と同一の材料の2層構造としてパターンニングを行う際に同時に形成することができる。

【0024】

図3は、図2に示した本発明の表示用アレイ基板10の実施の形態において、ダミー導体パターン29が形成された部分を拡大して示した図である。図3に示

したダミー導体パターン29は、ダミー導体パターン29が接続パッド25と、画素電極の端部30との間において、ライン・アンド・スペース・パターンとして形成されているのが示されている。本発明においては、ダミー導体パターン29は、図3に示すライン・アンド・スペース・パターンとして形成することができるし、本発明においては、ダミー導体パターン29として、ダミー導体パターン29が形成される領域を完全に被覆するランド・パターンを用いることもできる。

【0025】

いずれのパターンを用いる場合であっても、本発明においては、ダミー導体パターン29自体の配線密度が30%以上となるように形成することが、上部導電材4を必要な速度で溶解させつつ、下部導電材3に対してアンダーカットを形成させずに適切なテーパを形成させる点で好ましい。

【0026】

さらに、本発明においてはダミー導体パターン29を配置する場合には、ダミー導体パターン29を、画素電極22の端部30と接続パッド25、27との間において、ダミー導体パターン29を含む配線密度が30%以上となるように形成することがさらに好ましい。本発明において、配線密度とは、ダミー導体パターンが形成される所定の領域の面積において、信号線、走査線、引き出し線といった配線が形成されている部分の面積の面積比をいうものとする。

【0027】

図4は、本発明のダミー導体パターン29の別の実施の形態を示した図である。図4に示した実施の形態においては、配線密度30%以上のダミー導体パターン29が、さらに高い密度で配置されており、エッチング時に上部導電材4のエッチャントへの露出部への電流の集中を、より低減させている。図4に示されているように、ダミー導体パターン29は、いかなる形状、パターンを有していても良く、複数種類のダミー導体パターン29をいかなるようでも組み合わせ使用することができる。

【0028】

図5は、本発明の表示用アレイ基板10の製造方法の実施の形態を示した図で

ある。図5においては、本発明の表示用アレイ基板10の製造方法を逆スタガ型の薄膜トランジスタ11を形成する場合を例として説明する。まず、図5(a)に示すように透明または不透明な絶縁性基板1に下部導電材3としてアルミニウムを、上部導電材4としてモリブデンを使用して膜を堆積させる。

【0029】

その後、図5(b)に示すように、膜上にフォトレジスト31を塗設し、特に図示しない画素電極と、接続パッドとの間において配線密度が低くなる部分にダミー導体パターン29を形成させるパターンが設けられたフォトマスク32を使用してフォトレジストの露光・現像を行う。

【0030】

ついで、リン酸、硝酸、酢酸、またはこれらの混合された水溶液をエッチャントとして用いてエッチングを行い、配線2およびダミー配線パターン29を形成する。ダミー配線パターン29を配線密度が低い部分に配置することにより、モリブデンといった導電材料が不動態化しがちな領域においても、図5(c)に示した良好なテーバ形状を有する配線を形成させることが可能となる。テーバ角度は、エッチャントの組成、エッチング条件を調節することにより 20° ～ 70° の範囲とすることができ、さらには、約 20° ～約 60° とすることが好ましい。

【0031】

その後、本発明においてはゲート絶縁膜、ゲート電極、ソース電極、ドレイン電極、および画素電極などを形成することにより、本発明の表示用アレイ基板10が製造される。本発明においては、必要に応じてダミー導体パターン29は、除去することもできるし、除去せずそのまま残しておくことも可能である。

【0032】

図6は、図3に示したダミー導体パターン19を設けてエッチングを行った場合に得られた図3に示す配線33の形状を示した電子顕微鏡写真である。このとき、上部導電材4としてはモリブデンを用い、下部導電材3としてはアルミニウムを使用した。モリブデンの膜厚は、約50nmであり、エッチャントとしては、リン酸、硝酸、酢酸の混合水溶液を用いるウエット・エッチングを行った。図

6に示されるように、ダミー導体パターン29を形成することにより、従来では、アンダーカットが発生しがちであった、配線部分においても良好なテーパ形状が形成されていることがわかる。

【0033】

また、図7は、図4に示したダミー導体パターン29を形成して、図6と同一の条件でエッチングを行った場合に得られた図4に示す配線34の形状を示した図である。図7に示すように、ダミー導体パターン29の密度を増加させても、良好なテーパ形状が得られているのが示されている。

【0034】

図8は、ダミー導体パターン29を配置した場合の基板上のダミー導体パターン29の部分を含む配線のパターン密度（面積%）に対して、形成される配線のテーパ角度をプロットした図である。図8に示すように、エッチングにより得られる配線のテーパ角度は、配線のパターン密度が増加するにつれて小さくなり、よりなだらかなテーパが形成されていて、ダミー導体パターン29を配置することにより上部導電材4が下部導電材3のエッチングに対して十分な選択比を付与することができるが示されている。

【0035】

図9は、比較のため、図3および図4に示したと同一のパターンを有する表示用アレイ基板10を使用して、ダミー導体パターン29を全く形成させずに同一の条件でエッチングを行った場合に得られる配線の形状を示した電子顕微鏡写真である。図9に示されるように、上部導電材4として使用したモリブデンが不動態化し、下部導電材3であるアルミニウムのエッチングのみが進行してしまったため、配線には、大きなアンダーカットが発生しているのが示されている。

【0036】

図10は、図9に示した配線の切断線A-Aに沿った断面を示した電子顕微鏡写真を示す。図10に示されるように、下側導電材3として用いるアルミニウムは、上側導電材4として用いるモリブデンよりもエッチングが進行して、その結果、大きなアンダーカットが発生しているのが示されている。

【0037】

本発明は、上述したように逆スタガ型の薄膜トランジスタに適用するばかりではなく、アルミニウムと、アルミニウム以外の不動態化電流密度が知られているいかなる金属とから形成される配線を含むトップゲート型薄膜トランジスタにも適用することができる。

【0038】

さらに本発明の表示用アレイデバイスは、ガラスといった透明絶縁性基板を使用した液晶ディスプレイ・デバイスに適用することも可能であるが、不透明な絶縁性基板を使用し、この絶縁性基板上に表示用アレイを形成し、無機および有機のエレクトロ・ルミネッセンス・デバイスとして用いることも可能である。

【0039】

上述したように、本発明によれば、十分なエッチング速度および選択比でエッチングを行うことを可能とすると共に、アンダーカットを発生させることなく、層間ショートといった不都合による製造歩留まりの低下を生じさせることのない、表示用アレイ基板、表示用アレイ基板の製造方法および該表示用アレイ基板を用いた表示デバイスを提供することが可能となる。また、本発明によれば、大型、かつ高精細な表示デバイスを提供することを可能とする、表示用アレイ基板、表示用アレイ基板の製造方法および該表示用アレイ基板を用いた表示デバイスを提供することが可能となる。

【図面の簡単な説明】

【図1】

本発明の表示用アレイ基板を使用した液晶ディスプレイ・デバイスの実施の形態を示した図。

【図2】

本発明の表示用アレイ基板の上面図。

【図3】

本発明におけるダミー導体パターンを拡大して示した図。

【図4】

本発明における別のダミー導体パターンを拡大して示した図。

【図5】

本発明の表示用アレイ基板の製造方法を示した図。

【図6】

図3に示したダミー導体パターンを使用した場合の配線のパターン形状を示した電子顕微鏡写真。

【図7】

図4に示したダミー導体パターンを使用した場合の配線のパターン形状を示した電子顕微鏡写真。

【図8】

配線のテーパ角度と、配線のパターン密度との関係を示した図。

【図9】

ダミー導体パターンを使用せずにエッチングを行った場合の配線形状を示した電子顕微鏡写真。

【図10】

図9に示した配線形状の断面形状を示した電子顕微鏡写真。

【図11】

配線のテーパ形状を示した模式図。

【図12】

エッチング・プロセス時に形成される電池により形成される電流を示した図。

【符号の説明】

- 1…絶縁性基板
- 2…配線
- 2a…膜
- 2b…膜
- 3…下部導電材
- 4…上部導電材
- 5…フォトレジスト
- 10…表示用アレイ基板
- 11…液晶層
- 12…透明電極


特2001-029587

- 13…ガラス基板
- 14…配線
- 21…薄膜トランジスタ
- 22…画素電極
- 23…走査線
- 24…信号線
- 25…走査線接続パッド
- 26…ドライバ
- 27…信号線接続パッド
- 28…ドライバ
- 29…ダミー導体パターン
- 30…画素電極の端部
- 31…フォトレジスト
- 32…フォトマスク
- 33…配線
- 34…配線


特2001-029587

【書類名】 図面


【図1】




【図2】




【図3】



【图4】




【図5】



Best Copy

特2001-029587


【図6】




Brother

特2001-029587

【図7】




【図8】



Best Copy


特2001-029587

【図9】




特2001-029587



【図10】



【図11】



【図12】



特2001-029587

【書類名】 要約書

【要約】

【課題】 表示用アレイ基板、該表示用アレイ基板の製造方法、および該表示用アレイ基板を使用した表示デバイスを提供する。

【解決手段】 本発明は、絶縁性基板1上に形成された薄膜トランジスタアレイと、絶縁性基板1上に配置された複数の配線23、24と、該配線23、24の一端に配置されこれらの配線23、24にそれぞれ接続される接続パッド25、27と、画素電極22とを含む表示用アレイ基板であって、接続パッド25、27の端部と画素電極22の端部との間にダミー導体パターン29が配置されている。

【選択図】 図2

特2001-029587

認定・付加情報

特許出願の番号 特願2001-029587
受付番号 50100164867
書類名 特許願
担当官 野口 耕作 1610
作成日 平成13年 3月21日

<認定情報・付加情報>

【特許出願人】

【識別番号】 390009531
【住所又は居所】 アメリカ合衆国10504、ニューヨーク州 ア
ーモンク (番地なし)
【氏名又は名称】 インターナショナル・ビジネス・マシーンズ・コ
ーポレーション

【代理人】

【識別番号】 100086243
【住所又は居所】 神奈川県大和市下鶴間1623番地14 日本ア
イ・ビー・エム株式会社 大和事業所内
【氏名又は名称】 坂口 博

【代理人】

【識別番号】 100091568
【住所又は居所】 神奈川県大和市下鶴間1623番地14 日本ア
イ・ビー・エム株式会社 大和事業所内
【氏名又は名称】 市位 嘉宏

【代理人】

【識別番号】 100106699
【住所又は居所】 神奈川県大和市下鶴間1623番14 日本アイ
・ビー・エム株式会社大和事業所内
【氏名又は名称】 渡部 弘道

【復代理人】

申請人
【識別番号】 100110607
【住所又は居所】 神奈川県大和市中心林間3丁目4番4号 サクラ
イビル4階 間山・林合同技術特許事務所
【氏名又は名称】 間山 進也

【選任した復代理人】

【識別番号】 100112520

次頁有

1 出証特2001-3044016

特2001-029587

認定・付加情報（続き）

【住所又は居所】 神奈川県大和市中央林間3丁目4番4号 サクラ
イビル4階 間山・林合同技術特許事務所
【氏名又は名称】 林 茂則

次頁無

特2001-029587

出 願 人 履 歴 情 報

識別番号 [390009531]

1. 変更年月日 2000年 5月16日
[変更理由] 名称変更
住 所 アメリカ合衆国10504、ニューヨーク州 アーモンク (番地なし)
氏 名 インターナショナル・ビジネス・マシーンズ・コーポレーション



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
PO Box 1459
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO	CONFIRMATION NO.
10/068,500	02/05/2002	Takatoshi Tsujimura	JP920000310US1	7252

32074 7590 05/29/2003
INTERNATIONAL BUSINESS MACHINES CORPORATION
DEPT. 18G
BLDG. 300-482
2070 ROUTE 52
HOPEWELL JUNCTION, NY 12533

EXAMINER

EVERHART, CARIDAD

ART UNIT PAPER NUMBER

2825

DATE MAILED. 05/29/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/068,500	Applicant(s) TSUJIMURA ET AL.	
	Examiner Caridad M. Everhart	Art Unit 2825	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a) in no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133)
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b)

Status

1) Responsive to communication(s) filed on _____.

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-18 is/are pending in the application.

 4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1,3-10 and 12-18 is/are rejected.

7) Claim(s) 2 and 11 is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on _____ is/are. a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a)

11) The proposed drawing correction filed on _____ is: a) approved b) disapproved by the Examiner
If approved, corrected drawings are required in reply to this Office action

12) The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.

14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
a) The translation of the foreign language provisional application has been received.

15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s): _____
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____	6) <input type="checkbox"/> Other

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States

Claims 1 and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Shirahashi, et al. ("Shirahashi")(US 5,285,301).

Shirahashi discloses an array of TFTs and method of forming the components of the array (col. 1, lines 19-20 and Fig. 15), comprising an insulating substrate(col. 3, lines 39-40), a plurality of wiring(col. 6, lines 10-20), pads(col. 13, lines 20-24), and dummy patterns between the pads and pixel electrodes and that are not connected to the lines (Fig. 15, in which ITO1 indicates pixel and Fig. 1 and Fig. 14, line which GL indicates lines and DGL indicates dummy lines).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation

under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 3-9, 12-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shirahashi, et al. in view of Song, et al ("Song")(US 6,163,356).

Shirahashi is silent with respect to an aluminum layer with a Mo layer on the aluminum layer. Shirahashi does disclose aluminum (col 12, lines 40-42).

Song discloses a bilayer of aluminum with a layer of chromium or molybdenum or tantalum on the aluminum to protect from etchants(col. 4, lines 38-50).

One of ordinary skill in the art would have been motivated to have provided the bilayer conductor taught by Song in the process and device taught by Shirahashi in order to protect from etchants such as those disclosed by Shirahashi(col 12, lines 43-46).

Allowable Subject Matter

Claims 2 and 11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The prior art of record does not teach or suggest the area protected by the dummy metalization recited in claims 2 and 11.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Caridad M. Everhart whose telephone number is 7C3-

Application/Control Number: 10/068,500
Art Unit: 2825

Page 4

308-3455. The examiner can normally be reached on Monday through Fridays 7:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on 703-308-1323. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.



C. Everhart
May 19, 2003

Notice of References Cited	Application/Control No 10/068,500	Applicant(s)/Patent Under Reexamination TSUJIMURA ET AL	
	Examiner Caridad M. Everhart	Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
A	US-6,163,356	12-2000	Song, et al	349/152
B	US-5,285,301	02-1994	Shirahashi, et al	359/59
C	US-			
D	US-			
E	US-			
F	US-			
G	US-			
H	US-			
I	US-			
J	US-			
K	US-			
L	US-			
M	US-			

FOREIGN PATENT DOCUMENTS

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
N					
O					
P					
Q					
R					
S					
T					

NON-PATENT DOCUMENTS

*	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
U	
V	
W	
X	

*A copy of this reference is not being furnished with this Office action (See MPEP § 707 05(a))
 Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

AUG 29 '03 14:14 FR IPLAW E FISHKILL

845 892 6363 TO 917038729318

P.04/08

#91A
Bell
9903

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING SENT VIA BY FAX ON August 19, 2003 TO:
 COMMISSIONER FOR PATENTS, P.O. Box 1450,
 Alexandria, VA 22313-1450 ON:
 Date of Deposit: August 29, 2003
 Name of Person Faxing: Colleen J. Dow
 Signature: *Colleen J. Dow*

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE	
In Re Application of:	August 29, 2003
Takatoshi Tsujimura et al.	Examiner: Caridad Everhart
Serial No. 10/068,500 Filing Date: 02/05/2002	Group Art Unit 2825
Title: Array Substrate for Display, Method of Manufacturing Array Substrate for Display and Display Device Using the Array Substrate	IBM Corporation 2070 Route 52 Dept. 18G, Bldg. 300-482 Hopewell Junction, N.Y. 12533

AMENDMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Sir:

In the claims:

JP920000310US1

S/N 10/068,500

Received from <845 892 6363> at 8/29/03 1:00:51 PM [Eastern Daylight Time]

A

1. (Currently Amended) An array substrate for display, comprising:
a layer of an insulating substrate, having an area;
a thin film transistor array formed on the insulating substrate;
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;
pixel electrodes, and
dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.

2. (Canceled)

³ 3. (Original) The array substrate for display according to claim 1 wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.

³ 4. (Original) The array substrate for display according to claim ³ wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.


⁴ 5. (Original) The array substrate for display according to claim ² wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.

⁵ 6. (Original) The array substrate for display according to claim ³ wherein the upper layer wiring

JP920000310US1

S/N 10/068,500

Received from < 845 892 6363 > at 8/29/03 1:00:51 PM [Eastern Daylight Time]



material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.

⁶
7. (Original) The array substrate for display according to claim ⁵ wherein the upper wiring material is selected from the group consisting of molybdenum and alloys thereof.

A¹

¹
8. (Original) The array substrate for display according to claim ⁴ wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.

⁴
9. (Original) The array substrate for display according to claim ⁵ wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.

⁹
10. (Currently Amended) A method for forming an array substrate for display, comprising:
forming a layer of an insulating substrate, having an area;
forming a thin film transistor array formed on the insulating substrate, each wiring having a first end, the wiring in communication with at least on of the transistors in the thin film array;
forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;
forming pixel electrodes, and
forming dummy conductive patterns, the dummy conductive patterns comprising at least about 30% of the area of the insulating substrate, the dummy patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.

11. (Canceled)

JP920000310US1

S/N 10/068,500

A

Received from <845 892 6363> at 8/29/03 1:00:51 PM [Eastern Day/light Time]

¹⁰
12. (Original) The method for forming an array substrate for display according to claim ~~10~~⁹ wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.

¹¹
13. (Original) The method for forming an array substrate for display according to claim ~~12~~¹⁰ wherein the lower layer wiring materials is selected from the group consisting of aluminum and aluminum alloys.

¹²
14. (Original) The method for forming an array substrate for display according to claim ~~13~~¹⁰ wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.

¹³
15. (Original) The method for forming an array substrate for display according to claim ~~14~~¹¹ wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.

¹⁴
16. (Original) The method for forming an array substrate for display according to claim ~~15~~¹³ wherein the upper wiring material is selected from the group consisting of molybdenum and alloys thereof.

¹⁵
17. (Original) The method for forming an array substrate for display according to claim ~~16~~¹² wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.

¹⁶
18. (Original) The method for forming an array substrate for display according to claim ~~17~~¹³ wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant.

JP920000310US1

S/N 10/068,500

Received from <845 892 6363> at 8/29/03 1:00:51 PM (Eastern Daylight Time)

OFFICIAL

FAX RECEIVED
AUG 29 2003
GROUP 2800


Remarks:

Claims 1, 3-10 and 12 - 18 remain in the instant application. Subject matter from claims 2 and 11 were added to claims 1 and 10 respectively. The instant application is drawn to an apparatus and method relating to array substrates for displays.

The Applicants believe that there are no issues remaining in the instant matter. The Office Action indicated that claims 2 and 11 would be allowable if they were rewritten in independent form including all of the limitations of the base claim and any intervening claims. Claims 1 and 10, the originally presented independent claims, have been amended to include the subject matter of claims 2 and 11 respectively. Therefore, none of the art cited in the Office Action discloses teaches or claims the subject matter in independent claims 1 and 10. Further, as dependent claims 3 -9 and 12 - 18 ultimately depend on one of claim 1 and 10, none of the art cited discloses, teaches or claims the subject matter of claims 3 - 9 and 12 - 18.

Reconsideration and allowance of claims 1, 3 - 10 and 12 - 18 is respectfully requested.

Respectfully submitted,
Takatoshi Tsujimura et al.



By: 
Tiffany L. Townsend, et al.
Attorney for Applicant
Registration No. 43,199
845-894-3668

JP920000310US1

S/N 10/068,500

Received from <845 892 6363> at 8/29/03 1:00:51 PM (Eastern Daylight Time)

** TOTAL PAGE. 08 **

AMENDMENT TRANSMITTAL LETTER (Large Entity)				Docket No. JP920000310US1	
Applicant(s): Takatoshi Tsujimura et al.					
Serial No. 10/668,500	Filing Date 02/05/2002	Examiner Caridad Everhart	Group Art Unit 2825		
Invention: ARRAY SUBSTRATE FOR DISPLAY, METHOD OF MANUFACTURING ARRAY SUBSTRATE FOR DISPLAY AND DISPLAY DEVICE USING THE ARRAY SUBSTRATE					
TO THE COMMISSIONER FOR PATENTS:				FAX RECEIVED AUG 29 2003 GROUP 2800	
Transmitted herewith is an amendment in the above-identified application. The fee has been calculated and is transmitted as shown below.					
CLAIMS AS AMENDED					
	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST # PREV. PAID FOR	NUMBER EXTRA CLAIMS PRESENT	RATE	ADDITIONAL FEE
TOTAL CLAIMS	18	20	0 x	\$18.00	\$0.00
INDEP. CLAIMS	2	3	0 x	\$84.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
TOTAL ADDITIONAL FEE FOR THIS AMENDMENT					\$0.00
<input type="checkbox"/> No additional fee is required for amendment. <input checked="" type="checkbox"/> Please charge Deposit Account No. _____ in the amount of _____ <input type="checkbox"/> A check in the amount of _____ to cover the filing fee is enclosed. <input checked="" type="checkbox"/> The Director is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 09-0458 <input checked="" type="checkbox"/> Any additional filing fees required under 37 C.F.R. 1.16. <input checked="" type="checkbox"/> Any patent application processing fees under 37 CFR 1.17.					
 _____ Signature			Dated: August 29, 2003		
Tiffany L. Townsend, Registration No. 43,199 International Business Machines Corporation 2070 Route 52 Hopewell Junction, NY 12533 845-894-9665					
<div style="border: 1px solid black; padding: 5px; width: fit-content;"> I certify that this document and fee is being faxed, on 08/29/2003 Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.  Signature of Person Faxing Correspondence Colleen J. Dew Typed or Printed Name of Person Faxing Correspondence </div>					
00:					

Received from < 845 892 6363 > at 8/29/03 1:00:51 PM (Eastern Daylight Time)

PY1LARGEREV08

File History Report

Paper number _____ is missing from the United States Patent and Trademark Office's original copy of the file history. No additional information is available.

The following page(s) **3 Of 8** of paper number **4** is/are missing from the United States Patent and Trademark Office's original copy of the file history. No additional information is available

The following checked item(s) of paper number _____ is/are missing from the United States Patent and Trademark Office's original copy of the file history. No additional information is available

- PTO 892**
- PTO 948**
- PTO 1449**
- PTO 1474**
- Assignment**

Additional comments

FACSIMILE
TRANSMISSION
TO USPTO

Caridad Everhart
703-872-9318 fax
703-872-9317 customer service

CERTIFICATION OF FACSIMILE TRANSMISSION:
I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING
FACSIMILE TRANSMITTED TO THE USPTO ON THE DATE SHOWN
BELOW:

Date of Transmission: August 29, 2003

Name of Person
Making Transmission: Colleen J. Dew

Signature: *Colleen J. Dew*

DOCUMENT FAXED: 8 PAGES ATTACHED; INCLUDING COVER

Re Applic of	Takatoshi Tsujimura et al.
Docket No.	JP920000310US1
Serial No.	10/068,500
Filing Date	02/05/2002
Attorney	Tiffany L. Townsend

Attached: Amendment

<p>THIS MESSAGE IS INTENDED ONLY FOR THE USE OF THE INDIVIDUAL OR ENTITY TO WHICH IT IS ADDRESSED, AND MAY CONTAIN INFORMATION THAT IS PRIVILEGED, CONFIDENTIAL AND EXEMPT FROM DISCLOSURE UNDER APPLICABLE LAW. IF THE READER OF THIS MESSAGE IS NOT THE INTENDED RECIPIENT, OR THE EMPLOYEE OR AGENT RESPONSIBLE FOR DELIVERING THE MESSAGE TO THE INTENDED RECIPIENT, YOU ARE HEREBY NOTIFIED THAT ANY DISSEMINATION, DISTRIBUTION OR COPYING OF THIS COMMUNICATION IS STRICTLY PROHIBITED. IF YOU HAVE RECEIVED THIS COMMUNICATION IN ERROR, PLEASE NOTIFY US IMMEDIATELY BY TELEPHONE AND RETURN THE ORIGINAL MESSAGE TO US AT THE ADDRESS TO THE RIGHT VIA THE U.S. POSTAL SERVICE.</p>	<p>INTERNATIONAL BUSINESS MACHINES CORPORATION</p> <p>Intellectual Property Law East Fishkill Facility 2070 Route 52 Hopewell Junction New York 12533-6531</p> <p>Fax: 845-892-6363 Phone: 845-894-3668</p>
---	---

Received from < 845 892 6363 > at 8/29/03 1:00:51 PM (Eastern Daylight Time)

A

AM

Notice of Allowability	Application No.	Applicant(s)	
	10/068,500	TSUJIMURA ET AL.	
	Examiner	Art Unit	
	Caridad M Everhart	2825	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--
 All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1. This communication is responsive to amendment filed 8-29-03
2. The allowed claim(s) is/are 1,3-10 and 12-18.
3. The drawings filed on 05 February 2002 are accepted by the Examiner.
4. Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some* c) None of the:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

* Certified copies not received: _____.

5. Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
 - (a) The translation of the foreign language provisional application has been received.
6. Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application. **THIS THREE-MONTH PERIOD IS NOT EXTENDABLE**

7. A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
8. CORRECTED DRAWINGS must be submitted.
 - (a) including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached
 - 1) hereto or 2) to Paper No. _____.
 - (b) including changes required by the proposed drawing correction filed _____, which has been approved by the Examiner.
 - (c) including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No. _____.

Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet.

9. DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

Attachment(s)

- | | |
|--|--|
| 1 <input type="checkbox"/> Notice of References Cited (PTO-892) | 2 <input type="checkbox"/> Notice of Informal Patent Application (FTO-152) |
| 3 <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 4 <input type="checkbox"/> Interview Summary (PTO-413), Paper No. _____. |
| 5 <input type="checkbox"/> Information Disclosure Statements (PTO-1449), Paper No. _____. | 6 <input type="checkbox"/> Examiner's Amendment/Comment |
| 7 <input type="checkbox"/> Examiner's Comment Regarding Requirement for Deposit of Biological Material | 8 <input type="checkbox"/> Examiner's Statement of Reasons for Allowance |
| | 9 <input type="checkbox"/> Other |

C. Everhart
 Caridad M. Everhart
 Examiner



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P. O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

NOTICE OF ALLOWANCE AND FEE(S) DUE

32074 7590 10/01/2003
INTERNATIONAL BUSINESS MACHINES
CORPORATION
DEPT. 18G
BLDG. 300-482
2070 ROUTE 52
HOPEWELL JUNCTION, NY 12533

EXAMINER

EVERHART, CARIDAD

ART UNIT PAPER NUMBER

2825

DATE MAILED: 10/01/2003

Table with 5 columns: APPLICATION NO, FILING DATE, FIRST NAMED INVENTOR, ATTORNEY DOCKET NO., CONFIRMATION NO. Values: 10/068,500, 02/05/2002, Takatoshi Tsujimura, JP920000310US1, 7252

TITLE OF INVENTION: ARRAY SUBSTRATE FOR DISPLAY, METHOD OF MANUFACTURING ARRAY SUBSTRATE FOR DISPLAY AND DISPLAY DEVICE USING THE ARRAY SUBSTRATE

Table with 6 columns: APPLN TYPE, SMALL ENTITY, ISSUE FEE, PUBLICATION FEE, TOTAL FEE(S) DUE, DATE DUE. Values: nonprovisional, NO, \$1330, \$300, \$1630, 01/02/2004

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE REFLECTS A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE APPLIED IN THIS APPLICATION. THE PTOL-85B (OR AN EQUIVALENT) MUST BE RETURNED WITHIN THIS PERIOD EVEN IF NO FEE IS DUE OR THE APPLICATION WILL BE REGARDED AS ABANDONED.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.

B. If the status is changed, pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above and notify the United States Patent and Trademark Office of the change in status, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check the box below and enclose the PUBLICATION FEE and 1/2 the ISSUE FEE shown above.

Applicant claims SMALL ENTITY status. See 37 CFR 1.27.

II. PART B - FEE(S) TRANSMITTAL should be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). Even if the fee(s) have already been paid, Part B - Fee(s) Transmittal should be completed and returned. If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: **Mail** **Mail Stop ISSUE FEE**
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450
or Fax (703) 746-4000

INSTRUCTIONS: This form should be used for transmitting the **ISSUE FEE** and **PUBLICATION FEE** (if required). Blocks 1 through 4 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Legibly mark-up with any corrections or use Block 1)

32074 7590 10/01/2003
INTERNATIONAL BUSINESS MACHINES CORPORATION
DEPT. 18G
BLDG. 300-482
2070 ROUTE 52
HOPEWELL JUNCTION, NY 12533

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

Certificate of Mailing or Transmission
 I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO, on the date indicated below.

(Depositor's name)
(Signature)
(Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/068,500	02/05/2002	Takatoshi Trujimura	JP920000310US1	7252

TITLE OF INVENTION: ARRAY SUBSTRATE FOR DISPLAY, METHOD OF MANUFACTURING ARRAY SUBSTRATE FOR DISPLAY AND DISPLAY DEVICE USING THE ARRAY SUBSTRATE

APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1330	\$300	\$1630	01/02/2004

EXAMINER	ART UNIT	CLASS-SUBCLASS
EVERHART, CARIDAD	2825	438-025000

1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).
 Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.
 "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required.
2. For printing on the patent front page, list (1) the names of up to 3 registered patent attorneys or agents OR, alternatively, (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.
- 1 _____
 2 _____
 3 _____

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)
 PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. Inclusion of assignee data is only appropriate when an assignment has been previously submitted to the USPTO or is being submitted under separate cover. Completion of this form is NOT a substitute for filing an assignment
 (A) NAME OF ASSIGNEE _____
 (B) RESIDENCE: (CITY and STATE OR COUNTRY) _____

Please check the appropriate assignee category or categories (will not be printed on the patent); individual corporation or other private group entity government

- 4a. The following fee(s) are enclosed:
 Issue Fee
 Publication Fee
 Advance Order - # of Copies _____
- 4b. Payment of Fee(s):
 A check in the amount of the fee(s) is enclosed.
 Payment by credit card. Form PTO-2038 is attached.
 The Director is hereby authorized by charge the required fee(s), or credit any overpayment, to Deposit Account Number _____ (enclose an extra copy of this form).

Director for Patents is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above.

(Authorized Signature) _____ (Date) _____

NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMIT THIS FORM WITH FEE(S)



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/068,500	02/05/2002	Takatoshi Tsujimura	JP920000310US1	7252
32074	7590	10/01/2003	EXAMINER	
INTERNATIONAL BUSINESS MACHINES CORPORATION DEPT. 18G BLDG. 300-482 2070 ROUTE 52 HOPEWELL JUNCTION, NY 12533			EVERHART, CARIDAD	
			ART UNIT	PAPER NUMBER
			2825	
DATE MAILED: 10/01/2003				

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)
(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 54 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 54 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) system (<http://pair.uspto.gov>).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (703) 305-1383. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (703) 305-8283.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

Table with columns: APPLICATION NO., FILING DATE, FIRST NAMED INVENTOR, ATTORNEY DOCKET NO., CONFIRMATION NO.
Application: 10/068,500, Filed: 02/05/2002, Inventor: Takatoshi Tsujimura, Docket: JP920000310US1, Confirmation: 7252
Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION, DEPT. 18G, BLDG. 300-482, 2070 ROUTE 52, HOPEWELL JUNCTION, NY 12533
Examiner: EVERHART, CARIDAD
Art Unit: 2825, Paper Number: 2825
Date Mailed: 10/01/2003

Notice of Fee Increase on October 1, 2003

If a reply to a "Notice of Allowance and Fee(s) Due" is filed in the Office on or after October 1, 2003, then the amount due will be higher than that set forth in the "Notice of Allowance and Fee(s) Due" since there will be an increase in fees effective on October 1, 2003. See Revision of Patent Fees for Fiscal Year 2004; Final Rule, 68 Fed. Reg. 41532, 41533, 41534 (July 14, 2003).

The current fee schedule is accessible from (http://www.uspto.gov/main/howtofees.htm).

If the fee paid is the amount shown on the "Notice of Allowance and Fee(s) Due" but not the correct amount in view of the fee increase, a "Notice of Pay Balance of Issue Fee" will be mailed to applicant. In order to avoid processing delays associated with mailing of a "Notice of Pay Balance of Issue Fee," if the response to the Notice of Allowance is to be filed on or after October 1, 2003 (or mailed with a certificate of mailing on or after October 1, 2003), the issue fee paid should be the fee that is required at the time the fee is paid. If the issue fee was previously paid, and the response to the "Notice of Allowance and Fee(s) Due" includes a request to apply a previously-paid issue fee to the issue fee now due, then the difference between the issue fee amount at the time the response is filed and the previously-paid issue fee should be paid. See Manual of Patent Examining Procedure, Section 1308.01 (Eighth Edition, August 2001).

Effective October 1, 2003, 37 CFR 1.18 is amended by revising paragraphs (a) through (c) to read as set forth below.

Section 1.18 Patent post allowance (including issue) fees.

- (a) Issue fee for issuing each original or reissue patent, except a design or plant patent:
By a small entity (Sec. 1.27(a))..... \$665.00
By other than a small entity..... \$1,330.00
(b) Issue fee for issuing a design patent:
By a small entity (Sec. 1.27(a))..... \$240.00
By other than a small entity..... \$480.00
(c) Issue fee for issuing a plant patent:
By a small entity (Sec. 1.27(a))..... \$320.00
By other than a small entity..... \$640.00

Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (703) 305-8283.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: **Mail** Mail Stop **ISSUE FEE**
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450
or Fax (703) 746-4000

Handwritten: H
B\$

INSTRUCTIONS: This form should be used for transmitting the **ISSUE FEE** and **PUBLICATION FEE** (if required). Blocks 1 through 4 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Legibly mark-up with any corrections or see Block 1)

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

32074 7590 10/01/2003
INTERNATIONAL BUSINESS MACHINES CORPORATION
DEPT. 180
BLDG. 300-482
2070 ROUTE 52
HOPEWELL JUNCTION, NY 12533



Certificate of Mailing or Transmission
 I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop **ISSUE FEE** address above, or being facsimile transmitted to the USPTO, on the date indicated below.

(Depositor's name)
(Signature)
(Date)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/068,500	02/05/2002	Takatoshi Tsujimura	JP920000310US1	7252

TITLE OF INVENTION: ARRAY SUBSTRATE FOR DISPLAY, METHOD OF MANUFACTURING ARRAY SUBSTRATE FOR DISPLAY AND DISPLAY DEVICE USING THE ARRAY SUBSTRATE

APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1330	\$300	\$1630	01/12/2004

EXAMINER	ART UNIT	CLASS-SUBCLASS
EVERHART, CARIDAD	2823	438-025000

<p>1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).</p> <p><input type="checkbox"/> Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached.</p> <p><input type="checkbox"/> "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required.</p>	<p>2. For printing on the patent front page, list (1) the names of up to 3 registered patent attorneys or agents OR, alternatively, (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed.</p> <p>1. <u>Tiffany L. Townsend</u></p> <p>2. _____</p> <p>3. _____</p>
--	---

1. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)
PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. Inclusion of assignee data is only appropriate when an assignment has been previously submitted to the USPTO or is being submitted under separate cover. Completion of this form is NOT a substitute for filing an assignment.
(A) NAME OF ASSIGNEE **(B) RESIDENCE: (CITY and STATE OR COUNTRY)**

International Business Machines Corporation Armonk, New York 10504

Please check the appropriate assignee category or categories (will not be printed on the patent): individual corporation or other private group entity government

4a. The following fee(s) are enclosed:

Issue Fee
 Publication Fee
 Advance Order - # of Copies _____

4b. Payment of Fee(s):

A check in the amount of the fee(s) is enclosed.
 Payment by credit card. Form PTO-2038 is attached.
 The Director is hereby authorized by charge the required fee(s), or credit any overpayment, to Deposit Account Number 09-0459 (enclose an extra copy of this form) **FX-332**

Director for Patents is requested to apply the Issue Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above.

(Authorized Signature) Tiffany L. Townsend Date 10/20/03
 Tiffany L. Townsend, Registration No. 43,199 10/20/2003


NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant, a registered attorney or agent, or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Alexandria, Virginia 22313-1450. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Alexandria, Virginia 22313-1450.**

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.


12/04/2003 JADB02	00000087 090458	10068500
01 FC:1501	1330.00 DA	
02 FC:1504	300.00 DA	

FIG. 1



200003100001


FIG. 2



2

FIG. 3


205324 0055501



3


FIG. 4

205020-0056004




4

FIG. 5




(a)

EXPOSURE / DEVELOPMENT



(b)

ETCHING / STRIPPING



(c)


200003100000

5

JP9-2000-0310-JP1

6/11

FIG. 6




6

JP9-2000-0310-JP1


7/11

FIG. 7



7

FIG. 8




8

JP9-2000-0310-JP1

9/11


FIG. 9



JP9-2000-0310-JP1


10/11

FIG. 10




1005500 020502

FIG. 11




10

FIG. 12



ETCHANT



10042500-020502

11



UNITED STATES DEPARTMENT OF COMMERCE
 Patent and Trademark Office
 ASSISTANT SECRETARY AND COMMISSIONER
 OF PATENTS AND TRADEMARKS
 Washington, D.C. 20231

CHANGE OF ADDRESS/POWER OF ATTORNEY

RECEIVED
 NOV - 8 2002
 1C 2800 MAIL ROOM

FILE LOCATION 2FC1 SERIAL NUMBER 10068500 PATENT NUMBER
 THE CORRESPONDENCE ADDRESS HAS BEEN CHANGED TO CUSTOMER # 32074
 THE PRACTITIONERS OF RECORD HAVE BEEN CHANGED TO CUSTOMER # 32074
 THE FEE ADDRESS HAS BEEN CHANGED TO CUSTOMER # 32074
 ON 06/28/02 THE ADDRESS OF RECORD FOR CUSTOMER NUMBER 32074 IS:

INTERNATIONAL BUSINESS MACHINES CORPORAT
 DEPT. 18G
 BLDG. 300-482
 2070 ROUTE 52
 HOPEWELL JUNCTION NY 12533

AND THE PRACTITIONERS OF RECORD FOR CUSTOMER NUMBER 32074 ARE:

26665	29894	30238	31316	32440	33086	33787	35791	36678	38252
38253	38371	43199	45008	45554					

PTO INSTRUCTIONS: PLEASE TAKE THE FOLLOWING ACTION WHEN THE
 CORRESPONDENCE ADDRESS HAS BEEN CHANGED TO CUSTOMER NUMBER:
 RECORD, ON THE NEXT AVAILABLE CONTENTS LINE OF THE FILE JACKET,
 'ADDRESS CHANGE TO CUSTOMER NUMBER'. LINE THROUGH THE OLD
 ADDRESS ON THE FILE JACKET LABEL AND ENTER ONLY THE 'CUSTOMER
 NUMBER' AS THE NEW ADDRESS. FILE THIS LETTER IN THE FILE JACKET.
 WHEN ABOVE CHANGES ARE ONLY TO FEE ADDRESS AND/OR PRACTITIONERS
 OF RECORD, FILE LETTER IN THE FILE JACKET.
 THIS FILE IS ASSIGNED TO GAU 2825.

PTO-FMD
 TALBOT-1/97

PATENT APPLICATION FEE DETERMINATION RECORD
Effective October 1, 2001

Application or Docket Number

10068500

CLAIMS AS FILED - PART I

	(Column 1)	(Column 2)
TOTAL CLAIMS	18	
FOR	NUMBER FILED	NUMBER EXTRA
TOTAL CHARGEABLE CLAIMS	17 minus 20=	* 0
INDEPENDENT CLAIMS	2 minus 3=	* 0
MULTIPLE DEPENDENT CLAIM PRESENT <input type="checkbox"/>		

* If the difference in column 1 is less than zero, enter "0" in column 2

SMALL ENTITY TYPE OR

OTHER THAN SMALL ENTITY

RATE	FEE	OR	RATE	FEE
BASIC FEE	370.00	OR	BASIC FEE	740.00
X\$ 9=		OR	X\$18=	
X42=		OR	X84=	
+140=		OR	+280=	
TOTAL		OR	TOTAL	740

CLAIMS AS AMENDED - PART II

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT A	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
	Total * 16	Minus ** 20	= -
	Independent * 2	Minus *** 3	= -
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

SMALL ENTITY OR

OTHER THAN SMALL ENTITY

RATE	ADDITIONAL FEE	OR	RATE	ADDITIONAL FEE
X\$ 9=		OR	X\$18=	
X42=		OR	X84=	
+140=		OR	+280=	
TOTAL ADDIT. FEE	-	OR	TOTAL ADDIT. FEE	-

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT B	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
	Total *	Minus **	=
	Independent *	Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

RATE	ADDITIONAL FEE	OR	RATE	ADDITIONAL FEE
X\$ 9=		OR	X\$18=	
X42=		OR	X84=	
+140=		OR	+280=	
TOTAL ADDIT. FEE		OR	TOTAL ADDIT. FEE	

	(Column 1)	(Column 2)	(Column 3)
AMENDMENT C	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA
	Total *	Minus **	=
	Independent *	Minus ***	=
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM <input type="checkbox"/>			

RATE	ADDITIONAL FEE	OR	RATE	ADDITIONAL FEE
X\$ 9=		OR	X\$18=	
X42=		OR	X84=	
+140=		OR	+280=	
TOTAL ADDIT. FEE		OR	TOTAL ADDIT. FEE	

* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.
 ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20."
 *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3."
 The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.

CLAIMS ONLY

SERIAL NO.

10068500

FILING DATE

APPLICANT(S)

CLAIMS

	AS FILED		AFTER 1st AMENDMENT		AFTER 2nd AMENDMENT			*		*		*	
	IND.	DEP.	IND.	DEP.	IND.	DEP.		IND.	DEP.	IND.	DEP.	IND.	DEP.
1	1						51						
2		1					52						
3		1					53						
4		1					54						
5		1					55						
6		1					56						
7		1					57						
8		1					58						
9		1					59						
10	1						60						
11		1					61						
12		1					62						
13		1					63						
14		1					64						
15		1					65						
16		1					66						
17		1					67						
18		1					68						
19							69						
20							70						
21							71						
22							72						
23							73						
24							74						
25							75						
26							76						
27							77						
28							78						
29							79						
30							80						
31							81						
32							82						
33							83						
34							84						
35							85						
36							86						
37							87						
38							88						
39							89						
40							90						
41							91						
42							92						
43							93						
44							94						
45							95						
46							96						
47							97						
48							98						
49							99						
50							100						
TOTAL IND.	2						TOTAL IND.						
TOTAL DEP.	16						TOTAL DEP.						
TOTAL CLAIMS	18						TOTAL CLAIMS						

* MAY BE USED FOR ADDITIONAL CLAIMS OR ADMENDMENTS

MPI Family Report (Family Bibliographic and Legal Status)

In the MPI Family report, all publication stages are collapsed into a single record, based on identical application data. The bibliographic information displayed in the collapsed record is taken from the latest publication.

Report Created Date: 2007-03-12

Name of Report:

Number of Families: 1

Comments:


Table of Contents

1.	US6689629B2 20040210 IBM US Array substrate for display, method of manufacturing array substrate for display and display device using the array substrate	2
----	--	---



Family1**4 records in the family, collapsed to 3 records.****JP2002244586A 20020830****(ENG) ARRAY SUBSTRATE FOR DISPLAY DEVICE,
MANUFACTURING METHOD FOR THE ARRAY
SUBSTRATE, AND DISPLAY DEVICE USING THE SAME
SUBSTRATE****Assignee:** IBM**Inventor(s):** TSUJIMURA TAKATOSHI ; MAKITA
ATSUYA ; ARAI TOSHIAKI**Application No:** JP 2001029587 A**Filing Date:** 20010206**Issue/Publication Date:** 20020830

Abstract: (ENG) <sec>PROBLEM TO BE SOLVED: To provide an array substrate for display, the manufacturing method of the array substrate for display and a display device in which the array substrate for display is used. SOLUTION: This substrate is an array substrate for display in which a thin film transistor array which is formed on an insulating substrate 1, plural wirings 23, 24 which are arranged on the insulating substrate 1, connection pads 25, 27 which are arranged at one ends of the wirings 23, 24 and are connected respectively to these wirings 23, 24 and pixel electrodes 22 are included and, moreover, in the substrate, dummy conductive patterns 29 are arranged among end parts of the connection pads 25, 27 and end parts of the pixel electrodes 22.</sec>

Priority Data: JP 2001029587 20010206 A;**IPC (International Class):** G09F00930; G02F0011345; G09F00900; H01L0213205; H05B03314; H05B03326**ECLA (European Class):** G02F0011333; G02F0011345; H01L02712**Legal Status:** There is no Legal Status information available for this patent

TW546788B 20030811

(ENG) Array substrate for display, method of manufacturing array substrate for display and display device using the array substrate

[no drawing available]

Assignee: IBM US

Inventor(s): TSUJIMURA TAKATOSHI JP ; MAKITA
ATSUYA JP ; ARAI TOSHIAKI JP

Application No: TW 91101810 A

Filing Date: 20020201

Issue/Publication Date: 20030811

Abstract: Disclosed is to provide an array substrate for display, a method of manufacturing the array substrate for display and a display device using the array substrate for display. The present invention is an array substrate for display, which includes: a thin film transistor array formed on an insulating substrate 1; a plurality of wirings 23 and 24 arranged on the insulating substrate 1; connection pads 25 and 27 arranged on unilateral ends of the wirings 23 and 24 and respectively connected therewith; and pixel electrodes 22, wherein dummy conductive patterns 29 are arranged between the ends of the connection pads 25 and 27 and ends of the pixel electrodes 22.

Priority Data: JP 2001029587 20010206 A;

IPC (International Class): H01L02184; H01L02100; G02F0011333; G02F0011345

ECLA (European Class): G02F0011333; G02F0011345; H01L02712


Legal Status:

Date	+/-	Code	Description
20031204	(+)	GD4A	ISSUE OF PATENT CERTIFICATE FOR GRANTED INVENTION PATENT

US6689629B2 20040210

US2002106843A1 20020808

(ENG) Array substrate for display, method of manufacturing array substrate for display and display device using the array substrate



Assignee: IBM US

Inventor(s): TSUJIMURA TAKATOSHI JP ; MAKITA ATSUYA JP ; ARAI TOSHIAKI JP

Application No: US 6850002 A

Filing Date: 20020205

Issue/Publication Date: 20040210

Abstract: (ENG) Disclosed is to provide an array substrate for display, a method of manufacturing the array substrate for display and a display device using the array substrate for display. The present invention is an array substrate for display, which includes: a thin film transistor array formed on an insulating substrate **1**; a plurality of wirings **23** and **24** arranged on the insulating substrate **1**; connection pads **25** and **27** arranged on unilateral ends of the wirings **23** and **24** and respectively connected therewith; and pixel electrodes **22**, wherein dummy conductive patterns **29** are arranged between the ends of the connection pads **25** and **27** and ends of the pixel electrodes **22**.

Priority Data: JP 2001029587 20010206 A;

IPC (International Class): H01L02100

ECLA (European Class): G02F0011333; G02F0011345; H01L02712

US Class: 438025; 257072; 257748; 257E27111; 438073; 438149

Agent(s): Townsend Tiffany L.

Examiner Primary: Everhart, Caridad

Assignments Reported to USPTO:

Reel/Frame: 16926/0247 **Date Signed:** 20051208 **Date Recorded:** 20051221

Assignee: AU OPTRONICS CORPORATION NO. 1, LI-HSIN RD. 2, SCIENCE-BASED INDUSTRIAL PARK HSINCHU 300 TAIWAN

Assignor: INTERNATIONAL BUSINESS MACHINES CORPORATION

Corres. Addr: DANIEL R. MCCLURE 100 GALLERIA PARKWAY SUITE 1750 ATLANTA, GA 30339

Brief: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Legal Status:

Date	+/-	Code	Description
20051221		AS	ASSIGNMENT New owner name: AU OPTRONICS CORPORATION, TAIWAN; ; ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:016926/0247; Effective date: 20051208;



USPTO Maintenance Report					
Patent Bibliographic Data			03/12/2007 06:48 PM		
Patent Number:	6689629	Application Number:	10068500		
Issue Date:	02/10/2004	Filing Date:	02/05/2002		
Title:	ARRAY SUBSTRATE FOR DISPLAY, METHOD OF MANUFACTURING ARRAY SUBSTRATE F				
Status:	4th year fee window opens: 02/12/2007		Entity:	Large	
Window Opens:	02/12/2007	Surcharge Date:	08/13/2007	Expiration:	N/A
Fee Amt Due:	\$900.00	Surchg Amt Due:	\$0.00	Total Amt Due:	\$900.00
Fee Code:	1551	MAINTENANCE FEE DUE AT 3.5 YEARS			
Surcharge Fee Code:					
Most recent events (up to 7):	No Maintenance History Found --- End of Maintenance History ---				
Address for fee purposes:	INTERNATIONAL BUSINESS MACHINES CORPORAT DEPT. 18G BLDG. 300-482 2070 ROUTE 52 HOPEWELL JUNCTION, NY 12533				
NOTE: All USPTO fees are subject to change. If you are making a payment by mail or fax, please visit this link or contact the Maintenance Fee Branch (571-272-6500) to confirm the amount due on the date payment is to be made. A maintenance fee payment can be timely made using the certificate of mailing or transmission procedure set forth in 37 CFR 1.8.					

**IN THE UNITED STATES DISTRICT COURT
FOR THE DISTRICT OF DELAWARE**

LG DISPLAY CO., LTD.,

Plaintiff,

v.

CHI MEI OPTOELECTRONICS
CORPORATION, et al.,

Defendants.

Civil Action No. 06-726 (JJF)

Civil Action No. 07-357 (JJF)

CONSOLIDATED CASES

AMENDED JOINT CLAIM CONSTRUCTION CHARTS

Pursuant to the Court's May 19, 2008 Stipulation and Order Modifying the Scheduling Order (D.I. 208), LG Display Co., Ltd. and LG Display America, Inc. ("LG Display"), Chi Mei Optoelectronics Corporation and Chi Mei Optoelectronics USA, Inc. ("CMO"), and AU Optronics Corporation and AU Optronics Corporation America ("AUO") submit their Joint Claim Construction Charts as follows:

I. Patents asserted by LG Display:

U.S. Patent No. 4,624,737	Exhibit A
U.S. Patent No. 5,019,002	Exhibit B
U.S. Patent No. 5,825,449	Exhibit C
U.S. Patent No. 6,664,569	Exhibit D
U.S. Patent No. 6,803,984	Exhibit E
U.S. Patent No. 5,905,274	Exhibit F
U.S. Patent No. 6,815,321	Exhibit G
U.S. Patent No. 7,176,489	Exhibit H
U.S. Patent No. 7,218,374	Exhibit I

II. Patents asserted by AUO:

U.S. Patent No. 5,748,266	Exhibit J
U.S. Patent No. 6,689,629	Exhibit K
U.S. Patent No. 6,734,944	Exhibit L
U.S. Patent No. 6,778,160	Exhibit M
U.S. Patent No. 6,976,781	Exhibit N

U.S. Patent No. 7,090,506 Exhibit O
U.S. Patent No. 7,101,069 Exhibit P
U.S. Patent No. 7,125,157 Exhibit Q

III. Patents asserted by CMO:

U.S. Patent No. 5,619,352 Exhibit R
U.S. Patent No. 6,008,786 Exhibit S
U.S. Patent No. 6,013,923 Exhibit T
U.S. Patent No. 6,134,092 Exhibit U
U.S. Patent No. 6,734,926 Exhibit V
U.S. Patent No. 7,280,179 Exhibit W

Each party has listed what it contends is intrinsic evidence to support its contentions. All parties reserve the right to contest whether any such evidence is intrinsic or extrinsic.

August 6, 2008

/s/ Richard D. Kirk

OF COUNSEL:

Gaspare J. Bono
Song K. Jung
R. Tyler Goodwyn, IV
Lora A. Brzezynski
MCKENNA LONG & ALDRIDGE LLP
1900 K Street, N.W.
Washington, D.C. 20006
(202) 496-7500

Richard D. Kirk (#0922)
Ashley B. Stitzer (#3891)
THE BAYARD FIRM
222 Delaware Avenue, 9th Floor
P.O. Box 25130
Wilmington, DE 19899-5130
(302) 655-5000
rkirk@bayardfirm.com
*Attorneys for LG Display Co., Ltd. and LG
Display America, Inc.*

OF COUNSEL:

Jonathan S. Kagan
Alexander C.D. Giza
Adam Hoffman
IRELL & MANELLA LLP
1800 Avenue of the Stars, Suite 900
Los Angeles, California 90067-4276
(310) 277-1010

/s/ Philip A. Rovner

Philip A. Rovner (#3215)
POTTER ANDERSON & CORROON LLP
Hercules Plaza
P.O. Box 951
Wilmington, DE 19899
(302) 984-6000
provner@potteranderson.com
*Attorneys for Chi Mei Optoelectronics
Corporation and Chi Mei Optoelectronics USA,
Inc.*

OF COUNSEL:

Vincent K. Yip
Peter J. Wied
Terry Garnett
Katherine Murray
PAUL HASTINGS JANOFSKY & WALKER LLP
515 South Flower Street, 25th Floor
Los Angeles, CA 90071
(213) 683-6000

M. Craig Tyler
Brian D. Range
WILSON SONSINI GOODRICH & ROSATI
8911 Capital of Texas Highway North
Westech 360, Suite 3350
Austin, TX 78759-8497
(512) 338-5400

Ron E. Shulman
Julie M. Holloway
WILSON SONSINI GOODRICH & ROSATI
650 Page Mill Road
Palo Alto, CA 94304-1050

/s/ Karen L. Pascale

John W. Shaw (#3362)
Karen L. Pascale (#2903)
YOUNG CONAWAY STARGATT & TAYLOR LLP
The Brandywine Building
1000 West Street, 17th Floor
P.O. Box 391
Wilmington, DE 19899-0391
(301) 571-6600
kpascale@ycst.com

*Attorneys for AU Optronics Corporation and AU
Optronics Corporation America*

EXHIBIT K

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT K
AU OPTRONICS USP 6,689,629

Claim Terms	Des.	Agreed Constructions
connection pads	L	conductive patterns on the substrate that electrically connect the plurality of wiring to circuits located external to the substrate

Disputed Constructions

Claim Terms	Des.	AUO Construction	LGD Construction
a layer of an insulating substrate, having an area	L	<p>plain meaning</p> <p><u>Intrinsic Support</u></p> <p>Abstract; 1:12-20, esp. 14-20; 1:32-46, esp. 39-44; 2:13-24, esp. 17-21; 3:11-28, esp. 11-14; 3:29-47, esp. 29-37; 4:33-41; 6:17 34, esp. 23-27, 30-34; claims 1, 9; Figures 1, 5a-5c, 11, 12a-12b; May 29, 2003 Office Action, esp. at 2. U.S. Patent No. 5,285,301 (Shirahashi et al.) 3:37-44, esp. 39-40.</p> <p>Included is the intrinsic support for the disputed term: "area".</p>	<p>material deposited and patterned on a substrate, such as glass, that covers part of the array substrate surface</p> <p><u>Intrinsic Support</u></p> <p>1:7-11; 1:21-2:63; 2:67- 3:6; 3:12-22; 3:26-28; 3:30-51; 3:60-4:23; 4:39-42; 4:55-5:26; 5:29-43; 5:46-6:6; 6:9-47; 6:59-67; 7:5-19; 7:24-27; 7:31-40; 7:50-62; Figs. 2-5, 8, 9, 10; App 10/068,500, 5/29/2003, Office Action, page 2-4.</p>

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT K
AU OPTRONICS USP 6,689,629

Claim Terms	Des.	AUO Construction	EGD Construction
area	A	<p>a specified region</p> <p><u>Intrinsic Support</u></p> <p>1:61-67, esp. 63-66; 2:51-62, esp. 51-54; 3:11-28, esp. 18-19; 3:29-47, esp. 38-39; 5:29-42, esp. 29-33, 38-42; 5:43-53; 5:54-60, esp. 54-57; 5:61-6:6, esp. 5:61-6:1, 6:4-6; 6:35-47, esp. 35-40; claims 1, 9; Japanese Laid Open No. H10-90706, esp. at TR 0003, 0015, 0017, 0020, 0023, 0024, and Figure 5; May 29, 2003 Office Action, esp. at 2. U.S. Patent No. 5,285,301 (Shirahashi et al.) 11:11-14; 11:54-58.</p>	<p>Indefinite</p> <p>or</p> <p>(see above)</p>

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT K
AU OPTRONICS USP 6,689,629

Claim Terms	Des.	AUO Construction	LGD Construction
<p>a plurality of wiring arranged on the insulating substrate</p>	<p>L</p>	<p>two or more conductive paths disposed on the insulating substrate</p> <p><u>Intrinsic Support</u></p> <p>Abstract; 1:12-20, esp. 14-20; 1:28-30; 1:32-46, esp. 39-44; 2:13-24, esp. 17-21; 3:11-28, esp. 13-24; 3:29-47, esp. 32-47; 4:33-41, esp. 38-41; 5:29-42, esp. 29-33, 38-42; 6:17-34, esp. 23-27, 30-34; 6:35-47, esp. 35-40; claims 1, 2, 10; Figures 1, 3, 4, 5a-5c, 11, 12a-12b; Japanese Laid Open H10-90706, esp. ¶ 0009; Japanese Laid Open H10-240150, esp. ifif 0002, 0003, 0013 May 29, 2003 Office Action, esp. at 2. U.S. Patent No. 5,285,301 (Shirahashi et al.) 6:10-20.</p> <p>Included is the intrinsic support for the disputed term: "a layer of an insulating substrate, having an area".</p>	<p>portions of the layer that convey voltages or signals from the connection pads to the thin-film transistors in the pixel array</p> <p><u>Intrinsic Support</u></p> <p>1:8-2:63; 2:66-3:6; 3:14-15; 3:22-29; 3:31-35; 3:42-48; 3:60-4:23; 4:39-42; 4:52-5:28; 5:34-43; 5:55-6:16; 6:24-47; 6:55-7:40; 7:50-62; Abstract; Figs. 2-11; App 10/068,500, 5/29/2003, Office Action, page 2-4.</p>

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT K
 AU OPTRONICS USP 6,689,629

Claim Terms	Des.	AUO Construction	LGD Construction
dummy conductive patterns	L A	<p>a metal pattern that does not conduct signals or current used in the operation of the display</p> <p><u>Intrinsic Support</u></p> <p>Abstract; 1:12-20, esp. 14-20; 1:32-46, esp. 39-44; 1:46-59, esp. 49-54; 2:13-24, esp. 17-21; 3:11-28, esp. 17-22; 3:29-47, esp. 35-41; 3:66-4:2; 5:29-42, esp. 29-33, 38-42; 5:43-53; 6:14-17; 6:37-38; 6:52-55; claims 1, 9; Figures 2-4, 5a-5c. May 29, 2003 Office Action, esp. at 2. U.S. Patent No. 6,163,356 (Song et al.) 7:31-63; 8:27-40; 8:41-67. U.S. Patent No. 5,285,301 (Shirahashi et al.) 6:10-18; 13:30-61, esp. 45-61; claims 3, 4; Figures 1, 14, 15.</p>	<p>portions of the layer that do not receive or convey voltages or signals</p> <p><u>Intrinsic Support</u></p> <p>1:32-67; 2:25-63; 3:3-19; 3:21-29; 3:33-38; 4:34-42; 4:52-55; 5:11-54; 5:64-66; 6:24-38; 6:52-67; 7:15-35; 7:50-63; Abstract; Fig. 2-4.</p>

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT K
 AU OPTRONICS USP 6,689,629

Claim Terms	Des	AUO Construction	LGD Construction
<p>dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes</p>	<p>L</p>	<p>dummy conductive patterns cover at least 30% of the region specified by where the dummy conductive patterns are formed; the dummy conductive patterns are situated between the connection pads and the pixel electrodes</p> <p><u>Intrinsic Support</u></p> <p>Abstract; 1:12-20, esp. 14-20; 1:32-46, esp. 39-44; 2:13-24, esp. 17-21; 3:11-28, esp. 17-22; 3:29-47, esp. 35-41; 3:66-4:2; 5:29-42, esp. 29-33, 38-42; 5:43-53; 5:54-60, esp. 54-57; 5:61-6:6, esp. 5:61-6:1, 6:4-6; 6:7-17, esp. 9-12, 14-17; 6:17-34, esp. 23-27, 30-34; 6:35-47, esp. 35-40; claims 1, 9; Figures 2-4, 5a-5c. May 29, 2003 Office Action, esp. at 2-3. U.S. Patent No. 6,163,356 (Song et al.) 1:55-64; 7:31-63; 8:27-40; 8:41-67. U.S. Patent No. 5,285,301 (Shirahashi et al.) 6:10-18; 13:30-61, esp. 45-61; claims 3, 4; Figures 1, 14, 15.</p>	<p>approximately 30% or more of the area of the layer is made of dummy conductive patterns that are located between the connection pads and an outer edge of the pixel electrodes in the pixel array</p> <p><u>Intrinsic Support</u></p> <p>1:61-67; 3:3-6; 3:16-20; 3:35-40; 5:30-43; 5:46-6:17; 6:29-48; 7:8-18; 7:50-62; Figs. 2-5, 8, 11; App 10/068,500, 5/29/2003, Office Action.</p>
		<p>Included is the intrinsic support for disputed terms: "dummy conductive patterns," "a layer of an insulating substrate, having an area," "area," "pixel electrodes".</p>	

JOINT CLAIM CONSTRUCTION STATEMENT - EXHIBIT K
 AU OPTONICS USP 6,689,629

Claim Terms	Des.	AUC Construction	EGD Construction
pixel electrode	A	<p>an electrode for applying a driving voltage to a liquid crystal display element in a liquid crystal display</p> <p><u>Intrinsic Support</u></p> <p>1:12-20, esp. 14-20; 4:33-41, esp. 38-41; 4:42-50, esp. 46-48; Figures 1-4; May 29, 2003 Office Action, esp. at 2. U.S. Patent No. 5,285,301 (Shirahashi et al.) 8:36-53, esp. 37-39; 9:48-56; Figure 13. U.S. Patent No. 6,163,356 (Song et al.) 1:61-64.</p>	<p>patterns of transparent electrically conductive material that stores charge to drive the liquid crystal material within an individual element of the liquid crystal display device</p> <p><u>Intrinsic Support</u></p> <p>1:12-21; 4:45-51; 6:48-52; Figs 2-5.</p>
each wiring		<p>each individual wiring in the plurality of wiring</p> <p><u>Intrinsic Support</u></p> <p>Abstract; 1:12-20, esp. 14-20; 1:32-46, esp. 39-44; 3:11-28, esp. 14-16; 3:29-47, esp. 33-34; 4:33-41, esp. 38-41; claims 1, 9; Figures 1-4, 5a-5c, 11, 12a-12b; Application for Patent, esp. at 14; May 29, 2003 Office Action, esp. at 2-3; August 29, 2003 Amendment, esp. at 3, 5.</p> <p>Included is the intrinsic support for the disputed term: "a plurality of wiring arranged on the insulating substrate".</p>	<p>Indefinite</p>

CONFIDENTIAL ATTORNEYS EYES ONLY

SUBJECT TO PROTECTIVE ORDER

**IN THE UNITED STATES DISTRICT COURT
FOR THE DISTRICT OF DELAWARE**

LG DISPLAY CO., LTD.

Plaintiff,

v.

CHI MEI OPTOELECTRONICS
CORPORATION, et al.

Defendants.

Civil Action No. 06-726 (JJF)

CONSOLIDATED CASES

**REBUTTAL EXPERT REPORT OF DR. ARIS K. SILZARS ON VALIDITY OF AUO'S
U.S. PATENT NO. 6,689,629**

TABLE OF CONTENTS

	<u>Page</u>
I. OVERVIEW OF REBUTTAL OPINION.....	1
II. LEVEL OF ORDINARY SKILL IN THE ART	3
III. ANALYSIS OF THE PRIOR ART	3
A. Legal Standards.....	3
B. None of the References Cited by Dr. Rubloff Disclose the Problem or Solution Taught by the Asserted Claims of the '629 Patent.	5
C. Dr. Rubloff has not Analyzed or Provided Evidence Regarding LGD's Supposed Prior Art Products.....	15
D. The Claims of the '629 Patent are Definite.	16
E. The Specification of the '629 Patent Enables the Full Scope of the Claims.	19
F. The Wiring of the '629 Patent is Not Limited to Dual Layer Structures.....	22

I. OVERVIEW OF REBUTTAL OPINION

1. If called on as an expert witness in this matter, I anticipate that my testimony may concern the matters addressed below. My anticipated testimony includes my opinion regarding the validity of claims 7, 8, 15, and 16 of U.S. Patent No. 6,689,629 (the '629 patent), attached as Exhibit 1.

2. This report is provided in rebuttal to the expert report of Dr. Gary Rubloff, provided on February 27, 2009 (the "Rubloff report"), regarding his opinion that certain claims of the '629 patent are invalid. Here I address only the asserted claims of the '629 patent, i.e., claims 7, 8, 15, and 16. Should the Court wish to hear testimony regarding the validity of one or more unasserted claims, I reserve the right to address those matters at such time as the Court indicates its preference. I reserve the right to respond to any additional opinions relating to the background of the technology, validity, enforceability, or claim construction provided by any LGD expert.

3. In my opinion, the references relied upon by Dr. Rubloff in his expert report do not render the asserted claims of the '629 patent invalid, either individually or in combination. Specifically, in my opinion, claims 7, 8, 15, and 16 of the '629 patent are neither anticipated, nor rendered obvious, by any of the references relied upon by Dr. Rubloff.

4. In my opinion, Dr. Rubloff's assertions that the claims of the '629 patent are indefinite or not enabled are incorrect. Furthermore, I disagree with Dr. Rubloff's contention that the proper and only construction of the claimed "wiring" of the '629 patent is dual layer wiring.

5. Dr. Rubloff has identified several prior art references and asserts that these references anticipate the asserted claims of the '629 patent and/or render those claims obvious. As discussed

below, these references, alone or in combination, fail to disclose every limitation of the asserted claims.

6. The '629 patent, "Array Substrate for Display, Method of Manufacturing Array Substrate for Display and Display Device Using the Array Substrate," is an important innovation in manufacturing array substrates used in an LCD.

7. In an LCD substrate array, it is desired that the etching process form uniform metallization patterns. One such metallization pattern, wiring, can be formed with a desired, uniform tapered shape using an increased etching rate. '629 patent at 1:47-49. However, in areas where the wiring or metallization density is otherwise low, an increased etching rate can result in "undercut," i.e., where, in a multilayered structure, a lower layer of metallization is etched more or at a faster rate than the upper layer; this can cause circuit defects. '629 patent at 1:61-67, 2:50-63. The prior art discussed how to form the desired tapered shape, but failed to address how to evenly etch the substrate in areas where the metallization density is lowered. '629 patent at 2:1-12. The prior art also discussed how to avoid undercut around connection pads at the edge of the substrate, where the connection pads are located, but failed to address how to prevent "undercut of the signal lines in a region where the wiring density is apt to be lowered," such as between the TFT array and the connection pads. '629 patent at 1:47-67.

8. The invention of the '629 patent solves this problem by adding "dummy" conductive patterns of sufficient quantity and density into the area of the substrate where metallization density is low. '629 patent at 3:12-19. Because the dummy patterns are not needed for the operation of the circuit, they "are not in contact with any of the wiring" for the circuit. '629 patent at 8:18-19.

9. The wires connecting the connection pads to the TFT array are formed by etching one or more metal layers during manufacture of the array substrate. The placement of dummy conductive patterns as prescribed by the '629 patent is specifically to increase the metallization

density in areas of the substrate where the metallization density is otherwise low. '629 patent at 5:29-34. This increased density "reduc[es] concentration of electric current" during the etching process. '629 patent at 6:8-14. It is excessive localized electric current during etching that can cause "undercut" which can lead to defects, such as "an interlayer short circuit." '629 patent at 2:51-64. Thus, increasing the metallization density and reducing the localized electric current helps to avoid such defects.

10. The region of the substrate where the metallization or wiring density is low, and where the dummy conductive patterns are therefore located, are "between the pixel electrodes and the connection pads" in the TFT array. '629 patent at 6:30-34. As illustrated in Figure 2, dummy conductive patterns are located in the areas labeled 29. These areas are situated "between the pixel electrodes 22 and each scan line connection pad 25 and between the pixel electrodes 22 and each signal connection pad 27." '629 patent at 5:29-33 & Figure 2.

II. LEVEL OF ORDINARY SKILL IN THE ART

11. As stated in my report on Infringement of AUO's '266 and '629 Patents by LGD's Accused Products, it is my opinion that a person of ordinary skill in the art at the time of filing of the '629 patent would be a person with (i) at least a Bachelor's degree in chemical or electrical engineering, chemistry, or physics and (ii) having two or more years experience working with liquid crystal display fabrication processing, or the equivalent combined education and work experience.

III. ANALYSIS OF THE PRIOR ART

A. Legal Standards

12. I have been informed that a prior art reference anticipates a patent claim if the prior art reference discloses or includes every element of the patent claim, arranged as described in the claim. I have been informed that if even a single element is missing, the prior art reference does not anticipate the patent claim.

13. I have been informed that an element is inherently disclosed only if the missing descriptive matter is necessarily present in the thing described in the reference and would be so

recognized by persons of ordinary skill. The mere fact that a certain thing may result from a given set of circumstances is not sufficient.

14. I have been informed that a patent claim is obvious if the differences between the prior art and the claim would have been obvious to a person of ordinary skill in the art at the time the patent was filed.

15. I have been informed that it is impermissible to use the claimed invention itself as a blueprint for piecing together elements in the art. In other words, it is impermissible to use hindsight reconstruction to pick and choose among disclosures in the prior art to reconstruct the claimed invention.

16. I have been informed that a reference that "teaches away" cannot render a patent claim obvious. I have also been informed that a reference teaches away if a person of ordinary skill in the art, upon reading the reference, would be led in a different direction from the path taken by the inventor of the patent claim. I have also been informed that a combination that would be inoperative teaches away from the combination.

17. I have been informed that a claim may be found invalid if it is determined that the written description fails to provide sufficient information to enable a person of ordinary skill in the art to practice the invention without undue experimentation. I understand that a patent need not teach, and preferably omits, what is well known in the art. I also understand that resort to material outside of the specification in order to satisfy the enablement requirement is permissible because it makes no sense to encumber the specification of a patent with all the knowledge of the past concerning how to make and use the claimed invention. I further understand that the fact that some experimentation is necessary does not preclude enablement, but that any required experimentation must be reasonable. Some trial and error is permissible. Further, I have been informed that enablement does not require the inventor to foresee every means of implementing an invention. Finally, I am informed that the specification need not necessarily describe how to make and use every possible variant of the claimed invention, for the artisan's knowledge of the prior art and routine experimentation can fill in any gaps, interpolate between embodiments, and even extrapolate beyond the disclosed embodiments.

18. I have been informed that an independent claim should not be interpreted such that it requires a limitation added by a dependent claim. Stated another way, limitations recited in dependent claims are not to be read into the independent claim from which they depend. Thus, a dependent claim must add a limitation to those recited in the independent claim.

19. I have been informed and understand that a term is indefinite if it is insolubly ambiguous. In other words, the definiteness of claim terms depends on whether the terms at issue can be given any reasonable meaning.

B. None of the References Cited by Dr. Rubloff Disclose the Problem or Solution Taught by the Asserted Claims of the '629 Patent.

20. Dr. Rubloff asserts that European Patent Publication No. 887695 (or related U.S. Patent No. 6,373,544) ("EP '695"), U.S. Patent No. 5,850,275 (or related Japanese Laid Open Patent Publication No. H09-211480) ("the '275 patent"), U.S. Patent No. 6,862,069 ("the '069 patent"), Japanese Laid Open Patent Publication No. H09-197415 ("JP '415"), and Japanese Laid Open Patent Publication No. H06-082811 ("JP '811"), attached as Exhibits 2-8, respectively, disclose, alone or in the combinations relied upon by Dr. Rubloff, every element of each of claims 7, 8, 15, and 16 of the '629 patent, as indicated in Exhibits 17, 22, 24, 26, and 28 of his report. I disagree, for the reasons discussed below.

1. EP '695 is Directed to Creating a Uniform Surface for Polishing.

21. In Dr. Rubloff's own words, "EP '695" discloses the use of polishing structures "for achieving a uniform polishing rate without thickening of the interlayer insulation film to be polished." Rubloff report at 20. More specifically, EP '695 relates to substrates for electro-optical devices such as a reflective liquid crystal panel substrate. EP '695 at 1:3-7.

22. In the formation of a reflective liquid crystal panel substrate, the chemical mechanical polishing (CMP) process is essential for subsequent deposition of a pixel electrode with a mirror surface as a reflective electrode on each pixel. EP '695 at 4:11-20. The CMP process uses a slurry (polishing liquid) which simultaneously prompts the chemical and mechanical removal of material. EP '695 at 4:11-20.

23. As each additional layer of material and structure is deposited and formed on the reflective liquid crystal substrate, the surface of the substrate as a whole will not be uniform. Specifically, there will typically be a difference in the thickness of the substrate in the pixel region and the thickness of the substrate in the sealing region as a whole will not be sufficiently flat to allow the CMP process to produce the desired result. EP '695 at 5:36-44. As a result, following the CMP process, the "periphery of the terminal pad 26 and the upper and lower centers of the sealing regions 27 are excessively polished, whereas the right and left centers of the sealing region 27 are insufficiently polished." EP '695 at 5:36-44.

24. "In a first means in the present invention for achieving the first object, in order to flatten the surface level of the unpolished interlayer insulation film as uniformly as possible, a dummy pattern for raising the level of an interlayer insulation film to be polished is formed on the entire exterior of the pixel region by using the previously formed wiring layer, instead of on the space in the pixel region." EP '695 at 9:15-42. That is, the substrate of EP '695 is characterized by a dummy pattern below the interlayer insulation film subjected to CMP polishing provided near at least a terminal pad formed at a non-pixel region on the substrate. EP '695 at 9:15-42.

25. Since the surface level of the interlayer insulation film to be polished is raised near the terminal pad in such a configuration, the surface level is substantially the same as the surface level of the interlayer insulation film to be polished in the pixel region, and thus the overall surface level is made more uniform. EP '695 at 9:43-10:2. The uniform surface, as a result, has a uniform polishing rate during CMP and the polished surface of the interlayer insulation film is flattened more than conventional surfaces. EP '695 at 9:43-10:2. As a result, the pixel region is satisfactorily flattened, control of the cell gap is improved in cell assembly using a counter substrate, and the etching time for the contact holes of the interlayer conductive portion etc., in the pixel region after polishing is easily determined. EP '695 at 9:43-10:2.

26. Dr. Rubloff also cites EP '695 for disclosure of wiring having as its lower layer wiring material of aluminum or aluminum alloy and having as its upper layer wiring material of molybdenum, chromium, tantalum, titanium and alloys thereof. Rubloff report at 26-28. As support, Dr. Rubloff cites "EP 695, col. 16, ll. 20-22" where a "quadrilateral structure composed of Ti/TiN/Al/TiN in that order from the bottom." Rubloff report at 26-28.

27. From the plain language of EP '695, neither aluminum nor an aluminum alloy is used as the lower layer of this quadrilateral structure; that material is titanium (Ti). In addition, the plain language indicates that none of molybdenum, chromium, tantalum, titanium or an alloy thereof is used as the upper layer wiring material. Instead, the upper layer material of EP '695 is TiN (titanium-nitride). Titanium-nitride is a compound constituted from titanium and nitrogen. It is not an alloy. Titanium-nitride is considered a ceramic and is known for its reflectivity and hardness. As such, in view of the nature of the EP '695 disclosure, TiN was undoubtedly selected as the upper layer of the quadrilateral structure of EP '695 based on its reflective and polishing characteristics.

28. Thus, EP '695 is directed to providing a uniform polishing surface. Most notably, nowhere in EP '695 is there a discussion of the problem of or the solution for "undercutting the wiring structure," which solution Dr. Rubloff asserts is an element of every claim of the '629 patent. Rubloff report at 78. Moreover, there is no discussion in EP '695 regarding selection of an upper layer wiring material such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant as required by the claims here at issue.

2. The '275 Patent is Directed to the Provision of a Light Shield to Resolve Uneven Brightness.

29. In Dr. Rubloff's own words, the "'275 patent addresses [] light leakage problem[s] by inserting light shield areas between terminal groups and outgoing line groups." Rubloff report at 30. Dr. Rubloff concedes that the '275 patent fails to disclose multilayer wiring structures. Rubloff report at 37-41.

30. More specifically, the '275 patent is directed to solving the problem of uneven brightness in a horizontal direction in an area near outgoing lines in a display without using any particular process or materials for light shielding in a liquid crystal display. '275 patent at 2:39-43. To create even brightness in the display, the '275 patent suggests placing strips of opaque material near the connection terminals and terminal wiring. '275 patent at 4:35-39.

31. The width of these light shielding strips is prescribed by the formula: "Width of strip = Width of terminal (or width of outgoing line) x (100 + Light transmittance of TCP [%])/100." '275 patent at 4:39-42. Notably, there is no discussion in the '275 patent regarding how closely to position the strips or a preferred density to be achieved. However, the '275 patent does warn that too

many light shielding patterns or too much light shielding material can cause portions of the nearby wiring to become conductive with the light shielding patterns such that the nearby wiring becomes defective. '275 patent at 50-58.

32. Thus, as with EP '695, the '275 patent fails to mention the problem of, or the solution for, "undercutting the wiring structure," which solution, along with a dual layer wiring structure, Dr. Rubloff asserts is an element of every claim of the '629 patent. Rubloff report at 78-79. Moreover, there is no discussion in the '275 patent regarding selection of an upper layer wiring material such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant as required by the claims here at issue.

3. The '069 Patent is Directed to the Regulation of Cell Gap in the Sealing Region.

33. In Dr. Rubloff's own words, the '069 patent describes patterns to "provide a more uniform cell gap in the liquid crystal display thereby avoiding non-uniform brightness issues." Rubloff report at 41. Dr. Rubloff concedes that the '069 patent fails to disclose multilayer wiring structures. Rubloff report at 48-52.

34. More specifically, the Abstract of the the'069 patent discusses forming patterns between gate links and data links which are coated with sealant such that the patterns between the links obtain the same height as a liquid crystal area to provide a uniform cell gap. According to the '069 patent at 38-41, the patterns are preferably formed to have the same height as the gate or data links and an equal distance from the gate or data links to either side so that the sealant can be coated on the gate link area with a desired height.

35. The '069 patent does not describe including patterns between adjacent sets of connection pads and the pixel electrodes, only between adjacent wires. The '069 patent never mentions a preferred density of the cell gap regulating structures in between the connection pads and the pixel electrodes. This is significant in that a person of ordinary skill in the art reading the '069 patent would be led on a path to include a density of these patterns consistent with the typical density of gap regulating structures, i.e., less than 1% of the overall substrate. At no point does the '069 patent mention the effect these patterns have on the formation of adjacent wiring, which wiring is admittedly single layer wiring. Rubloff report at 48-49.

36. The '069 patent fails to mention the problem of or the solution to “undercutting the wiring structure.” Dr. Rubloff asserts that this solution, along with a dual layer wiring structure, is an element of every claim of the '629 patent. Dr. Rubloff’s report at 78-79. Moreover, there is no discussion in the '069 patent regarding selection of an upper layer wiring material such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant as required by the claims at issue.

4. JP '415, like the '069 Patent, is Directed to the Regulation of Cell Gap in the Sealing Region.

37. In Dr. Rubloff’s own words, “JP '415 addresses issues resulting from the non-uniformity of cell gap.” Rubloff report at 53. Dr. Rubloff concedes that the '069 patent fails to disclose multilayer wiring structures. Rubloff report at 59-63.

38. There are considerable similarities between JP '415 and the '069 patent discussed above. However, one difference between JP '415 and the '069 patent is the placement of the gap regulating structures. According to JP '415, the gap regulating structures are not placed between adjacent wires as in the '069 patent, but at the corners of the LCD substrate, “excluding the areas passing said lead parts.” JP '415 at [0009]. Thus, JP '415 teaches away from placing gap regulating structures between adjacent sets of connection pads and the pixel electrodes as required by every claim of the '629 patent.

39. The JP '415 fails to mention the problem of or the solution to “undercutting the wiring structure.” Dr. Rubloff asserts that this solution, along with a dual layer wiring structure, is an element of every claim of the '629 patent. Rubloff report at 78-79. Moreover, there is no discussion in JP '415 regarding selection of an upper layer wiring material such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant as required by the claims here at issue.

5. JP '811, Like JP '415 and the '069 Patent, is Directed to the Regulation of Cell Gap in the Sealing Region.

40. In Dr. Rubloff’s own words, “JP '811 also addresses the issue of cell gap uniformity to achieve a better quality display.” Rubloff report at 64.

41. Like the '069 patent, JP '811 discusses placing gap regulating structures between adjacent wiring. JP '811 at [0022], [0025]. Also like the '069 patent, JP '811 fails to specify a density of these gap regulating structures to be formed between adjacent wires. The exaggerated, schematic drawings of JP '811 further fail to provide any teaching as to an ideal or desired density of gap regulating structures. Indeed, in a typical display, the density of gap regulating structures is less than 1% of the overall area of the substrate.

42. The JP '811 fails to mention the problem of or the solution to "undercutting the wiring structure." Dr. Rubloff asserts that this solution, along with a dual layer wiring structure, is an element of every claim of the '629 patent. Rubloff report at 78-79. Moreover, there is no discussion in JP '811 regarding selection of an upper layer wiring material such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant as required by the claims here at issue.

6. The Additional References Relied Upon by Dr. Rubloff Also Fail to Disclose the Required Elements of the Asserted Claims.

43. Dr. Rubloff cites to a number of additional references in his effort to invalidate the asserted claims of the '629 patent. However, none of these references provide the elements missing from Dr. Rubloff's primary references, discussed above.

44. For example, Dr. Rubloff cites U.S. Patent Nos. 5,285,301 and 6,163,356 (respectively, the '301 and '356 patent), attached as Exhibits 9 and 10, respectively. Dr. Rubloff relies on the '356 and '301 patents for their supposed disclosure of information relating to unasserted claims 1 and 9 (. . . the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patter[n]s are not in contact with any of the wiring). Rubloff report at 35-37, 46-48, 57-59, 69-71. Importantly, both the '301 and '356 patent were considered during prosecution of the '629 patent. '629 patent at Cover. The claims of the '629 patent was issued over the disclosures of the '301 and '356 patents. The reasons for this are apparent from their disclosures described below.

45. The '301 patent is directed to the provision of additional gate and data lines within the pixel array. These additional lines are provided with the intention of reducing the incidence of

line breakage at the edges of the pixel array. Such breakages are attributed to the fact that “the outermost scanning line [of the pixel array] is close to the end portion of a photoresist used for masking of anodic oxidation, [and] dirt is likely to adhere to the outermost scanning line when the photoresist is formed. Accordingly, the outermost scanning line is sometimes broken when the anodic oxide film is disposed on the scanning line.” ’301 patent at 1:40-60.

46. The ’356 patent is directed to forming a false gate pad on the insulating layer over at least a portion of the periphery of a desired gate pad. The abstract of the ’356 patent states that the false gate pad is intended to prevent etchant used during fabrication from penetrating into the periphery of the gate pad.

47. Dr. Rubloff also cites to JP 2000-47227 (JP ’227), attached as Exhibit 11. JP ’227, like many of the references relied upon by Dr. Rubloff, is directed to managing cell gap. In JP ’227, the area of interest for gap regulating structures is at the corners of the LCD substrate, in the sealing region.

48. Finally, Dr. Rubloff’s invalidity arguments also includes a few references to U.S. Patent No. 6,157,430 (the ’430 patent), attached as Exhibit 12. Dr. Rubloff relies on the ’430 patent for its supposed disclosure of matter relating to both asserted and unasserted claims.

49. The ’430 patent describes a method for fabricating thin film transistors. It fails to disclose the use of dummy patterns or increased metallization density. Instead, the ’430 patent discusses balancing the chemistry of the etching process to achieve the desired wiring formation.

50. Specifically, the ’430 patent suggests, prior to etching the materials chosen to make-up the desired wiring, preparing the etching conditions for favorable etching by reviewing the compositions of phosphoric, acetic, and nitric acid and to form the etching face of the wiring material to a tapered shape. *See, e.g.*, ’430 patent at 6:30-34, 8:38-42, 10:47-51, 12:23-27, 13:23-27, 14:27-31, 16:22-26, 18:21-27, 19:57-61. This advanced preparation further allows improved formation of a subsequent layer of film on the wiring. *See, e.g.*, ’430 patent at 6:30-34, 8:38-42, 10:47-51, 12:23-27, 13:23-27, 14:27-31, 16:22-26, 18:21-27, 19:57-61.

51. Notably, this subsequent layer of film is chosen not for its solubility, but such that it has sufficient hardness to endure brush cleaning so as not to create short circuits or other defects. This subsequent layer is desirable because of the problems, typically shorts between wiring, that occur when firmly brush cleaning wiring materials made from soft metals such as Aluminum. The problems identified by the '629 patent, including undercut, are nowhere mentioned in the '430 patent.

52. Thus, the '430 patent relies upon modifications of the chemical conditions of the etching process, including the materials selected to form the wiring, to ensure wiring of a desired form is produced as is common when performing material plating or removal. This is distinctly different from the use of increased metallization density to aid in wiring formation. In my opinion, the '430 patent would lead a person of ordinary skill in the art in a different direction from the path recommended by the inventors of the '629 patent. Therefore, based on these teachings, it is my opinion that the '430 patent teaches away from the use of dummy patterns to achieve desired wiring shapes, preferring instead to adjust the chemistry of the process before etching takes place given the knowledge of the materials selected for the desired wiring.

7. Claims 1-6 and 9-14: Not Asserted.

53. I understand that claims 1-6 and 9-14 are not asserted. I have not been asked to analyze or offer an opinion as to the validity of claims 1-6 and 9-14 in view of the references relied upon by Dr. Rubloff.

8. Claims 7, 8, 15 and 16: The prior art does not disclose selecting an upper layer wiring material such that the upper layer wiring does not become insoluble in an acid or alkaline etchant.

54. Claims 7, 8, 15 and 16 include the limitation "wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant."

55. Dr. Rubloff argues that each reference, either alone or in combination, with one or more other references discloses, among the other required claim elements, a wiring structure having the same material for its upper layer material as that recited in the claims. Consequently, according to Dr. Rubloff, such a wiring structure, along with the presence of the other required elements,

would also inherently have the same property of not becoming insoluble in an acid or alkaline etchant. For at least the reasons stated below, I disagree with Dr. Rubloff's conclusions.

56. Dr. Rubloff relies on five primary references in his argument that claims 1-16 of the '629 patent are invalid: "EP '695," "the '275 patent," "the '069 patent," "JP '415," and "JP '811." In his own words, "EP '695" discloses the use of dummy patterns "for achieving a uniform polishing rate without thickening of the interlayer insulation film to be polished" (Dr. Rubloff's report at 20), the "'275 patent addresses [] light leakage problem[s] by inserting light shield areas between terminal groups and outgoing line groups" (Dr. Rubloff's report at 30), "the '069 patent" includes dummy patterns to "provide a more uniform cell gap in the liquid crystal display thereby avoiding non-uniform brightness issues" (Dr. Rubloff's report at 41), "JP '415 addresses issues resulting from the non-uniformity of cell gap" (Dr. Rubloff's report at 53), and "JP '811 also addresses the issue of cell gap uniformity to achieve a better quality display" (Dr. Rubloff's report at 64).

57. In other words, as noted above, not one of the references relied upon by Dr. Rubloff describes problems that can occur during the formation of multilayer wiring in general. Further, not a single reference relied upon by Dr. Rubloff describes the problem of an upper layer of metal in a multilayer wiring structure becoming insoluble during the formation of multilayer wiring. More specifically, not a single reference relied upon by Dr. Rubloff describes the problem of an upper layer of metal in a multilayer wiring structure becoming insoluble during the formation of multilayer wiring when such formation is conducted in an acid or alkaline etchant.

58. Dr. Rubloff has failed to identify a single reference which discloses, teaches or otherwise suggests the problem described by the '629 patent, let alone a reference that solves such a problem in a similar or the same manner. Therefore, Dr. Rubloff, as noted above, relies on the argument that the mere presence of wiring having the same materials as those prescribed by claims 7, 8, 15 and 16, along with dummy patterns designed for an admittedly completely different purpose, would also inherently have the same property of not becoming insoluble in an acid or alkaline etchant.

59. I have been informed that an element is inherently disclosed only if the missing descriptive matter is necessarily present in the thing described in the reference. More specifically, the mere fact that a certain thing may result from a given set of circumstances is not sufficient.

60. As a person of ordinary skill in the art of the '629 patent would readily recognize, the fabrication of array substrates is a complex process involving interactions between numerous components and aspects of the process. For example, the formation of wiring can be and is affected by many factors, including: how many layers of metals are used to form the wiring, the specific materials used for each layer of a multilayered wiring structure, the specific chemical composition of the etchant used to form the wiring, the temperature at which the etching process takes place, the etching method employed, e.g., wet or dry, dipping or spraying, whether the etching process includes agitation, the adhesion between the photoresist and the upper most layer of metallization, metallization density, as well as other factors. This is apparent from the '430 patent relied on by Dr. Rubloff. The '430 patent instructs a person of ordinary skill in the art that in order to create desired wiring patterns it is necessary to balance the chemical processes to be put into place based on the composition of the wiring and chemical composition of the etchants to be employed. In Dr. Rubloff's own words, "it is well known that different materials can provide different benefits as well as drawbacks." Rubloff report at 12. In any event, it is well-recognized that a change in any one of the many process factors will have an effect on the results of the etching or wiring formation process, such as the presence or absence of undercut.

61. Thus, even if we assume, for the sake of argument, that the references in question disclose a combination of elements the same as or similar to those recited in the asserted claims of the '629 patent, it does not necessarily follow that the upper layer wiring material does not become insoluble in an acid or alkaline etchant. The key, as described in the '629 patent, is avoiding the circumstances whereby the etching process enables the electrochemical conditions which can cause the upper layer material in a multilayer wiring structure to become insoluble. Such circumstances, as noted above, can be made to occur or avoided by numerous factors. Thus, while the disclosure of the references relied upon by Dr. Rubloff may result in a wiring top layer of a wiring structure that does not become insoluble in an acid or alkaline etchant, such is not necessarily the result.

62. Indeed I cannot find identification of single reference recognizing the problem identified in the '629 patent. Therefore it is difficult to see how a supposedly inherent characteristic that is not recognized by one of skill in the art could be regarded as part of the knowledge of such a person for purposes of determining obviousness. Furthermore, I understand that a retrospective view of inherency is not a substitute for some teaching or suggestion that supports the selection and use of

the various elements in the particular claimed combination. Indeed, that which may be inherent is not necessarily known, and obviousness by its plain meaning cannot be predicated on what is unknown.

63. For at least the reasons stated above, it is my opinion that the references relied upon by Dr. Rubloff, alone or in combination, fail to disclose an array substrate for display or a method for forming an array substrate for display “wherein the upper layer wiring material is selected such that the upper layer wiring material does not become insoluble in an acid or alkaline etchant” as required by claims 7, 8, 15 and 16.

D. The Claims of the '629 Patent are Definite.

70. In Section G. of his report, Dr. Rubloff asserts that the terms "area," "each wiring," and "the dummy patterns comprising at least about 30% of the area of the insulating substrate" in each of claims 1 and 9 are indefinite as insolubly ambiguous. Rubloff report at 77. For the reasons stated below and in my March 20, 2009 report on infringement of AUO's '266 and '629 patents by LGD's accused products. I disagree.

71. Addressing first Dr. Rubloff's argument that the term "area" is indefinite, I have been informed and understand that a term is indefinite if it is insolubly ambiguous. In other words, the definiteness of claim terms depends on whether the terms at issue can be given any reasonable meaning. The term "area" can easily be given a reasonable meaning. Plainly, the term "area" refers to a specified region. This is the plain meaning of the word "area." Furthermore, as used in the claims and specification of the '629 patent, the term area is expressly used to refer to a specified region. *See, e.g.*, '629 patent at 5:55-61 and claims 1 and 9 (describing area as the specified region where dummy patterns are located). I also note that Dr. Rubloff himself was able to discern the meaning of "area" throughout his report challenging the validity of the '629 patent. In fact, one of the references relied upon by Dr. Rubloff uses the very same term – area – in describing a dummy pattern density. '544 patent at 20:62-21:1.

72. In addition, it is important to note that a person of ordinary skill in the art would know that the portion of the array substrate that is located between the connection pads and the pixel electrodes is small. It typically covers significantly less than 10% of the surface of the substrate. Therefore, a person of ordinary skill in the art would understand that the "area" recited in the claims refers only to the a region where the dummy conductive patterns are placed. For at least these reasons, it is my opinion that the term "area" is not indefinite and the term should be interpreted as proposed by AUO to mean "a specified region."

73. Claim 1 requires "a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array." Thus, "each wiring" quite clearly refers to each wiring of the plurality of wiring. For example, if a plurality of wiring includes two wirings, then each wiring must have a first end and be in communication with at least one transistor in the thin film array. Thus the meaning of each wiring in claim 1 is evident from the plain language of the claim.

74. Claim 9 uses similar language. Specifically, claim 9 requires "each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array." Claim 9 is a method claim that parallels the language of claim 1. On at least this basis, the meaning of "each wiring" is clear and, under no circumstances, insolubly ambiguous.

75. Addressing Dr. Rubloff's assertion that the term "each wiring" in claim 9 is indefinite. I disagree. Considering the intrinsic record of the patent, which I understand to include the claims, specification and prosecution history, a person of ordinary skill in the art would clearly understand that the term "each wiring" in claim 9 refers to each individual wiring in the plurality of wiring. This is clear from the plain meaning of the term "wiring" and a review of claim 1 where language similar to that of claim 9 is used. A review of the prosecution history shows that "each wiring" refers to the individual wiring in the plurality of wiring of the array substrate. For example, original claim 10, which I understand forms a portion of issued claim 9, expressly shows that "each wiring" refers to the wires in the plurality of wiring to be formed on the insulating substrate. '629 patent File History, at 14 of the original application for patent, Claim 10, attached as Exhibit 14. The inadvertent omission of the language "forming a plurality of wiring on the insulating substrate" is evident in the applicants' response to office action dated August 29, 2003. '629 patent File History, Response to Office Action dated 08.29.2003, attached as Exhibit 15.

76. Dr. Rubloff asserts that the term "the dummy patterns comprising at least about 30% of the area of the insulating substrate" is insolubly ambiguous "because from the specification one cannot discern what area is taken into account to determine the 30%." Rubloff report at 77. Dr. Rubloff makes this argument in the face of his own assertions that the prior art he cites discloses this very feature. I find Dr. Rubloff's argument to be internally inconsistent and agree with AUO's proposed interpretation of this term.

77. A person of ordinary skill in the art need not turn to the specification to ascertain a reasonable meaning for the claim term "the dummy patterns comprising at least about 30% of the area of the insulating substrate." Claims 1 and 9 each specifically define where the dummy patterns are to be located stating that "the dummy conductive patterns [are] situated between the connection pads and the pixel electrodes such that the dummy patter[n]s are not in contact with any of the wiring." A person of ordinary skill in the art would readily recognize to what region of an LCD array substrate this language refers without having to turn to the specification of the '629 patent. However, should one turn to the specification, there they will find additional description of the region where the dummy patterns are to be located.

78. As discussed above, dummy conductive patterns are used in the '629 patent to eliminate known problems that occur during the etching process in those portions of the insulating substrate where the metallization density is low. The portions of the substrate where the metallization density is low, and where the dummy conductive patterns are therefore located, is "between the pixel electrodes and the connection pads" in the TFT array. '629 patent at 6:30-34. As illustrated in Figure 2, dummy conductive patterns (29) are situated "between the pixel electrodes 22 and each scan line connection pad 25 and between the pixel electrodes 22 and each signal connection pad 27." '629 patent at 5:29-33 & Figure 2. Dummy conductive patterns are formed in regions where the wiring density is low "so that the wiring density including the dummy conductive patterns 29 can be 30% or more on an area of a specified surface." '629 patent at 5:62-6:1.

79. I have been informed that AUO believes the term "dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters [sic] are not in contact with any of the wiring" means "dummy conductive patterns cover at least 30% of the region specified by where the dummy conductive patterns are formed; the dummy conductive patterns are situated between the connection pads and the pixel electrodes." I find this proposed interpretation to be the appropriate interpretation of this claim limitation and well supported by the claims and specification of the '629 patent.

80. Based on at least the above, each of the terms "area," "each wiring," and "the dummy patterns comprising at least about 30% of the area of the insulating substrate" can be given a reasonable meaning. Thus, each of these terms is not insolubly ambiguous and, therefore, not indefinite.

E. The Specification of the '629 Patent Enables the Full Scope of the Claims.

81. In section H. of his report, Dr. Rubloff asserts that a person of ordinary skill in the art, after reading the specification, could not practice the full scope of the claimed invention without undue experimentation. Rubloff report at 78. Specifically, Dr. Rubloff asserts that it is not possible to achieve the feature in claims 1 and 9 of "dummy patterns comprising at least about 30% of the area of the insulating substrate" without undue experimentation supposedly "because the written description does not properly describe to one of ordinary skill in the art how to determine the

percentage coverage that solves the problem of undercutting the wiring structure.” Rubloff report at 78. I disagree.

82. In Dr. Rubloff’s own words, “by the year 2000 the microelectronics processing community was well aware of pattern-dependence in chemical and physical processes. Furthermore, once the phenomenon was known – whether well understood or not from a mechanistic viewpoint – the use of additional dummy structures was a straightforward way to make the patterns more uniform and therefore process results more consistent. Essentially the dummy structures trick the process into a much more uniform pattern so that all features are transformed in largely similar fashion.” Rubloff report at 15. In addition, Dr. Rubloff admits that “[t]he concept of pattern density adjustment has also been applied to the manufacturing of LCDs and TFT substrates.” Rubloff report at 15. Thus, I find Dr. Rubloff’s contention that a person of ordinary skill in the art, after reading the specification, could not practice the full scope of the claimed invention without undue experimentation to be incorrect and inconsistent with his assertions regarding the state of the art.

83. I would note that solving the problem of undercutting the wiring structure is not an express limitation of claims 1 and 9. However, if as Dr. Rubloff asserts, solving the problem of undercutting the wiring structure is a limitation of claims 1 and 9, then none of the references relied upon by Dr. Rubloff are relevant to any of the claims. On that basis alone, every claim of the ’629 patent is valid over the art cited by Dr. Rubloff.

84. Assuming, for the sake of argument, that solving the problem of undercutting the wiring structure is a limitation of one or more claims, it is my opinion that the specification of the ’629 patents teaches a person of ordinary skill in the art, without undue experimentation, how to use “dummy patterns comprising at least about 30% of the area of the insulating substrate” so as to reduce the occurrence of defects in the formation of the array substrate wiring.

85. First, Dr. Rubloff states that Figures 3 and 4 do not indicate the relative arrangement of the electrode line and the dummy lines. Presumably this is an attempt to suggest that the ’629 fails to teach where the dummy patterns should be situated or what it means for the dummy conductive patterns to not be in contact with any of the wiring. Claims 1 and 9 themselves teach where the dummy patterns should be located with respect to the wiring, pixel electrodes and connection pads. In addition, Figure 3, along with its written description, plainly show one example

of the positioning of dummy conductive patterns (29) relative to the wiring (33), connection pads (25) and pixel electrodes (30) – as do Figures 2 and 4. Moreover, a person of ordinary skill in the art can ascertain without additional instruction whether one pattern is in contact with another pattern, be the patterns wiring, dummy conductive patterns, or something else.

86. Dr. Rubloff also asserts that “[t]here is no indication of whether to count some kind of overall area when dummy patterns are made of narrow lines instead of blanket coverage.” Rubloff report at 78. The ’629 patent states that the dummy conductive patterns can be formed as line-and-space patterns, as shown in Figure 3, or as land pattern completely covering a region where the dummy conductive pattern is formed. ’629 patent at 5:43-54. In addition, the ’629 patents states that, “as shown in Figure 4, the dummy conductive patterns may have any shape or pattern.” ’629 patent at 6:14-17. These teachings, in combination with the teachings regarding appropriate dummy conductive pattern placement, readily teach a person of ordinary skill in the art how to determine the percentage coverage of dummy conductive patterns in the specified area, regardless whether the dummy conductive patterns are made from narrow lines or the result of blanket coverage.

87. Dr. Rubloff also asserts that “[t]he description of Figure 8 is also unclear because it does not explain how the taper angle is measured and does not explain how pattern density (area %) is determined.” Rubloff report at 78. The assertion that a person of ordinary skill in the art would not know how to measure the taper angle of wiring without undue experimentation to be incorrect. A person of ordinary skill in the art would recognize that the taper angle of wiring refers to the slope of one or more edges the wiring with respect to the substrate as illustrated in Figure 5(c), for example. This taper angle can be readily measured.

88. Regarding Dr. Rubloff’s argument that Figure 8 “does not explain how pattern density (area %) is determined” without undue experimentation, such a calculation, as discussed above, is well described in the ’629 patent claims, specification, figures and is well known by persons of ordinary skill in the art. Indeed, the “area” in which the dummy conductive patterns are situated is well defined by the figures, specification and claims of the ’629 patent. That being the case, making a density (area %) calculation of the area coverage of those dummy patterns is well within the skill set of a person of ordinary skill in the art.

89. Dr. Rubloff's argument that "figures 6, 7, 9, and 10 are unclear if not illegible and the written description fails to provide sufficient specificity when describing how to make the device so that sufficient dummy patterns are present to achieve the tapered structure without resulting in the undercut of the wirings" (Rubloff report at 78) ignores the many other teachings of the '629 patent. Specifically, Figure 8 of the '629 patent, and its related written description, provide the necessary guidance to achieve a desired taper angle in wiring to be formed. In particular, Figure 8 provides the suggested pattern density to achieve a certain taper angle, e.g., a density of 30-35% can yield a wiring taper angle in the range of 50-70°. '629 patent at Fig. 8. Moreover, the written description plainly states that, for certain etching processes, "the taper angle of the wiring obtained by the etching is reduced as the pattern density is increased, and a more gentle taper angle is formed. Therefore, it is understood that the upper conductive material can impart a sufficient selective ration to the etching of the lower conductive material by arranging the dummy conductive patterns." '629 patent at 7:12-18.

90. Regarding Dr. Rubloff's discussion of the legibility of Figures 6, 7, 9, and 10, a person of ordinary skill in the art is knowledgeable about the appearance of wiring having a desired taper angle as well as that having undesirable defects such as undercut. A person of ordinary skill in the art in this field undertakes frequent inspections and tests to ensure that the production lines for which he is responsible are producing wiring of a desired form and that his processes are not generating wiring having undesirable defects, such as undercut. Thus, if dummy patterns were to be added to an existing process, a person of ordinary skill in the art would easily be able to compare the results he was getting before and after the introduction of dummy patterns to determine what effect, if any, the initial dummy conductive pattern design was having on an existing process. Just as easily, such a person could determine, through trial and error or reasonable experimentation, how to modify the location, shape, coverage, etc., of the dummy patterns to optimize the process to achieve the desired wiring formations. Finally, at a minimum, a person of ordinary skill in the art could, through knowledge of the prior art and routine experimentation could fill in any gaps, interpolate between embodiments, and extrapolate beyond the disclosed embodiments taught in the '629 patent.

F. The Wiring of the '629 Patent is Not Limited to Dual Layer Structures.

91. According to section I. of Dr. Rubloff's report, the "wiring" in the claims of the '629 patent should be interpreted to mean a two layer structure or the claims of the '629 are invalid for a

lack of written description. Rubloff report at 78-79. As an initial matter, I understand that claim construction is a legal matter solely within the province of the court, i.e., the judge will decide how the claims of the '629 patent should be interpreted. Furthermore, I understand that all briefs and arguments with respect to the proper interpretation of the terms of the '629 patent are already before and being considered by the court. That being said, I disagree with Dr. Rubloff's assertion.

92. According to Dr. Rubloff, one "other feature that has developed over the years during the manufacture TFT substrates and other semiconductor devices is the formation of what are known as 'dummy pattern.' . . . Dummy patterns generally have a non-electrical function and are provided to assist in the manufacturing process. More specifically, such dummy patterns are used to assure uniformity of all functional structures in the product." Rubloff report at 12-13. Dr. Rubloff also asserts that "it [was] clear by the year 2000 the microelectronics processing community was well aware of pattern-dependence in chemical and physical processes. Furthermore, once the phenomenon was known – whether well understood or not from a mechanistic viewpoint – the use of additional dummy structures was a straightforward way to make the patterns more uniform and therefore process results more uniform." Dr. Rubloff's report at 15. Thus, by Dr. Rubloff's own admission, certain uses of dummy patterns with single layer wiring was known as of the time of filing the application for the '629 patent.


93. Given the undisputed teachings of the '629 patent with respect to dual layer wiring and Dr. Rubloff's own admissions, it is my opinion that the written description of the '629 patent provides sufficient information to enable a person of ordinary skill in the art to practice the invention without undue experimentation, whether using single or multi-layer wiring. For at least the reasons stated above, I disagree that the claims of the '629 patent would be invalid for lack of enablement should the term wiring be interpreted to include single layer wiring.

94. Moreover, I understand that the claims of a patent are not necessarily limited to the specific embodiments it describes. Thus, if the '629 patent were to describe a particular . . . embodiment, that does not mean the claims of the '629 patent are necessarily limited to those specific embodiments or the specific solutions disclosed.

95. Finally, I note that the claims of the '629 patent themselves require a different conclusion. Specifically, claims 1 and 9 are silent as to the number of layers required of the claimed

wiring. However, claims 2-8, which depend directly or indirectly from claims 1, and claims 10-16, which depend, directly or indirectly from claim 9, require wiring having at least a lower layer and an upper layer. Thus, the claims themselves teach that at least the wiring of claims 1 and 9 may be single or multi-layered. I understand that this interpretation is consistent with the rule that limitations stated in dependent claims are not to be read into the independent claim from which they depend.

Executed this 27th day of March, 2009 at San Francisco, California.

By: 
Dr. Aris K. Silzars

Metalorganic chemical vapor deposition of TiN films for advanced metallization

Gurtej S. Sandhu, Scott G. Meikle, and Trung T. Doan
Micron Semiconductor, Inc., Boise, Idaho 83706

(Received 28 September 1992; accepted for publication 4 November 1992)

Titanium nitride (TiN) films are used extensively in advanced metallization schemes for ultralarge scale integrated applications. In the present experiments, physical properties of thin TiN films deposited using low pressure chemical vapor deposition from tetrakis-dimethyl-amino titanium and ammonia have been investigated. Deposited films were characterized by resistivity, stoichiometry and etch rates. It was found that bulk resistivity correlated to wet etch rates with high resistivity films having higher wet etch rates. High bulk resistivity films were unstable in atmosphere and Auger analysis showed higher relative oxygen content. It is concluded that high resistivity films are low density and thereby susceptible to *ex situ* contamination. Optimized films had bulk resistivity of $250 \mu\Omega \text{ cm}$ and wet etch rates comparable to reactively sputtered TiN.

Titanium nitride (TiN) has become an integral part of advanced metallization schemes for many ultralarge scale integrated (ULSI) applications. It is used as a diffusion barrier against junction spiking for Al contacts to Si, as a glue layer between tungsten (W) and intermetal level dielectrics, as well as a means of helping preserve the junction integrity during W chemical vapor deposition (CVD). Conventional physical deposition methods for TiN, such as sputtering, suffer from poor step coverage and the problem is exacerbated for sub-micron high aspect ratio contact/via holes required for ULSI applications. Angular collimation of sputtered atoms has recently been proposed as a means of improving bottom coverage.¹ However, there is no net increase in the flux of sputtered atoms reaching the walls of vertical contacts. Inadequate sidewall coverage in deep structures can lead to reliability problems due to poor functionality as a barrier or nucleation layer.

Deposition from metalorganic precursor offers an attractive route for low temperature deposition of TiN films with adequate feature coverage. Dialkylamino-derivatives of titanium [Ti(NR₂)₄] originally synthesized by Bradley² have been suggested for this purpose in the past.^{3,4} This work presents metalorganic CVD (MOCVD) of TiN using tetrakis-dimethyl-amino titanium (TDMAT) and ammonia.

CVD depositions were carried out in a single-wafer cold-wall reactor. The source gas and ammonia, which was used as a reactive gas, were flowed into the CVD reactor through separate inlets. TDMAT is liquid at room temperature and has a vapor pressure of 1 Torr at 60 °C. Helium was used as a carrier gas to bubble through the TDMAT contained in a steel ampule at 50 °C. TiN films were deposited on Si and SiO₂ substrates. Depositions were performed over temperature and pressure ranges of 200–450 °C and 0.5–30 Torr, respectively. Film resistance and thickness were measured by using four-point probe and step profilometry, respectively. Wet etch rates in 1:1 NH₄OH:H₂O₂ at 21 °C were measured using resist masking and step profilometry. Thickness and impurity profiles

were obtained from Auger and x-ray photoelectron spectroscopy (XPS) analysis.

The effect of process parameters on the bulk resistivity as well as the wet etch rate are shown in Figs. 1 and 2. Figure 1 shows the variation of resistivity and oxygen content in the films with the ammonia/TDMAT flow ratio at a deposition temperature of 350 °C and pressure of 0.5 Torr. The data shows that films with higher resistivity also have high oxygen content, and furthermore that resistivity and oxygen content decreased at higher ammonia to TDMAT ratios. We have reported previously⁵ that the resistivity of the films deposited at lower ammonia to TDMAT ratio continuously increased with time in the atmosphere whereas, at higher ammonia flows, the films exhibited stable resistivity.

The effect of process pressure on the bulk resistivity as well as wet etch rate in 1:1 NH₄OH:H₂O₂ solution of TiN films is shown in Fig. 2. The lowest resistivity of $250 \mu\Omega \text{ cm}$ was obtained at 25 Torr. Interestingly, resistivity is also more stable for films deposited at higher pressures⁵ and these films have the lowest etch rate. Assuming that




FIG. 1. Bulk resistivity and oxygen content of TiN films for various ammonia to TDMAT flow ratios at a deposition temperature of 350 °C and pressure 0.5 Torr. Oxygen content was determined from Auger analysis.




FIG. 2. Bulk resistivity and wet etch rate of TiN films deposited under various process pressures.




FIG. 4. Percent rise in resistivity after 15 h vs *as*-deposited resistivity of TiN films deposited under various process conditions.

the etch rate depends only on the density of the films, the correlation between the etch rate and bulk resistivity as shown in Fig. 2 indicates that denser films were obtained at higher process pressures. Auger profiles of the films deposited at two different pressures are shown in Figs. 3(a) and 3(b). The film deposited at lower pressure with high resistivity (Fig. 2) showed substantial oxygen incorporation while the optimized low resistivity films deposited at 25 Torr had oxygen levels lower than the detection limit. Thus the relationship between oxygen content and resistivity is similar to that shown in Fig. 1.

Figure 2 shows that wet etch rate rises with the resistivity. In fact, over the entire range of each of the process parameters investigated, higher wet etch rates were associated with high bulk resistivity. Assuming, as noted above, that higher wet etch rates indicate lower density films, it can be surmised that the less dense films are susceptible to *ex situ* oxygen incorporation which in turn causes the rise

in resistivity. Figure 4 shows the relative rise of resistivity as a function of the *as*-deposited film resistivity. Clearly, films with lower *as*-deposited resistivity are more stable in atmosphere.

From the data above, it appears that TiN deposition from TDMAT and ammonia can be divided into two regimes. The first regime comprises process conditions where the films are highly resistive, porous and susceptible to *ex situ* contamination. In the second regime, films are low resistivity, dense and stable in atmosphere. Given that the low resistivity films are produced at high pressures and high ammonia flows, it can be surmised that optimized conditions are those that promote gas phase reactions between ammonia and TDMAT. On the other hand, low TDMAT/ammonia ratios and pressures slow the gas phase reactions and lead to low density film growth. In any case, gas phase reactions are expected to be significant as TDMAT and ammonia react spontaneously at temperatures as low as 40 °C.⁵ In the present investigations, deposition rate was almost temperature independent with a low activation energy of 0.02 eV, indicating that substrate thermal energy did not contribute significantly to the reaction.

In conclusion, CVD of TiN films obtained from the reaction between TDMAT and ammonia was studied. The bulk resistivity of deposited TiN films was a function of process temperature, process pressure and ammonia to TDMAT flow ratio. A direct correlation between the wet etch rate and resistivity was observed. Lower resistivity and wet etch rate were obtained at higher deposition temperature, ammonia flow and pressure. Moreover, changes in resistivity of the films monitored over a period of time showed that the high resistivity films were unstable in atmosphere and the stability could be enhanced by depositing denser films at higher ammonia flows as well as process pressures. The presence of oxygen in the films accounted for the high resistivity and it is believed that the oxygen was incorporated *ex situ*.

We would like to thank M. Tuttle for fruitful discussions.




FIG. 3. Auger profiles of TiN films deposited at 300 °C on SiO₂/Si substrate at (a) 0.5 Torr and (b) 20 Torr, respectively.

¹S. M. Rosnagal, D. Mikalsen, H. Kinoshita, and J. J. Cuomo, *J. Vac. Sci. Technol. A* **9**, 261 (1991).

²D. C. Bradley and I. M. Thomas, *J. Chem. Soc.* **1960**, 3857.

³R. M. Fix, R. G. Gordon, and D. M. Hoffman, *Mater. Res. Soc. Smp. Proc.* **168**, 357 (1990).

⁴K. Ishihara, K. Yamazaki, H. Hamada, K. Kamisako, and Y. Tsuru, *Jpn. J. Appl. Phys.* **29**, 2103 (1990).

⁵G. S. Sandhu and T. T. Doan, *Advanced Metallization for ULSI Applications*, edited by V. Rana, R. Joshi, and I. Ohdamari (Materials Research Society, Pittsburgh, PA, 1992), p. 323.

*LG Display Co., Ltd. v.
AU Optronics Corp.*

*Trial
June 2, 2009*

*Hawkins Reporting Service
715 King Street
Suite 200
Wilmington, DE 19801
(302) 658-6697*

*Original File LGDISP~2.TXT, 313 Pages
Min-U-Script® File ID: 3318753665*

Word Index included with this Min-U-Script®

IN THE UNITED STATES DISTRICT COURT
FOR THE DISTRICT OF DELAWARE

LG DISPLAY CO., LTD,) Volume 1
Plaintiff,)
v.)
AU OPTRONICS CORPORATION,)
AU OPTRONICS CORPORATION)
AMERICA, CHI MEI)
OPTOELECTRONICS)
CORPORATION, and CHI MEI)
OPTOELECTRONICS, USA,)
INC.,)
Defendants.)

Tuesday, June 2, 2009
9:00 a.m.
Courtroom 4B
844 King Street
Wilmington, Delaware

BEFORE: THE HONORABLE JOSEPH J. FARNAN, JR.
United States District Court Judge

APPEARANCES:

BAYARD
BY: RICHARD D. KIRK, ESQ.
BY: STEPHEN B. BRAUERMAN, ESQ.
-and-
McKENNA, LONG & ALDRIDGE, LLP
BY: GASPARE J. BONO, ESQ.
BY: CASS W. CHRISTENSON, ESQ.
BY: LORA BRZEZYNSKI, ESQ.
BY: TYLER GOODWYN, ESQ.
Counsel for the Plaintiff

[1] THE COURT: All right. Be seated,
[2] please. Good morning.
[3] Ready to proceed.
[4] MR. BONO: Good morning, Your
[5] Honor.
[6] THE COURT: Good morning. Are you
[7] ready to proceed?
[8] MR. BONO: Plaintiffs are ready to
[9] proceed, Your Honor.
[10] Two housekeeping matters. We
[11] would like to invoke the rule on witnesses so
[12] that if any person is going to be a witness in
[13] this trial, we ask that they be excluded from
[14] the courtroom. We ask that that rule be applied
[15] to the entire trial and even though we're
[16] splitting up into two weeks that if there is any
[17] witness that is going to testify either this
[18] week or the second week of trial that they be
[19] excluded from these proceedings.
[20] MR. SHULMAN: Your Honor, we have
[21] no problem with the sequestration rule, but as
[22] Your Honor will recall from the final pretrial
[23] conference this is not a single trial, this is
[24] two trials.

[1] APPEARANCES CONTINUED:

[2]
[3] YOUNG, CONAWAY, STARGATT & TAYLOR, LLP
BY: KAREN L. PASCALE, ESQ.
[4] BY: JOHN SHAW, ESQ.
[5] -and-
[6] WILSON, SONSINI, GOODRICH & ROSATI
BY: RON E. SHULMAN, ESQ. ESQ.
[7] BY: JULIE HOLLOWAY, ESQ.
BY: CRAIG TYLER, ESQ.
[8] BY: GREGORY WALLACE, ESQ.
[9] Counsel for the Defendants

[1] In fact, we requested that our
[2] damages expert testify at the end of the second
[3] case and Your Honor said no, we're having two
[4] trials. So I agreed the sequestration rule
[5] should apply to fact witnesses in this case
[6] until they're dismissed. It certainly doesn't
[7] apply to experts and doesn't apply to people
[8] that are testifying in some other trial.
[9] THE COURT: I'll grant the
[10] application for sequestration between the
[11] parties in this case. Expert witnesses are
[12] excluded.
[13] And I'll ask counsel to enforce
[14] the order by instructing fact witnesses who will
[15] be testifying in the case between present
[16] parties to exit the courtroom and to honor the
[17] sequestration.
[18] MR. SHULMAN: So it applies to
[19] both trials or one trial?
[20] THE COURT: Well, when I said
[21] between the parties that are present now, that's
[22] only the two of you, LG and AUO.
[23] MR. SHULMAN: Very well.
[24] MR. BONO: Just so there is no

Page 241

[1] connected to the display module and the first
[2] flexible printed circuit board and that could be
[3] either of the second FPC boards that we
[4] identified at this point. Wherein the first
[5] flexible printed circuit has a first alignment
[6] mark and the second flexible printed circuit
[7] board has a second alignment mark overlapped and
[8] aligned to the first alignment mark.

[9] And in both cases both of the
[10] second FPC we can identify readily alignment
[11] marks that are used to position and align the
[12] two boards during soldering.

[13] Q: Okay. And you have just been
[14] handed an exhibit AUO-P-1499.

[15] Just examine that for a second.

[16] MS. HOLLOWAY: And, Your Honor, we
[17] intend to label AUO 332 with the annotations as
[18] AUO 1575 and offer that exhibit into evidence.

[19] BY MS. HOLLOWAY:

[20]
[21]
[22]
[23]
[24]

Page 242

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
[23]
[24]

[1]
[2]
[3]
[4]

[5] MS. HOLLOWAY: Okay. And Your
[6] Honor, we offer AUO-P-1499 into evidence.

[7] THE COURT: Admitted.

[8] MS. HOLLOWAY: Okay. Your Honor,
[9] we label the annotated photograph AUO 332 as
[10] Exhibit AUO 1575. And we would like to offer
[11] that into evidence.

[12] THE COURT: It's admitted.

[13] MS. HOLLOWAY: Okay. We're done
[14] with this witness for the moment. Pass the
[15] witness to LG.

[16] MR. BONO: Your Honor, could we
[17] just have a short recess to switch exhibits?

[18] THE COURT: Sure. Just let the
[19] clerk know when you're ready.

[20] THE CLERK: All rise.

[21] (Whereupon a short recess was
[22] taken.)

[23] THE CLERK: All rise.

[24] THE COURT: All right. Be seated,

Page 243

Page 244

[1] please.

[2] MS. HOLLOWAY: Your Honor, I have
[3] a couple of exhibits to address before Mr. Tyler
[4] begins. I think I misspoke on the record.

[5] I identified the list of
[6] overdriving chips that were analyzed by
[7] Dr. Silzars as 1533. That's actually AUO 1553.

[8] And in addition, there was a
[9] presentation that he spoke about, the
[10] overdriving circuit presentation, AUO 1538.
[11] We'd like to offer that into evidence.

[12] THE COURT: All right. This will
[13] be admitted.

[14] MR. GOODWYN: Good afternoon, Your
[15] Honor. Tyler Goodwyn with LG Display.

[16] CROSS-EXAMINATION
[17] BY MR. GOODWYN:

[18] Q: Good afternoon, Dr. Silzars.

[19] A: Good afternoon.

[20] Q: Earlier today, you — there's a
[21] large board beside you — I think you identified
[22] the accused area for the '629 patent as being
[23] the large triangular region that's in blue
[24] bounded by the edge of the display, the edge of

Page 245

Page 247

[1] the — I think what you called the wiring or the
[2] fan out and the pad.

[3] Is that correct?

[4] A: Yes.

[5] Q: Is that the same area that's
[6] described in the '629 patent?

[7] A: The '629 patent describes a
[8] plurality of wiring and it describes dummy
[9] patterns. There is not a drawing in the '629
[10] patent that corresponds to this overall analysis
[11] area that we've indicated.

[12] The '629 patent depicts the
[13] structures that are somewhat different in how
[14] they're drawn.

[15] Q: The '629 patent, in fact,
[16] describes protecting the wirings, which you've
[17] identified as the plurality of wiring; is that
[18] correct?

[19] A: Yes.

[20] Q: And in fact, the area where the
[21] dummy patterns exist in the '629 patent is
[22] actually within what you've identified as the
[23] plurality of wiring; is that correct?

[24] A: No. I don't believe that's

[1] Q: Well, number 25, it's turned

[2] sideways, but right there just above the large
[3] rectangles highlighted in yellow.

[4] A: Yes.

[5] Q: You understand that the rectangle
[6] here is designed or intended to designate a
[7] connection pad?

[8] A: I will check that to see if that's
[9] what the patent says, so we're not making a
[10] guess. Yes.

[11] Patent on page — on Column 4,
[12] Line 53 says connection pads 25.

[13] Q: And do you understand that these
[14] dummy patterns are between the connection pads
[15] and the array in this space identified in Figure
[16] 3?

[17] A: Well —

[18] Q: There's a connection pad 25, and
[19] there are three of them shown in Figure 3; is
[20] that correct?

[21] A: Yes.

[22] Q: And then to the left-hand side of
[23] Figure 3, designated by number 30 is the array;
[24] is that correct?

Page 246

Page 248

[1] correct.

[2] Q: Can I have the '629 patent? I
[3] believe it was a deposition, Exhibit 5.

[4] Now, Dr. Silzars, do you recognize
[5] what I've put on the screen as Figure 3 from the
[6] '629 patent as you have annotated that figure at
[7] your deposition?

[8] A: Yes, I do.

[9] Q: And you've identified in Figure 3
[10] four different areas for Claim 1; is that right?

[11] A: Yes.

[12] Q: And the area that you've defined
[13] is the area bounded by where the dummy patterns
[14] are formed; is that correct?

[15] A: That is correct.

[16] Q: And, in fact, Number 29 is a
[17] single dummy pattern; is that right?

[18] A: I believe 29 is identified as a
[19] dummy pattern in the patent. Yes.

[20] Q: And the lines or the rectangles
[21] 25, those correspond to what you identified as
[22] the connection pads?

[23] A: I don't see an identification on
[24] that figure, but I could check in the patent.

[1] A: I believe so, but let me check
[2] that in the patent. Thirty is identified an end
[3] of an pixel electrode.

[4] Q: So if that were the end of the
[5] pixel electrode, would the area between what's
[6] been designated as 30 and what's been designated
[7] as 25 be the area between the connection pads
[8] and the pixel array?

[9] A: I think — I think any of the
[10] space that is occupied between a connection pad
[11] and the array is where the dummy patterns are
[12] located. And I think that would be consistent
[13] with what I've shown here.

[14] Q: My question was: Is the region
[15] between what's been designated as number 30, and
[16] there's a pattern on the left-hand side of
[17] Figure 3, and the three rectangles, the top one
[18] being designated 25, is the region between them
[19] an area between the connection pads and the
[20] array?

[21] A: What I would identify would be if
[22] we were to draw a vertical line that goes up the
[23] edge of 30, you would have to draw a vertical
[24] line that goes up the left — left side of 25 or

[1] anywhere along 25. Then that would be where I
[2] would consider between that entire —
[3] **Q:** Okay.
[4] **A:** Entire section going top to
[5] bottom.
[6] **Q:** This whole area?
[7] **A:** All the way to the top and all the
[8] way to the bottom.
[9] **Q:** Okay. Now, you identified the
[10] pattern or whatever it is, it's designated as
[11] 29, as an area. And that's also what you
[12] identified as a dummy pattern; is that right?
[13] **A:** That's right.
[14] **Q:** So you define, as explained in the
[15] patent, that, in your opinion, the area is
[16] defined as where the dummy patterns are located;
[17] is that right?
[18] **A:** Yes.
[19] **Q:** And I believe you also explained
[20] at your deposition that the — you only needed
[21] to have one of the areas identified in Figure 3
[22] to have a density greater than 30 percent to
[23] meet the Claim 1 limitations; is that right?
[24] **A:** Yes.

[1] **Q:** So that if the — if three of the
[2] areas, for example, were at 10 percent and one
[3] of the areas was at 50 percent, in your opinion,
[4] that would meet the limitations of Claim 1; is
[5] that right?
[6] **A:** I think the question that we have
[7] to sort of deal with here is somewhat
[8] artificial, because if we're just constructing a
[9] hypothetical structure, then that may or may not
[10] be adequate.
[11] It's — there's a purpose to doing
[12] this. And it's not just arbitrarily creating
[13] areas and then deciding whether they meet the
[14] claim elements or not.
[15] I think if the — if the area that
[16] is about 30 percent is germane to what the claim
[17] says of the patent, then that may be perfectly
[18] adequate. I think the claim needs to be read in
[19] context, not to take out an element, and I think
[20] basically try to misrepresent it.
[21] **Q:** Let me refer you to your
[22] deposition testimony. And you — I believe it
[23] was May 1st of this year.
[24] I asked you a question with

[1] respect to this figure: "Must all of the areas
[2] exceed 30 percent individually?"
[3] Your answer was: "I don't know."
[4] I believe that Claim 1 requires that."
[5] Then I asked: "Must all of them
[6] exceed 30 percent collectively?"
[7] And your answer was: "I don't
[8] believe Claim 1 requires it, either."
[9] "Question: It only requires one
[10] of them to meet the 30-percent requirement?"
[11] Your answer: "Yes."
[12] **A:** And I stand by that testimony.
[13] **Q:** Now, if I could ask you to look at
[14] Claim 1 of the patent. Claim 1 says dummy
[15] conductive patterns.
[16] Do you believe that dummy
[17] conductive patterns means more than one pattern?
[18] **A:** It's — the word is plural, so I
[19] would expect it to mean more than one. Yes.
[20] **Q:** In fact, it says —
[21] **A:** I can't think of a case where
[22] there would only be one.
[23] **Q:** Okay.
[24] **A:** So in all other cases we looked

[1] at, there are many.
[2] **Q:** Well, it says the dummy conductive
[3] patterns comprising at least 30 percent of the
[4] area. You said one pattern could be the entire
[5] area.
[6] Is that correct?
[7] **A:** In the language of the claim, I
[8] think we need them to be in plural.
[9] **Q:** So what you had highlighted in
[10] Figure 1 during your deposition then was
[11] incorrect; is that —
[12] **A:** I did not say in my deposition
[13] about one dummy pattern.
[14] **Q:** No. The claim calls 29 a pattern;
[15] 29, the entire region is a pattern.
[16] **A:** Consisting of many dummy patterns.
[17] **Q:** Oh, let's look at what the patent
[18] says.
[19] If I understand correctly, and
[20] I'll try to find it for you, Dr. Silzars, the
[21] patent refers to pattern 29 as potentially a
[22] single pattern as being made up of line and
[23] space patterns. So it's still one pattern that
[24] has the dashes.

[1] So 29 is one pattern.
[2] A: If I look in Column 6, it says the
[3] dummy conductive patterns plural 29.
[4] Q: Okay. Well, if we look in Column
[5] 5, it says Figure 3 is an enlarged view showing
[6] a portion where the dummy conductive pattern 29
[7] is formed in the embodiment of the array
[8] substrate 10 for display of the present
[9] invention shown in Figure 2.
[10] For the record, that begins around
[11] Line 43. Then it says Figure 3 shows the dummy
[12] conductive pattern 29 formed as a line and space
[13] pattern between the connection pad 25 and the
[14] end 30. So what's been identified as a line of
[15] space pattern is a single pattern, and
[16] therefore, the area of Claim 1 needs to include
[17] more than just that dummy pattern, doesn't it?
[18] A: Well, I think we're not talking so
[19] much technical terminology as interpretation of
[20] English language right now. Because if you —
[21] if I use your current interpretation strictly,
[22] then I don't know what I would call one pattern.
[23] If I have a — we have seen on some of our GDS
[24] files where a single, we might call a line is

[1] referred to as a dummy pattern. And if it has
[2] to be one or more lines, I think all of that is
[3] a dummy pattern. A dummy pattern, it does not
[4] specify how many lines it has to have. It could
[5] be one line.
[6] Q: But the claim also refers to an
[7] area, and the area includes more than one
[8] pattern. And the area would not be bound by a
[9] single pattern, but would include more than a
[10] single pattern, wouldn't it?
[11] A: This is where I think we're having
[12] a semantics argument rather than a technical
[13] argument. Because that would from a technical
[14] standpoint make no sense whatsoever.
[15] Q: Well, if I could look at Figure 4
[16] from the same deposition exhibit. And perhaps
[17] it doesn't make sense, Dr. Silzars, but here
[18] you've identified six different areas; is that
[19] correct, in Figure 4, during your deposition?
[20] A: I'm not sure what you're pointing
[21] to when you say six different areas.
[22] Q: You have area of Claim 1 (1), area
[23] of Claim 1 (2), area of Claim 1 (3), area of
[24] Claim 1 (4), and I apologize, it's actually

[1] five, five different areas.
[2] A: Yes.
[3] Q: And you have outlined them in red?
[4] A: Yes.
[5] Q: And you have outlined them based
[6] on where you found dummy patterns?
[7] A: That's correct.
[8] Q: And in your opinion, you could
[9] take any one of those patterns and randomly
[10] subdivide it, couldn't you?
[11] A: I don't think I said randomly. I
[12] said if it's a regular pattern and it repeats
[13] itself, and the lines and spaces are the same,
[14] then we could subdivide it and get the same
[15] result. That's different than saying randomly
[16] subdivided.
[17] Q: Again, at your deposition do you
[18] recall me asking you whether or not any of those
[19] areas could be subdivided, your answer was —
[20] I'm sorry, this was page 182, beginning on line
[21] three.
[22] "Could any of those areas be
[23] subdivided?
[24] "ANSWER: Yes, I believe they

[1] could.
[2] "QUESTION: How would you
[3] determine how you could subdivide them into
[4] different areas?
[5] "ANSWER: Given this particular
[6] drawing and this particular configuration, if we
[7] simply want to subdivide them, I could almost do
[8] it randomly because this pattern is quite even,
[9] so given that I have drawn — identified the
[10] area being the periphery of these dummy
[11] patterns, I could begin to subdivide them
[12] without changing the percentage of coverage so
[13] in this case the subdivision would not affect
[14] the outcome."
[15] A: I think it's correct because you
[16] absolutely must read the entire quote rather
[17] than take out only the word randomly. I very
[18] specifically said that it's a regular pattern,
[19] that it's a repeating pattern. And if it's a
[20] regular and repeating pattern, then one can
[21] subdivide.
[22] Q: And you could subdivide if it was
[23] a regular and repeating pattern, you could then
[24] subdivide the pattern randomly?

[1] A: You could choose the area where
[2] you pick as long as you encompass enough area to
[3] make it sensible to do a calculation of the
[4] percentage of coverage. And that would be two
[5] or more lines. If you select one line, that's
[6] not going to be sufficient to do an area of
[7] calculation, but if I select — if the pattern
[8] repeats, if it's a regular pattern of nice
[9] uniform lines, then I can take three or four of
[10] them and I can get a percentage calculation of
[11] the area that's being covered by the metal.

[12] Q: Well, the patent doesn't talk
[13] about protecting just one or two lines, does it,
[14] it talks about protecting all the lines?

[15] A: I was now telling you what could
[16] be done with a regular pattern. And I think
[17] beyond that, then we should look at the claim
[18] and interpret the claim terms properly.

[19] Q: Well, you've defined area by where
[20] you find a pattern as opposed to defining the
[21] area first and then determining whether or not
[22] that area contains dummy patterns that comprise
[23] 30 percent of the total area, haven't I?

[24] A: In the particular example that was

[1] shown in the patent, that was the appropriate
[2] selection to make, because it specifically tells
[3] us in the patent where we should look.

[4] I did not invent those areas. I
[5] took the areas that were identified by the
[6] inventors and I simply pointed out to you that
[7] that's the area of the dummy patterns.

[8] Q: The patent describes these as
[9] dummy patterns. The patent does not say that's
[10] an area, does it?

[11] A: It has to be the area that
[12] pertains to the dummy patterns. It can't be any
[13] area we choose because then the patent makes no
[14] sense whatsoever.

[15] Q: Doesn't the patent define the area
[16] as — in the claim as being between the pads and
[17] the array?

[18] A: Yes, it does.

[19] Q: And then it simply says that the
[20] dummy patterns need to comprise 30 percent of
[21] the space between the dummy pads and the array?

[22] A: The claim element that I believe
[23] to which you are right now referring says dummy
[24] conductive patterns, the dummy patterns

[1] comprising at least about 30 percent of the area
[2] of the insulating substrate, the dummy patterns
[3] situated between the connection pads and the
[4] pixel electrodes such that the dummy patterns
[5] are not in contact with any of the wiring.

[6] That's the entire claim language that I think is
[7] pertinent here.

[8] Q: You're interpreting the dummy
[9] patterns and the area to be coextensive, to be
[10] the same?

[11] A: Yes.

[12] Q: Would you agree that there is no
[13] specific teaching in the '629 patent that
[14] explains that the dummy patterns and the area of
[15] Claim 1 should be coextensive?

[16] A: I believe if we look at the
[17] figures, using the figures that you've just had
[18] up there, and if we look at these figures, if
[19] the area were taken as some arbitrary area much
[20] larger than the area where the dummy patterns
[21] exist, then the 30 percent area that's taught by
[22] the patent would clearly not be met.

[23] So it would be an obvious
[24] incorrect interpretation of the inventor's

[1] intentions if we take a figure that very clearly
[2] shows the intent that the 30 percent coverage
[3] needs to be in the area where the patterns are
[4] and assign an arbitrarily larger area and
[5] thereby not be in keeping with what the patent
[6] is teaching.

[7] Q: The patent teaches how to protect
[8] all of the wires; isn't that correct?

[9] A: It is specifically teaching how to
[10] protect the wiring, yes.

[11] Q: You mentioned earlier during your
[12] direct testimony that the important area was
[13] the — essentially the last line of the fan out,
[14] the outer most wire, or the outer most one or
[15] two wires, I'm interpreting from your comments
[16] just a moment or two ago. Is that correct?

[17] A: The outer most wiring plural, not
[18] just one or two. It may be easily ten or twenty
[19] as you can see on here. The wiring is very
[20] dense and the fact could extend well into that
[21] area so it would not be just one or two, it
[22] could easily be in the tens or twenties, we're
[23] talking about lots of wiring there in a very
[24] short distance.

Page 261

[1] Q: You're coming to that conclusion
[2] not based on your review of the patent but based
[3] on your review of LGD's accused display
[4] products, aren't you?

[5] A: No, I'm coming to that conclusion
[6] based on an understanding of etching processes.

[7] Q: Can you show me in the patent
[8] where it describes that the outer most wires are
[9] the most important?

[10] A: That — I may be able to show you
[11] if I search through the patent, but that is a
[12] conclusion based on an understanding of how this
[13] process will work, not that it is particularly
[14] — we do not have this particular configuration
[15] shown in the patent because it didn't exist at
[16] the time.

[17] Q: Because the patent was disclosing
[18] wires where the density was not as high as in
[19] the accused products and they showed — the
[20] patent showed providing dummy patterns between
[21] each and every wire?

[22] A: That may be one example, but it's
[23] not an exclusive example.

[24] Q: That's the only example provided,

Page 262

[1] isn't it?

[2] A: I don't see that for — in Figure
[3] 4. I see dummy patterns all grouped together,
[4] not between wires.

[5] Q: Well, you understand that not all
[6] of the pads are shown in Figure 4; right, all
[7] the connection pads? It's just a portion of the
[8] connection pads.

[9] A: I do understand that. Yes.

[10] Q: But between each and every
[11] connection pad shown and the area bounded by the
[12] connection pads and the array between each and
[13] every gate wire, if that's what's shown in
[14] Figure 4, they're dummy patterns; is that right?

[15] A: What I see in Figure 4 are two
[16] classes, in effect, of dummy patterns. They are
[17] the ones that we identified to the right that we
[18] had that are the regular lines. And then we
[19] have some in Figure 4 to the left that come down
[20] and then seem to either terminate, or you —
[21] yeah. I can't tell if they terminate or not at
[22] that point or if they go on — go on up.

[23] Q: Okay.

[24] A: But it's — I don't believe that

Page 263

[1] from Figure 4 I could draw the conclusion that
[2] there is a line between every — every wiring.
[3] A dummy pattern.

[4] Q: Well, let's look at Figure 3 from
[5] the '629 patent. Again, we have the pads that
[6] are numbered 25.

[7] A: That's still Figure 4.

[8] Q: I'm sorry. I meant to have Figure
[9] 3.

[10] Thank you, Dr. Silzars. All
[11] right.

[12] Figure 3, we have three and
[13] perhaps the top part of another pad or
[14] connection pad shown. We have a dummy pattern
[15] numbered 29 and then three more dummy patterns.

[16] And if the line — assuming they
[17] are — gate lines are 33, would you agree that
[18] each of what appear to be gate lines in Figure 3
[19] has a dummy pattern between that and the
[20] adjacent gate line?

[21] A: I am checking to see exactly what
[22] the patent says is 33. If you spot it first and
[23] can point me to it, I would appreciate that as
[24] well.

Page 264

[1] Q: I seem to be having the same
[2] trouble you're having, Dr. Silzars. And we have
[3] looked at it with respect to Figure 4.

[4] A: Oh, I see way at the bottom of
[5] Column 6 it says — well, near the bottom line,
[6] 56, it says Figure 6 is an electron microscope
[7] shape of the wiring 33 shown in Figure 3, which
[8] was obtained.

[9] Now, unfortunately that doesn't
[10] tell us what specifically we have other than the
[11] wiring. So I presume if this is actually
[12] wiring, this would be — the gate would be the
[13] connection to the gate.

[14] Q: So if we assume — if we go back
[15] to Figure 3, please.

[16] A: It may — it may not be only the
[17] gate wiring, but at least it's the examples we
[18] have used for wiring are the gate wiring. So I
[19] think with that qualification, that the
[20] inventors may not have been that specific. But
[21] in terms of saying that it's gate wiring.

[22] Q: Well, and I believe we discussed
[23] at your deposition that the wirings could
[24] potentially be the gate or the source; is that

[1] right?

[2] A: Yes.

[3] Q: Okay. But if we were to assume
[4] that 33 represents the gate wiring, would you
[5] agree that there is a conductive pattern, a
[6] dummy conductive pattern between each adjacent
[7] gate line?

[8] A: What — what we can't quite see
[9] here is that, as we've seen in the actual
[10] construction, there's this very, very large fan
[11] out where the patterns are coming in and then
[12] they spread toward the TFT.

[13] I — you know, this is an earlier
[14] invention. The density of the pixels was not so
[15] great.

[16] I would not be able to tell you,
[17] just looking at this drawing, what the other
[18] lines are that are in the vicinity of 33 that
[19] are going horizontally, whether those are also
[20] active wiring or whether they are not.

[21] Q: Well, if they were active wiring,
[22] wouldn't you expect them to be more than one
[23] pad, one connection pad? Wouldn't you expect
[24] one connection pad to be associated with one

[1] you expect the dummy pattern numbered 29 to have
[2] an impact on the etching of the wire 20 gate
[3] lines away?

[4] A: Are you asking me to assume that
[5] the other dummy patterns don't exist?

[6] Q: No, with all the other dummy
[7] patterns. Assuming — assume that that pattern
[8] continues for all of the gate lines.

[9] A: Yes.

[10] Q: Would the top most, what you've
[11] identified as area of Claim 1, that has been
[12] highlighted with item number 29, would that
[13] dummy pattern impact the etching of a gate line
[14] 20 lines away?

[15] A: Twenty lines being off the bottom
[16] of the screen?

[17] Q: Yes.

[18] A: There's clearly some distance at
[19] which there will not be an impact. That if we
[20] place — if you have two metallization patterns
[21] that are separated by a large distance, compared
[22] to any of the size of the structures, then,
[23] indeed, there may not be any relationship.

[24] Q: In fact, it depends on the density

[1] gate line?

[2] A: That is generally what we would
[3] expect. But, also, I have to look there and say
[4] that then why is 33 not connecting to the gate
[5] pad? If it's as simple as saying it's just a
[6] pad, why didn't they, the inventors, draw the
[7] line all the way up there and go ahead and
[8] connect it?

[9] So I — I don't think there's a
[10] big problem in interpretation, but it's just not
[11] clear from the figure right now exactly what —
[12] how we should interpret that.

[13] Q: The patent figure is unclear?

[14] A: Pardon?

[15] Q: The patent figure is unclear?

[16] A: Well, from that specific element,
[17] only from the element of saying you — I mean,
[18] it says 33 is wiring. And you're asking me to
[19] add the additional interpretation should that be
[20] associated with that singular pad. And I don't
[21] know that the patent says that.

[22] So for that particular aspect, I
[23] can't tell you just by looking at that figure.

[24] Q: Okay. Now, in this figure, would

[1] of the entire area where the wires and dummy
[2] patterns are, doesn't it?

[3] A: That is right. In general it
[4] always depends on the density of the wires, the
[5] amount of coverage, what's in the vicinity. So
[6] in general, that answer is yes.

[7] Q: Now, do you understand that AUO
[8] has proposed a construction for area to be a
[9] specified region?

[10] A: I think I would need to verify
[11] that, but I don't have a reason to doubt that,
[12] as I sit here.

[13] Q: Okay. Would you agree that a
[14] specified region doesn't provide any guidance as
[15] to determining the bounds of the area?

[16] A: Well, I think if it's taken in the
[17] context of an application, then it has
[18] considerable meaning and can be precisely
[19] identified as I have already tried to do.

[20] Q: Well, the way you've done it is to
[21] make the area and the dummy patterns
[22] co-extensive. So you've essentially defined a
[23] specified region to be the region where the
[24] dummy patterns are located, provided they're

Page 269

Page 271

[1] between the connection pads and the array?
[2] **A:** And that's based — I base my
[3] interpretation on the teaching of the patent,
[4] and the figures and what the patent says as that
[5] being the only correct interpretation.

[6] **Q:** Well, I believe you also testified
[7] earlier that in the accused product that's on
[8] the board, where there are these large wide
[9] patterns in the demonstrative — and I
[10] apologize. I don't remember what the exhibit
[11] number was for that.

[12] The area that you identified as
[13] region of dummy patterns. You acknowledged that
[14] those patterns, those actually carried different
[15] voltages and signals during the operation of the
[16] display; is that right?

[17] **A:** Some of them are connected, others
[18] are not.

[19] **Q:** Well, when you say some of them
[20] are connected, connected to what?

[21] **A:** I found some that are connected to
[22] ground. I found some that are connected to
[23] voltages. And I found some that are not
[24] connected.

[1] provide a reference voltage?

[2] **A:** That's correct.

[3] **Q:** And they need ground to also
[4] provide a reference voltage?

[5] **A:** They do.

Page 270

Page 272

[1] **Q:** Dr. Silzars, earlier you had a
[2] panel that you had shown to show what a glass
[3] panel is, but you had removed all the driving
[4] circuitry; is that right?

[5] **A:** That's correct.

[6] **Q:** But the way the signals get on to
[7] a display such as this one, they would come in
[8] through driving circuitry, in fact, you're
[9] probably familiar with the TCONS and in through
[10] the driving boards, but this has to provide —
[11] since there is only connections on one side,
[12] this has to provide the connections for both the
[13] source drivers and the gate drivers, doesn't it?

[14] **A:** Yes, it does.

[15] **Q:** In fact, the gate drivers are over
[16] here on this little piece of film over here;
[17] right?

[18] **A:** Yes.

[19] **Q:** And these are integrated circuits?

[20] **A:** Yes.

[21] **Q:** And integrated circuits actually
[22] require voltages to operate, don't they?

[23] **A:** They do.

[24] **Q:** They need something like Vcc to

[1]

[2]

[3]

[4]

[5]

[6]

[7] **MR. GOODWYN:** May I approach, Your
[8] Honor?

[9] **THE COURT:** Yes, you may.

[10] **BY MR. GOODWYN:**

[11] **Q:** We have another demonstrative that
[12] I believe is the same product, if not, pretty
[13] close. I hope I don't break this.

[14] **MR. SHULMAN:** That was an
[15] expensive exhibit.

[16] **MR. GOODWYN:** I definitely hope I
[17] don't break it.

[18] **BY MR. GOODWYN:**

[19]

[20]

[21]

[22]

[23]

[24]

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22] Now, I believe this is one of the
[23] products that you've accused of infringing the
[24] '629 patent?

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
[23]
[24]

MS. HOLLOWAY: Objection, Your
Honor. If he wants to question him on someone's
testimony, he can put it in front of him.

BY MR. GOODWYN:

[1] **A:** Well, I think you're reading of
[2] that file number, which is not possible from
[3] memory or otherwise to relate, makes it
[4] essentially impossible to relate it to anything
[5] as I sit here.
[6] Certainly we created a
[7] demonstrative and I analyzed all of the GDS
[8] files that went into that creation, so I'm
[9] comfortable in providing an opinion on that.
[10] But the GDS file as you know is a
[11] multilayer document that contains many different
[12] kinds of information. And you're asking me to
[13] accept a layer or a portion of a layer that has
[14] some notations on it without the ability to
[15] analyze the rest of the GDS file, and to look at
[16] how it is in context and to provide an opinion,
[17] and I don't believe I can do that.
[18]
[19]
[20]
[21]
[22]
[23]
[24]

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
[23]
[24]

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
[23]
[24]

[1] Q: And LG Display's proposed
[2] construction is portions of the layer that do
[3] not receive or convey voltages or signals.
[4] Is that correct?
[5] A: Yes.
[6] Q: And would you agree that there's
[7] at least some matching between those
[8] constructions? That AUO and LG Display both
[9] agree that a dummy conductive pattern does not
[10] carry a signal during the operation of the
[11] display?
[12] A: Well, what I look at in analyzing
[13] this is that the patent is very clear on what is
[14] meant by wiring. And the wiring is the
[15] connection to the TFT array as I explained
[16] earlier in my direct testimony.
[17] And the patent explains that other
[18] conductive patterns that are not the wiring are
[19] the dummy patterns. So I believe in that sense
[20] they — the AUO construction may be too
[21] constrictive.
[22] Q: Well, my question was simple.
[23] AUO's and LG Display's proposed construction at
[24] least agree in the context of they both exclude

[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
[16]
[17]
[18]
[19]
[20]
[21]
[22]
[23]
[24]

[1] dummy conductive patterns from carrying signals
[2] during operation of the display; is that
[3] correct?
[4] A: That is a construction as I see on
[5] the — on the projector.
[6] Q: The main difference perhaps is
[7] that LG Display's construction also would
[8] exclude signals during testing prior to
[9] operation of the display; is that right?
[10] A: I am not sure how you're
[11] distinguishing testing from operation.
[12] Q: Well, would you consider an
[13] operation or testing of the display before the
[14] display is completed, the manufacturing to be
[15] operation of the display?
[16] A: You mean testing without being
[17] able to put any kind of an image on?
[18] Q: Perhaps.
[19] A: Just resistive components? I
[20] think that could be a distinction that could be
[21] made between the two constructions. Yes.
[22] Q: Okay. Now, Dr. Silzars, you filed
[23] a declaration in this case, didn't you, during
[24] claim construction?

[6] Q: Right. In fact, all of those
[7] signals are necessary for the operation of the
[8] display?
[9] A: Yes, they are.
[10] Q: Now, I'll put on here another
[11] chart for you. What I've put up on the screen,
[12] Dr. Silzars, is a portion from the joint claim
[13] construction statement that was filed in this
[14] case. And it provides the claim term or one of
[15] the claim terms for the '629 patent, and that's
[16] dummy conductive patterns.
[17] And it has both AUO's proposed
[18] construction and LG Display's proposed
[19] construction. AUO's proposed construction for
[20] dummy conductive patterns is a metal pattern
[21] that does not conduct signals or current used in
[22] the operation of the display.
[23] Is that right?
[24] A: That is what I read there.

Page 281

[1] A: I believe I did. Yes.
[2] Q: Is that your declaration?
[3] A: That looks like the first page of
[4] it, yes.
[5] Q: Is that your signature?
[6] A: Yes, it is.
[7] Q: Let's look at what you said in
[8] your declaration about dummy conductive patterns
[9] during the claim construction process. The
[10] first in Paragraph 10 you said, dummy conductive
[11] patterns in question are referred to as "dummy"
[12] conductive patterns because they perform no
[13] function in the operation of the display. Is
[14] that right?
[15] A: Yes.
[16] Q: Was that your position at the time
[17] you signed this declaration?
[18] A: That was my position at that time.
[19] Q: Okay. And Paragraph 12, you say
[20] it again, The dummy conductive patterns perform
[21] no function in the operation of the display. In
[22] fact, for this reason, according to the claim
[23] language, a dummy conductive pattern is not
[24] connected to any of the wiring that is used to

Page 282

[1] convey signals between the transistor array and
[2] the system.
[3] And then in 15, Second, the dummy
[4] conductive patterns are not connected to any of
[5] the wiring that communicate with the TFT or
[6] other components used to operate the display.
[7] Is that right?
[8] A: In the first quote, Line 12, it
[9] specifically says not connected to any of the
[10] wiring that is used to convey signals between
[11] the transistor array and the system. That is
[12] consistent with my position today.
[13] Q: And in 15 — well, in 15, you say
[14] communicate with the wiring or other component
[15] used to operate the display. You would agree,
[16] wouldn't you, that the driver chips are
[17] components used to operate the display?
[18] A: Yes, I would.
[19] Q: And wouldn't you agree that all of
[20] what you called dummy patterns that line on
[21] glass patterns are used to drive and are
[22] connected to the driver chip for the operation
[23] of the display?
[24] A: And in — I think in further

Page 283

[1] review of the patent language since I made that
[2] declaration, it is my opinion that the patent is
[3] very clear and did not require that additional
[4] interpretation —
[5] Q: Based on your —
[6] A: — that the dummy pattern —
[7] Q: Excuse me.
[8] A: Excuse me. That the plurality of
[9] wiring very clearly states that it communicates
[10] with the transistors in the thin film array and
[11] that other patterns are intended to be the
[12] conductive dummy patterns.
[13] And that the structure, I think,
[14] also could — to go back to what is intending in
[15] using this structure, that this structure is
[16] used to create a wiring pattern that is uniform
[17] and does not have defects in it. And that the
[18] wiring structure is what guides the design of
[19] these patterns, and that they can incidentally
[20] be used for other functions later.
[21] Q: Let's look back at your
[22] declaration again. In Paragraph 8, you say, The
[23] facts stated herein are based on my expert
[24] knowledge and my review of U.S. Patent Number

Page 284

[1] 6,689,629.
[2] You reviewed the patent before
[3] signing this declaration, didn't you?
[4] A: I sure did.
[5] Q: And you said that the dummy
[6] conductive patterns in question referred to
[7] dummy patterns because they perform no function
[8] in the operation of the display. That's a clear
[9] statement, is it not?
[10] A: Yes, it is.
[11] Q: When did you first start reviewing
[12] the mask files of LG Display?
[13] A: I do not have a specific date that
[14] I can give you.
[15] Q: Was it before or after you signed
[16] this declaration?
[17] A: I don't know.
[18] Q: When did you first learn that the
[19] patterns that you have accused of being dummy
[20] patterns carry signals?
[21] A: It would have been during the time
[22] when I was reviewing the GDS files.
[23] Q: Did you know that those patterns
[24] carried signals before you reviewed the

FEB 26 2010

CENTRAL REEXAMINATION UNIT

PTO/SB/08a/b (05-03)
 Approved for use through 05/31/2003. OMB 0651-0031
 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Substitute for form 1449/PTO LIST OF REFERENCES CITED IN THE REQUEST <i>(use as many sheets as necessary)</i>				Complete if Known	
				Control Number	90/009,614
				Filing Date	February 26, 2010
				First Named Inventor	Tsujimura et al.
				Art Unit	To Be Assigned
				Examiner Name	To Be Assigned
Sheet	1	of	1	Attorney Docket Number	7773.084.60

U.S. PATENT DOCUMENTS					
Examiner Initials*	Cite No. ¹	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number-Kind Code ² (if known)			
	AA	6,163,356	12-19-2000	In-Duk Song et al.	
	AB	5,850,275	12-15-1998	Makoto Watanabe et al.	
	AC	6,862,069	03-01-2005	Dong Yeung Kwak et al.	
	AD	5,995,189	11-30-1999	Hongyong Zhang	
	AE	6,157,430	12-05-2000	Takeshi Kubota et al.	

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Cite No. ¹	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Country Code ³ -Number ⁴ -Kind Code ⁵ (if known)				
	BA	EP 0 887 695 A2	12-30-1998	Seiko Epson Corporation		
	BB	JP 10-333151 (with English translation)	12-18-1998	Matsushita Denki Sangyo K.K.		
	BC	JP 10-82909 (with English translation)	03-31-1998	Dainippon Printing Co., Ltd.		
	BD	JP 6-82811 (with English translation)	03-25-1994	Toshiba Corp.		
	BE	JP 9-197415 (with English translation)	07-31-1997	Casio Computer Co., Ltd.		

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹ Applicant's unique citation designation number (optional). ² See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the application number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

NON PATENT LITERATURE DOCUMENTS					
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.			T ²

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

DC:50680289.1

APPENDIX CC1

U.S. PATENT NO. 6, 689, 629 - HIRABAYASHI

As detailed below European Patent Application 0887695 to Hirabayashi discloses each and every element of claims 1-5, 7-13, and 15-16.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – HIRABAYASHI</u>
An array substrate for display, comprising:	Hirabayashi discloses an array substrate for a liquid crystal display and method of forming an array substrate. <i>See e.g.</i> , Hirabayashi, col. 1, ll. 1-7, and Fig. 1.
a layer of an insulating substrate, having an area;	Hirabayashi discloses that in the liquid crystal panel substrate the switching elements may be fabricated on the main surface of an insulating substrate, such as a glass substrate. <i>See e.g.</i> , Hirabayashi, col. 31, ll. 16-20. The insulating substrate of Hirabayashi includes various areas that can meet this limitation, including for example, the dummy sealing region or a portion thereof, the pad region or portion thereof, the peripheral circuit region or a portion thereof, or any combination of these areas. <i>See e.g.</i> , Hirabayashi, Figs. 1 and 4-6.
a thin film transistor array formed on the insulating substrate;	Hirabayashi discloses forming switching elements, for example thin film transistor, on the substrate. <i>See e.g.</i> , Hirabayashi, col. 31, ll. 16-23.
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Hirabayashi discloses a plurality of wiring, where each wiring is in communication with at least one of the transistors in the thin film array in order for the display device to function. <i>See e.g.</i> , Hirabayashi, Fig. 2, item 7; Fig. 5, item Lin.
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Hirabayashi discloses connection or terminal pads that connect to the opposite end of the plurality of wirings. <i>See e.g.</i> , Hirabayashi, Fig. 10, items 26; col. 14, ll. 16-18.
pixel electrodes, and	Hirabayashi discloses a pixel region. <i>See e.g.</i> , Hirabayashi, Fig. 1, item 20; col. 14, ll. 6-7.
Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the	Hirabayashi discloses dummy patterns that are located between the connection pads and the pixel electrodes and are not in contact with any of the wirings. <i>See e.g.</i> , Hirabayashi, Figs. 1, 4-6, shown in hatch pattern; col. 11, l. 57 - col. 12, l. 6, ll. 35-42; col. 11, ll. 19-24; col. 18, ll. 52-54. The dummy conductive patterns comprise well over 30% of various selected areas.

APPENDIX CC1

wiring.	
CLAIM 2	
The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.	Hirabayashi discloses that the wiring can comprise a multilayer structure of Ti/TiN/Al/TiN in that order from the bottom. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22.
CLAIM 3	
The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.	Hirabayashi discloses that the wiring can comprise a multilayer of Ti/TiN/Al/TiN. Focusing on two of the layers, Hirabayashi teaches of a lower layer of Al and an upper layer of TiN. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22.
CLAIM 4	
The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.	Hirabayashi discloses that the wiring can comprise a multilayer of Ti/TiN/Al/TiN. Focusing on two of the layers, Hirabayashi teaches of a lower layer of Al and an upper layer of TiN. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22.
CLAIM 5	
The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.	Hirabayashi discloses that the wiring can comprise a multilayer of Ti/TiN/Al/TiN. Focusing on two of the layers, Hirabayashi teaches of a lower layer of Al and an upper layer of TiN. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22.
CLAIM 7	
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.	Hirabayashi discloses that the wiring can comprise a multilayer of Ti/TiN/Al/TiN. The upper layer of TiN would inherently meet this limitation. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22; see also Ex. N at 240-241.
CLAIM 8	
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.	Hirabayashi discloses that the wiring can comprise a multilayer of Ti/TiN/Al/TiN. The upper layer of TiN would inherently meet this limitation. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22; see also Ex. N at 240-241.
CLAIM 9	
A method for forming an array substrate for display, comprising:	Hirabayashi discloses an array substrate for a liquid crystal display and method of forming an array

APPENDIX CC1

	substrate. <i>See e.g.</i> , Hirabayashi, col. 1, ll. 1-7, and Fig. 1.
forming a layer of an insulating substrate, having an area;	Hirabayashi discloses that in the liquid crystal panel substrate the switching elements may be fabricated on the main surface of an insulating substrate, such as a glass substrate. <i>See e.g.</i> , Hirabayashi, col. 31, ll. 16-20. The insulating substrate of Hirabayashi includes various areas that can meet this limitation, including for example, the dummy sealing region or a portion thereof, the pad region or portion thereof, the peripheral circuit region or a portion thereof, or any combination of these areas. <i>See e.g.</i> , Hirabayashi, Figs. 1 and 4-6.
forming a thin film transistor array formed on the insulating substrate;	Hirabayashi discloses forming switching elements, for example thin film transistor, on the substrate. <i>See e.g.</i> , Hirabayashi,, col. 31, ll. 16-23.
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Hirabayashi discloses a plurality of wiring, where each wiring is in communication with at least one of the transistors in the thin film array in order for the display device to function. <i>See e.g.</i> , Hirabayashi, Fig. 2, item 7; Fig. 5, item Lin.
forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Hirabayashi discloses connection or terminal pads that connect to the opposite end of the plurality of wirings. <i>See e.g.</i> , Hirabayashi, Fig. 10, items 26; col. 14, ll. 16-18.
forming pixel electrodes, and	Hirabayashi discloses a pixel region. <i>See e.g.</i> , Hirabayashi, Fig. 1, item 20; col. 14, ll. 6-7.
forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.	Hirabayashi discloses dummy patterns that are located between the connection pads and the pixel electrodes and are not in contact with any of the wirings. <i>See e.g.</i> , Hirabayashi, Figs. 1, 4-6, shown in hatch pattern; col. 11, l. 57 - col. 12, l. 6, ll. 35-42; col. 11, ll. 19-24; col. 18, ll. 52-54. The dummy conductive patterns comprise well over 30% of various selected areas.
CLAIM 10	
The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.	Hirabayashi discloses that the wiring can comprise a multilayer structure of Ti/TiN/Al/TiN in that order from the bottom. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22.

APPENDIX CC1

CLAIM 11	
The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.	Hirabayashi discloses that the wiring can comprise a multilayer of Ti/TiN/Al/TiN. Focusing on two of the layers, Hirabayashi teaches of a lower layer of Al and an upper layer of TiN. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22.
CLAIM 12	
The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.	Hirabayashi discloses that the wiring can comprise a multilayer of Ti/TiN/Al/TiN. Focusing on two of the layers, Hirabayashi teaches of a lower layer of Al and an upper layer of TiN. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22.
CLAIM 13	
The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.	Hirabayashi discloses that the wiring can comprise a multilayer of Ti/TiN/Al/TiN. Focusing on two of the layers, Hirabayashi teaches of a lower layer of Al and an upper layer of TiN. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22.
CLAIM 15	
The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.	Hirabayashi discloses that the wiring can comprise a multilayer of Ti/TiN/Al/TiN. The upper layer of TiN would inherently meet this limitation. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22; see also Ex. N at 240-241.
CLAIM 16	
The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.	Hirabayashi discloses that the wiring can comprise a multilayer of Ti/TiN/Al/TiN. The upper layer of TiN would inherently meet this limitation. <i>See e.g.</i> , Hirabayashi, col. 16, ll. 19-22; see also Ex. N at 240-241.

DC:50680585.1

APPENDIX CC2

U.S. PATENT NO. 6, 689, 629 - HIRABAYASHI IN VIEW OF SONG

As detailed below European Patent Application 0887695 to Hirabayashi in view of U.S.

Patent No. 6,163,356 to Song renders obvious claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – HIRABAYASHI</u>	<u>PRIOR ART DISCLOSURE – SONG</u>
An array substrate for display, comprising:	Hirabayashi discloses an array substrate for a liquid crystal display and method of forming an array substrate. <i>See e.g.</i> , Hirabayashi, col. 1, ll. 1-7, and Fig. 1.	
a layer of an insulating substrate, having an area;	Hirabayashi discloses that in the liquid crystal panel substrate the switching elements may be fabricated on the main surface of an insulating substrate, such as a glass substrate. <i>See e.g.</i> , Hirabayashi, col. 31, ll. 16-20. The insulating substrate of Hirabayashi includes various areas that can meet this limitation, including for example, the dummy sealing region or a portion thereof, the pad region or portion thereof, the peripheral circuit region or a portion thereof, or any combination of these areas. <i>See e.g.</i> , Hirabayashi, Figs. 1 and 4-6.	
a thin film transistor array formed on the insulating substrate;	Hirabayashi discloses forming switching elements, for example thin film transistor, on the substrate. <i>See e.g.</i> , Hirabayashi,, col. 31, ll. 16-23.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Hirabayashi discloses a plurality of wiring, where each wiring is in communication with at least one of the transistors in the thin film array in order for the display device to function. <i>See e.g.</i> , Hirabayashi, Fig. 2, item 7; Fig. 5, item Lin.	

APPENDIX CC2

<p>connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;</p>	<p>Hirabayashi discloses connection or terminal pads that connect to the opposite end of the plurality of wirings. <i>See e.g.</i>, Hirabayashi, Fig. 10, items 26; col. 14, ll. 16-18.</p>	
<p>pixel electrodes, and</p>	<p>Hirabayashi discloses a pixel region. <i>See e.g.</i>, Hirabayashi, Fig. 1, item 20; col. 14, ll. 6-7.</p>	
<p>Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>Hirabayashi discloses dummy patterns that are located between the connection pads and the pixel electrodes and are not in contact with any of the wirings. <i>See e.g.</i>, Hirabayashi, Figs. 1, 4-6, shown in hatch pattern; col. 11, l. 57 - col. 12, l. 6, ll. 35-42; col. 11, ll. 19-24; col. 18, ll. 52-54. The dummy conductive patterns comprise well over 30% of various selected areas.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. <i>See e.g.</i>, Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. <i>See e.g.</i>, Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>

APPENDIX CC2

CLAIM 4		
The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 5		
The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 6		
The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 7		
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 8		
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 9		
A method [sic] for forming	Hirabayashi discloses an array	

APPENDIX CC2

<p>an array substrate for display, comprising:</p>	<p>substrate for a liquid crystal display and method of forming an array substrate. <i>See e.g.</i>, Hirabayashi, col. 1, ll. 1-7, and Fig. 1.</p>	
<p>forming a layer of an insulating substrate, having an area;</p>	<p>Hirabayashi discloses that in the liquid crystal panel substrate the switching elements may be fabricated on the main surface of an insulating substrate, such as a glass substrate. <i>See e.g.</i>, Hirabayashi, col. 31, ll. 16-20.</p> <p>The insulating substrate of Hirabayashi includes various areas that can meet this limitation, including for example, the dummy sealing region or a portion thereof, the pad region or portion thereof, the peripheral circuit region or a portion thereof, or any combination of these areas. <i>See e.g.</i>, Hirabayashi, Figs. 1 and 4-6.</p>	
<p>forming a thin film transistor array formed on the insulating substrate;</p>	<p>Hirabayashi discloses forming switching elements, for example thin film transistor, on the substrate. <i>See e.g.</i>, Hirabayashi,, col. 31, ll. 16-23.</p>	
<p>each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;</p>	<p>Hirabayashi discloses a plurality of wiring, where each wiring is in communication with at least one of the transistors in the thin film array in order for the display device to function. <i>See e.g.</i>, Hirabayashi, Fig. 2, item 7; Fig. 5, item Lin.</p>	
<p>forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;</p>	<p>Hirabayashi discloses connection or terminal pads that connect to the opposite end of the plurality of wirings. <i>See e.g.</i>, Hirabayashi, Fig. 10, items 26; col. 14, ll. 16-18.</p>	
<p>Forming pixel electrodes, and</p>	<p>Hirabayashi discloses a pixel region. <i>See e.g.</i>, Hirabayashi, Fig. 1, item 20; col. 14, ll. 6-7.</p>	

APPENDIX CC2

<p>forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>Hirabayashi discloses dummy patterns that are located between the connection pads and the pixel electrodes and are not in contact with any of the wirings. <i>See e.g.</i>, Hirabayashi, Figs. 1, 4-6, shown in hatch pattern; col. 11, l. 57 - col. 12, l. 6, ll. 35-42; col. 11, ll. 19-24; col. 18, ll. 52-54. The dummy conductive patterns comprise well over 30% of various selected areas.</p>	
<p>CLAIM 10</p>		
<p>The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. <i>See e.g.</i>, Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 11</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. <i>See e.g.</i>, Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 12</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. <i>See e.g.</i>, Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 13</p>		
<p>The method for forming an array substrate for display according to claim 11, wherein the upper layer</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or</p>

APPENDIX CC2

wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 14		
The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 15		
The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 16		
The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.

APPENDIX CC3

U.S. PATENT NO. 6, 689, 629 - HIRABAYASHI IN VIEW OF THE '629 APA

As detailed below European Patent Application 0887695 to Hirabayashi in view of the

'629 Admitted Prior Art renders obvious claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – HIRABAYASHI</u>	<u>PRIOR ART DISCLOSURE – THE '629 APA</u>
An array substrate for display, comprising:	Hirabayashi discloses an array substrate for a liquid crystal display and method of forming an array substrate. <i>See e.g.</i> , Hirabayashi, col. 1, ll. 1-7, and Fig. 1.	
a layer of an insulating substrate, having an area;	Hirabayashi discloses that in the liquid crystal panel substrate the switching elements may be fabricated on the main surface of an insulating substrate, such as a glass substrate. <i>See e.g.</i> , Hirabayashi, col. 31, ll. 16-20. The insulating substrate of Hirabayashi includes various areas that can meet this limitation, including for example, the dummy sealing region or a portion thereof, the pad region or portion thereof, the peripheral circuit region or a portion thereof, or any combination of these areas. <i>See e.g.</i> , Hirabayashi, Figs. 1 and 4-6.	
a thin film transistor array formed on the insulating substrate;	Hirabayashi discloses forming switching elements, for example thin film transistor, on the substrate. <i>See e.g.</i> , Hirabayashi,, col. 31, ll. 16-23.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Hirabayashi discloses a plurality of wiring, where each wiring is in communication with at least one of the transistors in the thin film array in order for the display device to function. <i>See e.g.</i> , Hirabayashi, Fig. 2, item 7; Fig. 5, item Lin.	

APPENDIX CC3

connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Hirabayashi discloses connection or terminal pads that connect to the opposite end of the plurality of wirings. <i>See e.g.</i> , Hirabayashi, Fig. 10, items 26; col. 14, ll. 16-18.	
pixel electrodes, and	Hirabayashi discloses a pixel region. <i>See e.g.</i> , Hirabayashi, Fig. 1, item 20; col. 14, ll. 6-7.	
Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.	Hirabayashi discloses dummy patterns that are located between the connection pads and the pixel electrodes and are not in contact with any of the wirings. <i>See e.g.</i> , Hirabayashi, Figs. 1, 4-6, shown in hatch pattern; col. 11, l. 57 - col. 12, l. 6, ll. 35-42; col. 11, ll. 19-24; col. 18, ll. 52-54. The dummy conductive patterns comprise well over 30% of various selected areas.	
CLAIM 2		
The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. <i>See e.g.</i> , the '629 patent, col. 1, ll. 26-39.
CLAIM 3		
The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. <i>See e.g.</i> , the '629 patent, col. 1, ll. 26-39.

APPENDIX CC3

CLAIM 4		
The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 5		
The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 6		
The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 7		
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 8		
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the

APPENDIX CC3

		'629 patent, col. 1, ll. 26-39.
--	--	---------------------------------

APPENDIX CC3

CLAIM 9		
<p>A meted [sic] for forming an array substrate for display, comprising:</p>	<p>Hirabayashi discloses an array substrate for a liquid crystal display and method of forming an array substrate. <i>See e.g.</i>, Hirabayashi, col. 1, ll. 1-7, and Fig. 1.</p>	
<p>forming a layer of an insulating substrate, having an area;</p>	<p>Hirabayashi discloses that in the liquid crystal panel substrate the switching elements may be fabricated on the main surface of an insulating substrate, such as a glass substrate. <i>See e.g.</i>, Hirabayashi, col. 31, ll. 16-20.</p> <p>The insulating substrate of Hirabayashi includes various areas that can meet this limitation, including for example, the dummy sealing region or a portion thereof, the pad region or portion thereof, the peripheral circuit region or a portion thereof, or any combination of these areas. <i>See e.g.</i>, Hirabayashi, Figs. 1 and 4-6.</p>	
<p>forming a thin film transistor array formed on the insulating substrate;</p>	<p>Hirabayashi discloses forming switching elements, for example thin film transistor, on the substrate. <i>See e.g.</i>, Hirabayashi,, col. 31, ll. 16-23.</p>	
<p>each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;</p>	<p>Hirabayashi discloses a plurality of wiring, where each wiring is in communication with at least one of the transistors in the thin film array in order for the display device to function. <i>See e.g.</i>, Hirabayashi, Fig. 2, item 7; Fig. 5, item Lin.</p>	
<p>forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;</p>	<p>Hirabayashi discloses connection or terminal pads that connect to the opposite end of the plurality of wirings. <i>See e.g.</i>, Hirabayashi, Fig. 10, items 26; col. 14, ll. 16-18.</p>	

APPENDIX CC3

Forming pixel electrodes, and	Hirabayashi discloses a pixel region. <i>See e.g.</i> , Hirabayashi, Fig. 1, item 20; col. 14, ll. 6-7.	
forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.	Hirabayashi discloses dummy patterns that are located between the connection pads and the pixel electrodes and are not in contact with any of the wirings. <i>See e.g.</i> , Hirabayashi, Figs. 1, 4-6, shown in hatch pattern; col. 11, l. 57 - col. 12, l. 6, ll. 35-42; col. 11, ll. 19-24; col. 18, ll. 52-54. The dummy conductive patterns comprise well over 30% of various selected areas.	
CLAIM 10		
The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. <i>See e.g.</i> , the '629 patent, col. 1, ll. 26-39.
CLAIM 11		
The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. <i>See e.g.</i> , the '629 patent, col. 1, ll. 26-39.
CLAIM 12		
The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. <i>See e.g.</i> , the '629 patent, col. 1, ll. 26-39.
CLAIM 13		
The method for forming an		The '629 APA discloses a

APPENDIX CC3

<p>array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 14</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 15</p>		
<p>The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 16</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>

DC:50680599.1

APPENDIX CC4

U.S. PATENT NO. 6, 689, 629 - HIRABAYASHI IN VIEW OF KUBOTA

As detailed below European Patent Application 0887695 to Hirabayashi in view of U.S.

Patent No. 6,157,430 to Kubota renders obvious claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – HIRABAYASHI</u>	<u>PRIOR ART DISCLOSURE – KUBOTA</u>
An array substrate for display, comprising:	Hirabayashi discloses an array substrate for a liquid crystal display and method of forming an array substrate. <i>See e.g.</i> , Hirabayashi, col. 1, ll. 1-7, and Fig. 1.	
a layer of an insulating substrate, having an area;	<p>Hirabayashi discloses that in the liquid crystal panel substrate the switching elements may be fabricated on the main surface of an insulating substrate, such as a glass substrate. <i>See e.g.</i>, Hirabayashi, col. 31, ll. 16-20.</p> <p>The insulating substrate of Hirabayashi includes various areas that can meet this limitation, including for example, the dummy sealing region or a portion thereof, the pad region or portion thereof, the peripheral circuit region or a portion thereof, or any combination of these areas. <i>See e.g.</i>, Hirabayashi, Figs. 1 and 4-6.</p>	
a thin film transistor array formed on the insulating substrate;	Hirabayashi discloses forming switching elements, for example thin film transistor, on the substrate. <i>See e.g.</i> , Hirabayashi,, col. 31, ll. 16-23.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Hirabayashi discloses a plurality of wiring, where each wiring is in communication with at least one of the transistors in the thin film array in order for the display device to function. <i>See e.g.</i> , Hirabayashi, Fig. 2, item 7; Fig. 5, item Lin.	

APPENDIX CC4

<p>connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;</p>	<p>Hirabayashi discloses connection or terminal pads that connect to the opposite end of the plurality of wirings. <i>See e.g.</i>, Hirabayashi, Fig. 10, items 26; col. 14, ll. 16-18.</p>	
<p>pixel electrodes, and</p>	<p>Hirabayashi discloses a pixel region. <i>See e.g.</i>, Hirabayashi, Fig. 1, item 20; col. 14, ll. 6-7.</p>	
<p>Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>Hirabayashi discloses dummy patterns that are located between the connection pads and the pixel electrodes and are not in contact with any of the wirings. <i>See e.g.</i>, Hirabayashi, Figs. 1, 4-6, shown in hatch pattern; col. 11, l. 57 - col. 12, l. 6, ll. 35-42; col. 11, ll. 19-24; col. 18, ll. 52-54. The dummy conductive patterns comprise well over 30% of various selected areas.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. <i>See e.g.</i>, Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. <i>See e.g.</i>, Kubota, col. 4, ll. 39-55.</p>

APPENDIX CC4

CLAIM 4		
The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 5		
The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 6		
The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 7		
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 8		

APPENDIX CC4

<p>The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 9</p>		
<p>A method [sic] for forming an array substrate for display, comprising:</p>	<p>Hirabayashi discloses an array substrate for a liquid crystal display and method of forming an array substrate. See e.g., Hirabayashi, col. 1, ll. 1-7, and Fig. 1.</p>	
<p>forming a layer of an insulating substrate, having an area;</p>	<p>Hirabayashi discloses that in the liquid crystal panel substrate the switching elements may be fabricated on the main surface of an insulating substrate, such as a glass substrate. See e.g., Hirabayashi, col. 31, ll. 16-20.</p> <p>The insulating substrate of Hirabayashi includes various areas that can meet this limitation, including for example, the dummy sealing region or a portion thereof, the pad region or portion thereof, the peripheral circuit region or a portion thereof, or any combination of these areas. See e.g., Hirabayashi, Figs. 1 and 4-6.</p>	
<p>forming a thin film transistor array formed on the insulating substrate;</p>	<p>Hirabayashi discloses forming switching elements, for example thin film transistor, on the substrate. See e.g., Hirabayashi, col. 31, ll. 16-23.</p>	
<p>each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;</p>	<p>Hirabayashi discloses a plurality of wiring, where each wiring is in communication with at least one of the transistors in the thin film array in order for the display</p>	

APPENDIX CC4

	device to function. <i>See e.g.</i> , Hirabayashi, Fig. 2, item 7; Fig. 5, item Lin.	
forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Hirabayashi discloses connection or terminal pads that connect to the opposite end of the plurality of wirings. <i>See e.g.</i> , Hirabayashi, Fig. 10, items 26; col. 14, ll. 16-18.	
Forming pixel electrodes, and	Hirabayashi discloses a pixel region. <i>See e.g.</i> , Hirabayashi, Fig. 1, item 20; col. 14, ll. 6-7.	
forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.	Hirabayashi discloses dummy patterns that are located between the connection pads and the pixel electrodes and are not in contact with any of the wirings. <i>See e.g.</i> , Hirabayashi, Figs. 1, 4-6, shown in hatch pattern; col. 11, l. 57 - col. 12, l. 6, ll. 35-42; col. 11, ll. 19-24; col. 18, ll. 52-54. The dummy conductive patterns comprise well over 30% of various selected areas.	
CLAIM 10		
The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. <i>See e.g.</i> , Kubota, col. 4, ll. 39-55.
CLAIM 11		
The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or

APPENDIX CC4

		alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 12		
The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 13		
The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 15		
The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 14		
The method for forming an array substrate for display according to claim 13, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g.,

APPENDIX CC4

		Kubota, col. 4, ll. 39-55.
CLAIM 16		
The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.

DC:50680605.1

APPENDIX CC5

U.S. PATENT NO. 6, 689, 629 - WATANABE '275

U.S. Patent No. 5,850,275 To Watanabe anticipates claims 1-16 of the '629 patent.

CLAIM 1	PRIOR ART DISCLOSURE – WATANABE '275
An array substrate for display, comprising:	Watanabe '275 discloses a liquid crystal panel 11 including a display portion 14. See, e.g., Watanabe '275 col 3, lines 22-23; Figs 1, 3-4.
a layer of an insulating substrate, having an area;	Watanabe '275 discloses a TFT glass substrate 21 having an area, for example portion G. See, e.g., Watanabe '275, col 3, lines 27-30; Figs. 1-4.
a thin film transistor array formed on the insulating substrate;	Watanabe '275 discloses a glass substrate 21 including thin film transistors. See, e.g., Watanabe '275, col. 3:37-44; Fig 1-4.
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.
pixel electrodes, and	Watanabe '275 discloses a plurality of transparent pixel electrodes 22 that are formed in a matrix on the TFT substrate. See, e.g., Watanabe '275, col. 1, ll. 37-39; Figs 1, 3-4.
dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.	Watanabe '275 discloses that a light shield area 20 is located between the terminals 23 and the matrix of pixel electrodes 22. See, e.g., Watanabe '275, Figs 1-2, and 6. The light shield area has a pentagon shape covering almost the entire area G and thus would consist at least 30% of the area. See, e.g., Watanabe '275, col 4, lines 28-30; Fig. 2. The specification also states that the light shield area 20 should be as large as possible. See, e.g., Watanabe '275, col 4, lines 28-30. Further, the light shield area is not in contact with the outgoing lines 24. See, e.g., Watanabe '275, col. 3:28-35; Figs 2 and 6.
CLAIM 2	
The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.	Watanabe '275 discloses that the materials for the wiring can include molybdenum and aluminum. See, e.g., Watanabe '275, col 4, lines 24-28.
CLAIM 3	

APPENDIX CC5

<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>	<p>Watanabe '275 discloses that the materials for the wiring can include aluminum. See, e.g., Watanabe '275, col 4, lines 24-28.</p>
<p>CLAIM 4</p>	
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>	<p>Watanabe '275 discloses that the materials for the wiring can include molybdenum. See, e.g., Watanabe '275, col 4, lines 24-28.</p>
<p>CLAIM 5</p>	
<p>The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>	<p>Watanabe '275 discloses that the materials for the wiring can include molybdenum. See, e.g., Watanabe '275, col 4, lines 24-28.</p>
<p>CLAIM 6</p>	
<p>The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.</p>	<p>Watanabe '275 discloses that the materials for the wiring can include molybdenum. See, e.g., Watanabe '275, col 4, lines 24-28.</p>
<p>CLAIM 7</p>	
<p>The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>	<p>Watanabe '275 discloses that the materials for the wiring can include molybdenum, which inherently meet this limitation. See, e.g., Watanabe '275, col 4, lines 24-28.</p>
<p>CLAIM 8</p>	
<p>The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>	<p>Watanabe '275 discloses that the materials for the wiring can include molybdenum, which inherently meet this limitation. See, e.g., Watanabe '275, col 4, lines 24-28.</p>
<p>CLAIM 9</p>	
<p>A method for forming an array substrate for display, comprising:</p>	<p>Watanabe '275 discloses a liquid crystal panel 11 including a display portion 14. See, e.g., Watanabe '275 col 3, lines 22-23; Figs 1, 3-4.</p>
<p>forming a layer of an insulating substrate, having an area;</p>	<p>Watanabe '275 discloses a TFT glass substrate 21 having an area, for example portion G. See, e.g., Watanabe '275, col 3, lines 27-30; Figs. 1-4.</p>
<p>forming a thin film transistor array formed on the insulating substrate;</p>	<p>Watanabe '275 discloses a glass substrate 21 including thin film transistors. See, e.g., Watanabe '275, col.</p>

APPENDIX CC5

	3:37-44; Fig 1-4.
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.
forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.
forming pixel electrodes, and	Watanabe '275 discloses a plurality of transparent pixel electrodes 22 that are formed in a matrix on the TFT substrate. See, e.g., Watanabe '275, col. 1, ll. 37-39; Figs 1, 3-4.
forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.	Watanabe '275 discloses that a light shield area 20 is located between the terminals 23 and the matrix of pixel electrodes 22. See, e.g., Watanabe '275, Figs 1-2, and 6. The light shield area has a pentagon shape covering almost the entire area G and thus would consist at least 30% of the area. See, e.g., Watanabe '275, col 4, lines 28-30; Fig. 2. The specification also states that the light shield area 20 should be as large as possible. See, e.g., Watanabe '275, col 4, lines 28-30. Further, the light shield area is not in contact with the outgoing lines 24. See, e.g., Watanabe '275, col. 3:28-35; Figs 2 and 6.
CLAIM 10	
The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.	Watanabe '275 discloses that the materials for the wiring can include molybdenum and aluminum. See, e.g., Watanabe '275, col 4, lines 24-28.
CLAIM 11	
The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.	Watanabe '275 discloses that the materials for the wiring can include aluminum. See, e.g., Watanabe '275, col 4, lines 24-28.
CLAIM 12	
The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.	Watanabe '275 discloses that the materials for the wiring can include molybdenum. See, e.g., Watanabe '275, col 4, lines 24-28.

APPENDIX CC5

CLAIM 13	
The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.	Watanabe '275 discloses that the materials for the wiring can include molybdenum. See, e.g., Watanabe '275, col 4, lines 24-28.
CLAIM 14	
The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.	Watanabe '275 discloses that the materials for the wiring can include molybdenum. See, e.g., Watanabe '275, col 4, lines 24-28.
CLAIM 15	
The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.	Watanabe '275 discloses that the materials for the wiring can include molybdenum, which inherently meet this limitation. See, e.g., Watanabe '275, col 4, lines 24-28.
CLAIM 16	
The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.	Watanabe '275 discloses that the materials for the wiring can include molybdenum, which inherently meet this limitation. See, e.g., Watanabe '275, col 4, lines 24-28.

DC:50680609.1

APPENDIX CC6

U.S. PATENT NO. 6, 689, 629 - WATANABE '275 IN VIEW OF SONG

U.S. Patent No. 5,850,275 To Watanabe in view of U.S. Patent No. 6,163,356 to Song

renders obvious claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – WATANABE</u>	<u>PRIOR ART DISCLOSURE – SONG</u>
An array substrate for display, comprising:	Watanabe '275 discloses a liquid crystal panel 11 including a display portion 14. See, e.g., Watanabe '275 col 3, lines 22-23; Figs 1, 3-4.	
a layer of an insulating substrate, having an area;	Watanabe '275 discloses a TFT glass substrate 21 having an area, for example portion G. See, e.g., Watanabe '275, col 3, lines 27-30; Figs. 1-4.	
a thin film transistor array formed on the insulating substrate;	Watanabe '275 discloses a glass substrate 21 including thin film transistors. See, e.g., Watanabe '275, col. 3:37-44; Fig 1-4.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.	
pixel electrodes, and	Watanabe '275 discloses a plurality of transparent pixel electrodes 22 that are formed in a matrix on the TFT substrate. See, e.g., Watanabe '275, col. 1, ll. 37-39; Figs 1, 3-4.	
Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the	Watanabe '275 discloses that a light shield area 20 is located between the terminals 23 and the matrix of pixel electrodes 22.	

APPENDIX CC6

<p>insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>See, e.g., Watanabe '275, Figs 1-2, and 6. The light shield area has a pentagon shape covering almost the entire area G and thus would consist at least 30% of the area. See, e.g., Watanabe '275, col 4, lines 28-30; Fig. 2. The specification also states that the light shield area 20 should be as large as possible. See, e.g., Watanabe '275, col 4, lines 28-30. Further, the light shield area is not in contact with the outgoing lines 24. See, e.g., Watanabe '275, col. 3:28-35; Figs 2 and 6.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 4</p>		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 5</p>		
<p>The array substrate for display according to claim 3, wherein the upper layer</p>		<p>Song discloses a dual layer wiring including aluminum with chromium,</p>

APPENDIX CC6

wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 6		
The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 7		
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 8		
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 9		
A method [sic] for forming an array substrate for display, comprising:	Watanabe '275 discloses a liquid crystal panel 11 including a display portion 14. See, e.g., Watanabe '275 col 3, lines 22-23; Figs 1, 3-4.	
forming a layer of an insulating substrate, having an area;	Watanabe '275 discloses a TFT glass substrate 21 having an area, for example portion G. See, e.g., Watanabe '275, col 3, lines 27-30; Figs. 1-4.	
forming a thin film transistor array formed on the insulating substrate;	Watanabe '275 discloses a glass substrate 21 including thin film transistors. See, e.g., Watanabe '275, col. 3:37-44; Fig 1-4.	

APPENDIX CC6

<p>each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;</p>	<p>Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.</p>	
<p>forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;</p>	<p>Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.</p>	
<p>Forming pixel electrodes, and</p>	<p>Watanabe '275 discloses a plurality of transparent pixel electrodes 22 that are formed in a matrix on the TFT substrate. See, e.g., Watanabe '275, col. 1, ll. 37-39; Figs 1, 3-4.</p>	
<p>forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>Watanabe '275 discloses that a light shield area 20 is located between the terminals 23 and the matrix of pixel electrodes 22. See, e.g., Watanabe '275, Figs 1-2, and 6. The light shield area has a pentagon shape covering almost the entire area G and thus would consist at least 30% of the area. See, e.g., Watanabe '275, col 4, lines 28-30; Fig. 2. The specification also states that the light shield area 20 should be as large as possible. See, e.g., Watanabe '275, col 4, lines 28-30. Further, the light shield area is not in contact with the outgoing lines 24. See, e.g., Watanabe '275, col. 3:28-35; Figs 2 and 6.</p>	
<p>CLAIM 10</p>		
<p>The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>

APPENDIX CC6

materials.		
CLAIM 11		
The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 12		
The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 13		
The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 14		
The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 15		
The method for forming an array substrate for display according to claim 12 wherein the upper layer		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or

APPENDIX CC6

wiring material does not become insoluble in an acid or alkaline etchant.		antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 16		
The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.

DC:50680615.1

APPENDIX CC7

U.S. PATENT NO. 6,689,629 - WATANABE '275 IN VIEW OF THE '629 APA

U.S. Patent No. 5,850,275 To Watanabe in view of the '629 Admitted Prior Art renders obvious claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – WATANABE</u>	<u>PRIOR ART DISCLOSURE – THE '629 APA</u>
An array substrate for display, comprising:	Watanabe '275 discloses a liquid crystal panel 11 including a display portion 14. See, e.g., Watanabe '275 col 3, lines 22-23; Figs 1, 3-4.	
a layer of an insulating substrate, having an area;	Watanabe '275 discloses a TFT glass substrate 21 having an area, for example portion G. See, e.g., Watanabe '275, col 3, lines 27-30; Figs. 1-4.	
a thin film transistor array formed on the insulating substrate;	Watanabe '275 discloses a glass substrate 21 including thin film transistors. See, e.g., Watanabe '275, col. 3:37-44; Fig 1-4.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.	
pixel electrodes, and	Watanabe '275 discloses a plurality of transparent pixel electrodes 22 that are formed in a matrix on the TFT substrate. See, e.g., Watanabe '275, col. 1, ll. 37-39; Figs 1, 3-4.	
dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the	Watanabe '275 discloses that a light shield area 20 is located between the terminals 23 and the matrix of pixel electrodes 22.	

APPENDIX CC7

<p>insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.</p>	<p>See, e.g., Watanabe '275, Figs 1-2, and 6. The light shield area has a pentagon shape covering almost the entire area G and thus would consist at least 30% of the area. See, e.g., Watanabe '275, col 4, lines 28-30; Fig. 2. The specification also states that the light shield area 20 should be as large as possible. See, e.g., Watanabe '275, col 4, lines 28-30. Further, the light shield area is not in contact with the outgoing lines 24. See, e.g., Watanabe '275, col. 3:28-35; Figs 2 and 6.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 4</p>		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 5</p>		
<p>The array substrate for</p>		<p>The '629 APA discloses a</p>

APPENDIX CC7

display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 6		
The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 7		
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 8		
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 9		
A method [sic] for forming an array substrate for display, comprising:	Watanabe '275 discloses a liquid crystal panel 11 including a display portion 14. See, e.g., Watanabe '275 col 3, lines 22-23; Figs 1, 3-4.	
forming a layer of an insulating substrate, having an area;	Watanabe '275 discloses a TFT glass substrate 21 having an area, for example portion G. See, e.g., Watanabe '275, col 3, lines 27-30; Figs. 1-4.	

APPENDIX CC7

forming a thin film transistor array formed on the insulating substrate;	Watanabe '275 discloses a glass substrate 21 including thin film transistors. See, e.g., Watanabe '275, col. 3:37-44; Fig 1-4.	
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.	
forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.	
forming pixel electrodes, and	Watanabe '275 discloses a plurality of transparent pixel electrodes 22 that are formed in a matrix on the TFT substrate. See, e.g., Watanabe '275, col. 1, ll. 37-39; Figs 1, 3-4.	
forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.	Watanabe '275 discloses that a light shield area 20 is located between the terminals 23 and the matrix of pixel electrodes 22. See, e.g., Watanabe '275, Figs 1-2, and 6. The light shield area has a pentagon shape covering almost the entire area G and thus would consist at least 30% of the area. See, e.g., Watanabe '275, col 4, lines 28-30; Fig. 2. The specification also states that the light shield area 20 should be as large as possible. See, e.g., Watanabe '275, col 4, lines 28-30. Further, the light shield area is not in contact with the outgoing lines 24. See, e.g., Watanabe '275, col. 3:28-35; Figs 2 and 6.	
CLAIM 10		
The method for forming an array substrate for display according to claim 9,		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer

APPENDIX CC7

<p>wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 11</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 12</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 13</p>		
<p>The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 14</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 15</p>		

APPENDIX CC7

<p>The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 16</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>

DC:50680621.1

APPENDIX CC8

U.S. PATENT NO. 6, 689, 629 - WATANABE '275 IN VIEW OF KUBOTA

U.S. Patent No. 5,850,275 To Watanabe in view of U.S. Patent No. 6,157,430 to Kubota

renders obvious claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – WATANABE</u>	<u>PRIOR ART DISCLOSURE – KUBOTA</u>
An array substrate for display, comprising:	Watanabe '275 discloses a liquid crystal panel 11 including a display portion 14. See, e.g., Watanabe '275 col 3, lines 22-23; Figs 1, 3-4.	
a layer of an insulating substrate, having an area;	Watanabe '275 discloses a TFT glass substrate 21 having an area, for example portion G. See, e.g., Watanabe '275, col 3, lines 27-30; Figs. 1-4.	
a thin film transistor array formed on the insulating substrate;	Watanabe '275 discloses a glass substrate 21 including thin film transistors. See, e.g., Watanabe '275, col. 3:37-44; Fig 1-4.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.	
pixel electrodes, and	Watanabe '275 discloses a plurality of transparent pixel electrodes 22 that are formed in a matrix on the TFT substrate. See, e.g., Watanabe '275, col. 1, ll. 37-39; Figs 1, 3-4.	
Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the	Watanabe '275 discloses that a light shield area 20 is located between the terminals 23 and the matrix of pixel electrodes 22.	

APPENDIX CC8

<p>insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.</p>	<p>See, e.g., Watanabe '275, Figs 1-2, and 6. The light shield area has a pentagon shape covering almost the entire area G and thus would consist at least 30% of the area. See, e.g., Watanabe '275, col 4, lines 28-30; Fig. 2. The specification also states that the light shield area 20 should be as large as possible. See, e.g., Watanabe '275, col 4, lines 28-30. Further, the light shield area is not in contact with the outgoing lines 24. See, e.g., Watanabe '275, col. 3:28-35; Figs 2 and 6.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>

APPENDIX CC8

CLAIM 4		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
CLAIM 5		
<p>The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
CLAIM 6		
<p>The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
CLAIM 7		
<p>The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
CLAIM 8		

APPENDIX CC8

<p>The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 9</p>		
<p>A method [sic] for forming an array substrate for display, comprising:</p>	<p>Watanabe '275 discloses a liquid crystal panel 11 including a display portion 14. See, e.g., Watanabe '275 col 3, lines 22-23; Figs 1, 3-4.</p>	
<p>forming a layer of an insulating substrate, having an area;</p>	<p>Watanabe '275 discloses a TFT glass substrate 21 having an area, for example portion G. See, e.g., Watanabe '275, col 3, lines 27-30; Figs. 1-4.</p>	
<p>forming a thin film transistor array formed on the insulating substrate;</p>	<p>Watanabe '275 discloses a glass substrate 21 including thin film transistors. See, e.g., Watanabe '275, col. 3:37-44; Fig 1-4.</p>	
<p>each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;</p>	<p>Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.</p>	
<p>forming connection pads, each connection pad contacting the first end of at most one of the plurality of wirings;</p>	<p>Watanabe '275 discloses outgoing lines 24 to connect the terminals 23 to the respective pixel electrodes 22. See, e.g., Watanabe '275, col. 3:37-44; Figs 1-2.</p>	
<p>forming pixel electrodes, and</p>	<p>Watanabe '275 discloses a plurality of transparent pixel electrodes 22 that are formed in a matrix on the TFT substrate. See, e.g., Watanabe '275, col. 1, ll. 37-39; Figs 1, 3-4.</p>	
<p>forming dummy conductive patterns, the dummy patterns comprising at least</p>	<p>Watanabe '275 discloses that a light shield area 20 is located between the terminals 23 and the</p>	

APPENDIX CC8

<p>about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>matrix of pixel electrodes 22. See, e.g., Watanabe '275, Figs 1-2, and 6. The light shield area has a pentagon shape covering almost the entire area G and thus would consist at least 30% of the area. See, e.g., Watanabe '275, col 4, lines 28-30; Fig. 2. The specification also states that the light shield area 20 should be as large as possible. See, e.g., Watanabe '275, col 4, lines 28-30. Further, the light shield area is not in contact with the outgoing lines 24. See, e.g., Watanabe '275, col. 3:28-35; Figs 2 and 6.</p>	
<p>CLAIM 10</p>		
<p>The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 11</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 12</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a</p>

APPENDIX CC8

<p>from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 13</p>		
<p>The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 14</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 15</p>		
<p>The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 16</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of</p>

APPENDIX CC8

or alkaline etchant.		chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
----------------------	--	--

DC:50680625.1

APPENDIX CC9

U.S. PATENT NO. 6, 689,629 - KWAK

U.S. Patent No. 6,862,069 to Kwak et al anticipates Claims 1-2 and 9-10 of the '629

patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE - KWAK '069</u>
An array substrate for display, comprising:	Kwak discloses a liquid crystal display panel includes a display part 10. See, e.g., Kwak, col. 1, ll. 34-36, Fig. 1.
a layer of an insulating substrate, having an area;	Kwak discloses a transparent substrate 20 having an area, such as the etching area EA between gate link parts 15. See, e.g., Kwak, col. 2, ll. 6-9, 20-23, Figs 1 and 3.
a thin film transistor array formed on the insulating substrate;	Kwak discloses that at each crossover point of the gate lines and data lines there is a thin film transistor. See, e.g., Kwak at col. 1, ll. 43-45, Fig. 1.
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Kwak discloses gate links 15 and data links 33 is formed on transparent substrate 20 that connect to TFTs at the crossover points. See, e.g., Kwak at col. 1, ll. 43-46, col. 2, ll. 1-9, 26-30; col. 4, ll. 21-25, 49; Figs 1-12.
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Kwak discloses gate pads 14 and data pad 32 that contact the gate links 15 and data links 33. See, e.g., Kwak at col. 2, ll. 1-2, 26-27; col. 4, ll. 64-67; col. 5, ll. 6-10; Figs 2, 4, 7, and 9.
pixel electrodes, and	Kwak discloses a pixel electrode is connected to the TFT to drive the liquid crystal cell. See, e.g., Kwak at col. 1, ll. 45-46.
dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.	<p>Kwak discloses dummy patterns 36 and 38 are located between gate pads 14 and data pads 32 and the display part 10. See, e.g., Kwak at Figs 7 and 9.</p> <p>Kwak further discloses that the distance between the gate links in the convention art was 100 μm, but Kwak '069 teaches that the distance between the gate links and the dummy patterns is only 10 μm, thus covering at least 30% of the area. See, e.g., Kwak at col. 4, ll. 28-41. Further, the dummy patterns 36 and 38 of Kwak do not contact the gate links 15 or data links 33. See, e.g., Kwak at Figs 7-12.</p>

APPENDIX CC9

CLAIM 2	
The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.	Kwak discloses the gate links and data links comprise multiple layers of conductive materials such as metal layer 16 and 34, amorphous silicon 24 , and n+ layer 26. See, e.g., Kwak at col. 4, ll. 21-25.
CLAIM 9	
A method for forming an array substrate for display, comprising:	Kwak discloses a liquid crystal display panel includes a display part 10. See, e.g., Kwak, col. 1, ll. 34-36, Fig. 1.
forming a layer of an insulating substrate, having an area;	Kwak discloses a transparent substrate 20 having an area, such as the etching area EA between gate link parts 15. See, e.g., Kwak, col. 2, ll. 6-9, 20-23, Figs 1 and 3.
forming a thin film transistor array formed on the insulating substrate;	Kwak discloses that at each crossover point of the gate lines and data lines there is a thin film transistor. See, e.g., Kwak at col. 1, ll. 43-45, Fig. 1.
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Kwak discloses gate links 15 and data links 33 is formed on transparent substrate 20 that connect to TFTs at the crossover points. See, e.g., Kwak at col. 1, ll. 43-46, col. 2, ll. 1-9, 26-30; col. 4, ll. 21-25, 49; Figs 1-12.
forming connection pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Kwak discloses gate pads 14 and data pad 32 that contact the gate links 15 and data links 33. See, e.g., Kwak at col. 2, ll. 1-2, 26-27; col. 4, ll. 64-67; col. 5, ll. 6-10; Figs 2, 4, 7, and 9.
forming pixel electrodes, and	Kwak discloses a pixel electrode is connected to the TFT to drive the liquid crystal cell. See, e.g., Kwak at col. 1, ll. 45-46.
forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.	Kwak discloses dummy patterns 36 and 38 are located between gate pads 14 and data pads 32 and the display part 10. See, e.g., Kwak at Figs 7 and 9. Kwak further discloses that the distance between the gate links in the convention art was 100 μm , but Kwak '069 teaches that the distance between the gate links and the dummy patterns is only 10 μm , thus covering at least 30% of the area. See, e.g., Kwak at col. 4, ll. 28-41. Further, the dummy patterns 36 and 38 of Kwak do not contact the gate links 15 or data links 33. See, e.g., Kwak at Figs 7-12.
CLAIM 10	
The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings	Kwak discloses the gate links and data links comprise multiple layers of conductive materials such as metal layer 16 and 34, amorphous silicon 24 , and n+ layer

APPENDIX CC9

comprises at least an upper layer and a lower layer of conductive materials.	26. See, e.g., Kwak at col. 4, ll. 21-25.
--	---

DC:50680630.1

APPENDIX CC10

U.S. PATENT NO. 6, 689,629 - KWAK IN VIEW OF SONG

U.S. Patent No. 6,862,069 to Kwak in view of U.S. Patent No. 6,163,356 to Song renders

obvious Claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – KWAK</u>	<u>PRIOR ART DISCLOSURE – SONG</u>
An array substrate for display, comprising:	Kwak discloses a liquid crystal display panel includes a display part 10. See, e.g., Kwak, col. 1, ll. 34-36, Fig. 1.	
a layer of an insulating substrate, having an area;	Kwak discloses a transparent substrate 20 having an area, such as the etching area EA between gate link parts 15. See, e.g., Kwak, col. 2, ll. 6-9, 20-23, Figs 1 and 3.	
a thin film transistor array formed on the insulating substrate;	Kwak discloses that at each crossover point of the gate lines and data lines there is a thin film transistor. See, e.g., Kwak at col. 1, ll. 43-45, Fig. 1.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Kwak discloses gate links 15 and data links 33 is formed on transparent substrate 20 that connect to TFTs at the crossover points. See, e.g., Kwak at col. 1, ll. 43-46, col. 2, ll. 1-9, 26-30; col. 4, ll. 21-25, 49; Figs 1-12.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Kwak discloses gate pads 14 and data pad 32 that contact the gate links 15 and data links 33. See, e.g., Kwak at col. 2, ll. 1-2, 26-27; col. 4, ll. 64-67; col. 5, ll. 6-10; Figs 2, 4, 7, and 9.	
pixel electrodes, and	Kwak discloses a pixel electrode is connected to the TFT to drive the liquid crystal cell. See, e.g., Kwak at col. 1, ll. 45-46.	
Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the	Kwak discloses dummy patterns 36 and 38 are located between gate pads 14 and data pads 32 and the display part 10. See, e.g.,	

APPENDIX CC10

<p>dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>Kwak at Figs 7 and 9.</p> <p>Kwak further discloses that the distance between the gate links in the convention art was 100 μm, but Kwak '069 teaches that the distance between the gate links and the dummy patterns is only 10 μm, thus covering at least 30% of the area. See, e.g., Kwak at col. 4, ll. 28-41. Further, the dummy patterns 36 and 38 of Kwak do not contact the gate links 15 or data links 33. See, e.g., Kwak at Figs 7-12.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 4</p>		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 5</p>		
<p>The array substrate for display according to claim 3, wherein the upper layer wiring material is selected</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or</p>

APPENDIX CC10

from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 6		
The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 7		
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 8		
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 9		
A meted [sic] for forming an array substrate for display, comprising:	Kwak discloses a liquid crystal display panel includes a display part 10. See, e.g., Kwak, col. 1, ll. 34-36, Fig. 1.	
forming a layer of an insulating substrate, having an area;	Kwak discloses a transparent substrate 20 having an area, such as the etching area EA between gate link parts 15. See, e.g., Kwak, col. 2, ll. 6-9, 20-23, Figs 1 and 3.	
forming a thin film transistor array formed on the insulating substrate;	Kwak discloses that at each crossover point of the gate lines and data lines there is a thin film transistor. See, e.g., Kwak at col. 1, ll. 43-45, Fig. 1.	

APPENDIX CC10

<p>each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;</p>	<p>Kwak discloses gate links 15 and data links 33 is formed on transparent substrate 20 that connect to TFTs at the crossover points. See, e.g., Kwak at col. 1, ll. 43-46, col. 2, ll. 1-9, 26-30; col. 4, ll. 21-25, 49; Figs 1-12.</p>	
<p>forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;</p>	<p>Kwak discloses gate pads 14 and data pad 32 that contact the gate links 15 and data links 33. See, e.g., Kwak at col. 2, ll. 1-2, 26-27; col. 4, ll. 64-67; col. 5, ll. 6-10; Figs 2, 4, 7, and 9.</p>	
<p>Forming pixel electrodes, and</p>	<p>Kwak discloses a pixel electrode is connected to the TFT to drive the liquid crystal cell. See, e.g., Kwak at col. 1, ll. 45-46.</p>	
<p>forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.</p>	<p>Kwak discloses dummy patterns 36 and 38 are located between gate pads 14 and data pads 32 and the display part 10. See, e.g., Kwak at Figs 7 and 9.</p> <p>Kwak further discloses that the distance between the gate links in the convention art was 100 μm, but Kwak '069 teaches that the distance between the gate links and the dummy patterns is only 10 μm, thus covering at least 30% of the area. See, e.g., Kwak at col. 4, ll. 28-41. Further, the dummy patterns 36 and 38 of Kwak do not contact the gate links 15 or data links 33. See, e.g., Kwak at Figs 7-12.</p>	
<p>CLAIM 10</p>		
<p>The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>

APPENDIX CC10

CLAIM 11		
The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 12		
The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 13		
The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 14		
The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 15		
The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll.

APPENDIX CC10

or alkaline etchant.		5-18.
CLAIM 16		
The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.

DC:50680631.1

APPENDIX CC11

U.S. PATENT NO. 6, 689,629 - KWAK IN VIEW OF THE '629 APA

U.S. Patent No. 6,862,069 to Kwak in view of the '629 Admitted Prior Art renders

obvious Claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – KWAK</u>	<u>PRIOR ART DISCLOSURE – THE '629 APA</u>
An array substrate for display, comprising:	Kwak discloses a liquid crystal display panel includes a display part 10. See, e.g., Kwak, col. 1, ll. 34-36, Fig. 1.	
a layer of an insulating substrate, having an area;	Kwak discloses a transparent substrate 20 having an area, such as the etching area EA between gate link parts 15. See, e.g., Kwak, col. 2, ll. 6-9, 20-23, Figs 1 and 3.	
a thin film transistor array formed on the insulating substrate;	Kwak discloses that at each crossover point of the gate lines and data lines there is a thin film transistor. See, e.g., Kwak at col. 1, ll. 43-45, Fig. 1.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Kwak discloses gate links 15 and data links 33 is formed on transparent substrate 20 that connect to TFTs at the crossover points. See, e.g., Kwak at col. 1, ll. 43-46, col. 2, ll. 1-9, 26-30; col. 4, ll. 21-25, 49; Figs 1-12.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Kwak discloses gate pads 14 and data pad 32 that contact the gate links 15 and data links 33. See, e.g., Kwak at col. 2, ll. 1-2, 26-27; col. 4, ll. 64-67; col. 5, ll. 6-10; Figs 2, 4, 7, and 9.	
pixel electrodes, and	Kwak discloses a pixel electrode is connected to the TFT to drive the liquid crystal cell. See, e.g., Kwak at col. 1, ll. 45-46.	
Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the	Kwak discloses dummy patterns 36 and 38 are located between gate pads 14 and data pads 32 and the display part 10. See, e.g.,	

APPENDIX CC11

<p>dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>Kwak at Figs 7 and 9.</p> <p>Kwak further discloses that the distance between the gate links in the convention art was 100 μm, but Kwak '069 teaches that the distance between the gate links and the dummy patterns is only 10 μm, thus covering at least 30% of the area. See, e.g., Kwak at col. 4, ll. 28-41. Further, the dummy patterns 36 and 38 of Kwak do not contact the gate links 15 or data links 33. See, e.g., Kwak at Figs 7-12.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 4</p>		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 5</p>		
<p>The array substrate for display according to claim</p>		<p>The '629 APA discloses a lower layer wiring material of</p>

APPENDIX CC11

<p>3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 6</p>		
<p>The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 7</p>		
<p>The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 8</p>		
<p>The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 9</p>		
<p>A method [sic] for forming an array substrate for display, comprising:</p>	<p>Kwak discloses a liquid crystal display panel includes a display part 10. See, e.g., Kwak, col. 1, ll. 34-36, Fig. 1.</p>	
<p>forming a layer of an insulating substrate, having an area;</p>	<p>Kwak discloses a transparent substrate 20 having an area, such as the etching area EA between gate link parts 15. See, e.g., Kwak, col. 2, ll. 6-9, 20-23, Figs 1 and 3.</p>	

APPENDIX CC11

<p>forming a thin film transistor array formed on the insulating substrate;</p>	<p>Kwak discloses that at each crossover point of the gate lines and data lines there is a thin film transistor. See, e.g., Kwak at col. 1, ll. 43-45, Fig. 1.</p>	
<p>each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;</p>	<p>Kwak discloses gate links 15 and data links 33 is formed on transparent substrate 20 that connect to TFTs at the crossover points. See, e.g., Kwak at col. 1, ll. 43-46, col. 2, ll. 1-9, 26-30; col. 4, ll. 21-25, 49; Figs 1-12.</p>	
<p>forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;</p>	<p>Kwak discloses gate pads 14 and data pad 32 that contact the gate links 15 and data links 33. See, e.g., Kwak at col. 2, ll. 1-2, 26-27; col. 4, ll. 64-67; col. 5, ll. 6-10; Figs 2, 4, 7, and 9.</p>	
<p>Forming pixel electrodes, and</p>	<p>Kwak discloses a pixel electrode is connected to the TFT to drive the liquid crystal cell. See, e.g., Kwak at col. 1, ll. 45-46.</p>	
<p>forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>Kwak discloses dummy patterns 36 and 38 are located between gate pads 14 and data pads 32 and the display part 10. See, e.g., Kwak at Figs 7 and 9.</p> <p>Kwak further discloses that the distance between the gate links in the convention art was 100 μm, but Kwak '069 teaches that the distance between the gate links and the dummy patterns is only 10 μm, thus covering at least 30% of the area. See, e.g., Kwak at col. 4, ll. 28-41. Further, the dummy patterns 36 and 38 of Kwak do not contact the gate links 15 or data links 33. See, e.g., Kwak at Figs 7-12.</p>	
<p>CLAIM 10</p>		
<p>The method for forming an array substrate for display according to claim 9, wherein at least one of the</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder</p>

APPENDIX CC11

wirings comprises at least an upper layer and a lower layer of conductive materials.		to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 11		
The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 12		
The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 13		
The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 14		
The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 15		
The method for forming an array substrate for display		The '629 APA discloses a lower layer wiring material of

APPENDIX CC11

<p>according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 16</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>

DC:50680635.1

APPENDIX CC12

U.S. PATENT NO. 6, 689,629 - KWAK IN VIEW OF KUBOTA

U.S. Patent No. 6,862,069 to Kwak in view of U.S. Patent No. 6,157,430 to Kubota

renders obvious Claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – KWAK</u>	<u>PRIOR ART DISCLOSURE – KUBOTA</u>
An array substrate for display, comprising:	Kwak discloses a liquid crystal display panel includes a display part 10. See, e.g., Kwak, col. 1, ll. 34-36, Fig. 1.	
a layer of an insulating substrate, having an area;	Kwak discloses a transparent substrate 20 having an area, such as the etching area EA between gate link parts 15. See, e.g., Kwak, col. 2, ll. 6-9, 20-23, Figs 1 and 3.	
a thin film transistor array formed on the insulating substrate;	Kwak discloses that at each crossover point of the gate lines and data lines there is a thin film transistor. See, e.g., Kwak at col. 1, ll. 43-45, Fig. 1.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Kwak discloses gate links 15 and data links 33 is formed on transparent substrate 20 that connect to TFTs at the crossover points. See, e.g., Kwak at col. 1, ll. 43-46, col. 2, ll. 1-9, 26-30; col. 4, ll. 21-25, 49; Figs 1-12.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Kwak discloses gate pads 14 and data pad 32 that contact the gate links 15 and data links 33. See, e.g., Kwak at col. 2, ll. 1-2, 26-27; col. 4, ll. 64-67; col. 5, ll. 6-10; Figs 2, 4, 7, and 9.	
pixel electrodes, and	Kwak discloses a pixel electrode is connected to the TFT to drive the liquid crystal cell. See, e.g., Kwak at col. 1, ll. 45-46.	
Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the	Kwak discloses dummy patterns 36 and 38 are located between gate pads 14 and data pads 32 and the display part 10. See, e.g.,	

APPENDIX CC12

<p>insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.</p>	<p>Kwak at Figs 7 and 9.</p> <p>Kwak further discloses that the distance between the gate links in the convention art was 100 μm, but Kwak '069 teaches that the distance between the gate links and the dummy patterns is only 10 μm, thus covering at least 30% of the area. See, e.g., Kwak at col. 4, ll. 28-41. Further, the dummy patterns 36 and 38 of Kwak do not contact the gate links 15 or data links 33. See, e.g., Kwak at Figs 7-12.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>

APPENDIX CC12

CLAIM 4		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
CLAIM 5		
<p>The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
CLAIM 6		
<p>The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
CLAIM 7		
<p>The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>

APPENDIX CC12

CLAIM 8		
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 9		
A method for forming an array substrate for display, comprising:	Kwak discloses a liquid crystal display panel includes a display part 10. See, e.g., Kwak, col. 1, ll. 34-36, Fig. 1.	
forming a layer of an insulating substrate, having an area;	Kwak discloses a transparent substrate 20 having an area, such as the etching area EA between gate link parts 15. See, e.g., Kwak, col. 2, ll. 6-9, 20-23, Figs 1 and 3.	
forming a thin film transistor array formed on the insulating substrate;	Kwak discloses that at each crossover point of the gate lines and data lines there is a thin film transistor. See, e.g., Kwak at col. 1, ll. 43-45, Fig. 1.	
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Kwak discloses gate links 15 and data links 33 is formed on transparent substrate 20 that connect to TFTs at the crossover points. See, e.g., Kwak at col. 1, ll. 43-46, col. 2, ll. 1-9, 26-30; col. 4, ll. 21-25, 49; Figs 1-12.	
forming connection pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Kwak discloses gate pads 14 and data pad 32 that contact the gate links 15 and data links 33. See, e.g., Kwak at col. 2, ll. 1-2, 26-27; col. 4, ll. 64-67; col. 5, ll. 6-10; Figs 2, 4, 7, and 9.	
Forming pixel electrodes, and	Kwak discloses a pixel electrode is connected to the TFT to drive the liquid crystal cell. See, e.g., Kwak at col. 1, ll. 45-46.	
forming dummy conductive patterns, the dummy	Kwak discloses dummy patterns 36 and 38 are located between	

APPENDIX CC12

<p>patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>gate pads 14 and data pads 32 and the display part 10. See, e.g., Kwak at Figs 7 and 9.</p> <p>Kwak further discloses that the distance between the gate links in the convention art was 100 μm, but Kwak '069 teaches that the distance between the gate links and the dummy patterns is only 10 μm, thus covering at least 30% of the area. See, e.g., Kwak at col. 4, ll. 28-41. Further, the dummy patterns 36 and 38 of Kwak do not contact the gate links 15 or data links 33. See, e.g., Kwak at Figs 7-12.</p>	
<p>CLAIM 10</p>		
<p>The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 11</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 12</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a</p>

APPENDIX CC12

<p>from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 13</p>		
<p>The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 14</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 15</p>		
<p>The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>

APPENDIX CC12

CLAIM 16		
The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.

DC:50680640.1

APPENDIX CC13

U.S. PATENT NO. 6, 689, 629 - YOSHINORI

Japanese Pub. No. H10-333151 to Yoshinori et al. anticipates Claims 1-5, 7-13, and 15-

16 of the '629 patent.

CLAIM 1	PRIOR ART DISCLOSURE – YOSHINORI
An array substrate for display, comprising:	Yoshinori discloses an array substrate 1 including a display area 2. See, e.g., Yoshinori, Abstract, Figs 1-3.
a layer of an insulating substrate, having an area;	Yoshinori discloses an array substrate 1, including an area. See, e.g., Yoshinori, Abstract, Figs 1-3.
a thin film transistor array formed on the insulating substrate;	Yoshinori discloses an array of TFTs is formed on the array substrate 1 in the display area 2. See, e.g., Yoshinori, Abstract, ¶ 20, Figs 1-3, 6-7.
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Yoshinori discloses scan and signal wiring that connect to the scan and signal electrodes 6 and 9. See, e.g., Yoshinori, ¶ 20, Figs 1-3.
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Yoshinori discloses connection pads 3 and 4 that connect to the scan and signal wiring. See, e.g., Yoshinori, ¶ 20, Figs 1-3.
pixel electrodes, and	Yoshinori discloses pixels electrodes 10. See, e.g., Yoshinori, Abstract, Figs 1-3.
dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.	Yoshinori discloses equal-interval projection steps 5 are located between the connection pads 3 and 4 and the pixel electrodes 10. Yoshinori teaches, for example, the projection steps of 5 μm in diameter are located at 5 μm intervals, thus covering at least 30% of the area. See, e.g., Yoshinori, ¶ 20. Further, the projection steps or dummy patterns of Yoshinori do not contact the scan and signal wirings. See, e.g., Yoshinori, Figs 1-3.
CLAIM 2	
The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.	Yoshinori discloses the signal electrode 9 comprises a bilayer of titanium/aluminum or can be a monolayer or multilayer film of conductive metal. See, e.g., Yoshinori, ¶ 20.
CLAIM 3	
The array substrate for display according to claim 2 wherein the lower	Yoshinori discloses the signal electrode 9 comprises a bilayer of titanium/aluminum or can be a monolayer or

APPENDIX CC13

layer wiring material is selected from the group consisting of aluminum and aluminum alloys.	multilayer film of conductive metal. See, e.g., Yoshinori, ¶ 20.
CLAIM 4	
The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.	Yoshinori discloses the signal electrode 9 comprises a bilayer of titanium/aluminum or can be a monolayer or multilayer film of conductive metal. See, e.g., Yoshinori, ¶ 20.
CLAIM 5	
The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.	Yoshinori discloses the signal electrode 9 comprises a bilayer of titanium/aluminum or can be a monolayer or multilayer film of conductive metal. See, e.g., Yoshinori, ¶ 20.
CLAIM 7	
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.	Yoshinori discloses the signal electrode 9 comprises a bilayer including titanium, which would inherently meet this limitation. See, e.g., Yoshinori, ¶ 20.
CLAIM 8	
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.	Yoshinori discloses the signal electrode 9 comprises a bilayer including titanium, which would inherently meet this limitation. See, e.g., Yoshinori, ¶ 20.
CLAIM 9	
A method for forming an array substrate for display, comprising:	Yoshinori discloses an array substrate 1 including a display area 2. See, e.g., Yoshinori, Abstract, Figs 1-3.
forming a layer of an insulating substrate, having an area;	Yoshinori discloses an array substrate 1, including an area. See, e.g., Yoshinori, Abstract, Figs 1-3.
forming a thin film transistor array formed on the insulating substrate;	Yoshinori discloses an array of TFTs is formed on the array substrate 1 in the display area 2. See, e.g., Yoshinori, Abstract, ¶ 20, Figs 1-3, 6-7.
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Yoshinori discloses scan and signal wiring that connect to the scan and signal electrodes 6 and 9. See, e.g., Yoshinori, ¶ 20, Figs 1-3.

APPENDIX CC13

forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Yoshinori discloses connection pads 3 and 4 that connect to the scan and signal wiring. See, e.g., Yoshinori, ¶ 20, Figs 1-3.
forming pixel electrodes, and	Yoshinori discloses pixels electrodes 10. See, e.g., Yoshinori, Abstract, Figs 1-3.
forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.	Yoshinori discloses equal-interval projection steps 5 are located between the connection pads 3 and 4 and the pixel electrodes 10. Yoshinori teaches, for example, the projection steps of 5 µm in diameter are located at 5 µm intervals, thus covering at least 30% of the area. See, e.g., Yoshinori, ¶ 20. Further, the projection steps or dummy patterns of Yoshinori do not contact the scan and signal wirings. See, e.g., Yoshinori, Figs 1-3.
CLAIM 10	
The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.	Yoshinori discloses the signal electrode 9 comprises a bilayer of titanium/aluminum or can be a monolayer or multilayer film of conductive metal. See, e.g., Yoshinori, ¶ 20.
CLAIM 11	
The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.	Yoshinori discloses the signal electrode 9 comprises a bilayer of titanium/aluminum or can be a monolayer or multilayer film of conductive metal. See, e.g., Yoshinori, ¶ 20.
CLAIM 12	
The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.	Yoshinori discloses the signal electrode 9 comprises a bilayer of titanium/aluminum or can be a monolayer or multilayer film of conductive metal. See, e.g., Yoshinori, ¶ 20.

APPENDIX CC13

CLAIM 13	
The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.	Yoshinori discloses the signal electrode 9 comprises a bilayer of titanium/aluminum or can be a monolayer or multilayer film of conductive metal. See, e.g., Yoshinori, ¶ 20.
CLAIM 15	
The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.	Yoshinori discloses the signal electrode 9 comprises a bilayer including titanium, which would inherently meet this limitation. See, e.g., Yoshinori, ¶ 20.
CLAIM 16	
The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.	Yoshinori discloses the signal electrode 9 comprises a bilayer including titanium, which would inherently meet this limitation. See, e.g., Yoshinori, ¶ 20.

DC:50680643.1

APPENDIX CC14

U.S. PATENT NO. 6, 689, 629 - YOSHINORI IN VIEW OF SONG

Japanese Pub. No. H10-333151 to Yoshinori et al. in view of U.S. Patent No. 6,163,356

to Song renders obvious Claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – YOSHINORI</u>	<u>PRIOR ART DISCLOSURE – SONG</u>
An array substrate for display, comprising:	Yoshinori discloses an array substrate 1 including a display area 2. See, e.g., Yoshinori, Abstract, Figs 1-3.	
a layer of an insulating substrate, having an area;	Yoshinori discloses an array substrate 1, including an area. See, e.g., Yoshinori, Abstract, Figs 1-3.	
a thin film transistor array formed on the insulating substrate;	Yoshinori discloses an array of TFTs is formed on the array substrate 1 in the display area 2. See, e.g., Yoshinori, Abstract, ¶ 20, Figs 1-3, 6-7.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Yoshinori discloses scan and signal wiring that connect to the scan and signal electrodes 6 and 9. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Yoshinori discloses connection pads 3 and 4 that connect to the scan and signal wiring. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
pixel electrodes, and	Yoshinori discloses pixels electrodes 10. See, e.g., Yoshinori, Abstract, Figs 1-3.	
dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in	Yoshinori discloses equal-interval projection steps 5 are located between the connection pads 3 and 4 and the pixel electrodes 10. Yoshinori teaches, for example, the projection steps of 5 μm in diameter are located at 5 μm intervals, thus covering at least 30% of the area. See, e.g., Yoshinori, ¶ 20. Further,	

APPENDIX CC14

<p>contact with any of the wiring.</p>	<p>the projection steps or dummy patterns of Yoshinori do not contact the scan and signal wirings. See, e.g., Yoshinori, Figs 1-3.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 4</p>		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 5</p>		
<p>The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 6</p>		
<p>The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g.,</p>

APPENDIX CC14

molybdenum and alloys thereof.		Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 7		
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 8		
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 9		
A method [sic] for forming an array substrate for display, comprising:	Yoshinori discloses an array substrate 1 including a display area 2. See, e.g., Yoshinori, Abstract, Figs 1-3.	
forming a layer of an insulating substrate, having an area;	Yoshinori discloses an array substrate 1, including an area. See, e.g., Yoshinori, Abstract, Figs 1-3.	
forming a thin film transistor array formed on the insulating substrate;	Yoshinori discloses an array of TFTs is formed on the array substrate 1 in the display area 2. See, e.g., Yoshinori, Abstract, ¶ 20, Figs 1-3, 6-7.	
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Yoshinori discloses scan and signal wiring that connect to the scan and signal electrodes 6 and 9. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
forming connection pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Yoshinori discloses connection pads 3 and 4 that connect to the scan and signal wiring. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
Forming pixel electrodes, and	Yoshinori discloses pixel electrodes 10. See, e.g., Yoshinori, Abstract, Figs 1-3.	

APPENDIX CC14

<p>forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>Yoshinori discloses equal-interval projection steps 5 are located between the connection pads 3 and 4 and the pixel electrodes 10. Yoshinori teaches, for example, the projection steps of 5 μm in diameter are located at 5 μm intervals, thus covering at least 30% of the area. See, e.g., Yoshinori, ¶ 20. Further, the projection steps or dummy patterns of Yoshinori do not contact the scan and signal wirings. See, e.g., Yoshinori, Figs 1-3.</p>	
<p>CLAIM 10</p>		
<p>The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 11</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 12</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 13</p>		
<p>The method for forming an</p>		<p>Song discloses a dual layer</p>

APPENDIX CC14

<p>array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 14</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 15</p>		
<p>The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 16</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>

DC:50680646.1

APPENDIX CC15

U.S. PATENT NO. 6, 689, 629 - YOSHINORI IN VIEW OF '629 APA

Japanese Pub. No. H10-333151 to Yoshinori et al. in view the '629 Admitted Prior Art renders obvious Claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – YOSHINORI</u>	<u>PRIOR ART DISCLOSURE – THE '629 APA</u>
An array substrate for display, comprising:	Yoshinori discloses an array substrate 1 including a display area 2. See, e.g., Yoshinori, Abstract, Figs 1-3.	
a layer of an insulating substrate, having an area;	Yoshinori discloses an array substrate 1, including an area. See, e.g., Yoshinori, Abstract, Figs 1-3.	
a thin film transistor array formed on the insulating substrate;	Yoshinori discloses an array of TFTs is formed on the array substrate 1 in the display area 2. See, e.g., Yoshinori, Abstract, ¶ 20, Figs 1-3, 6-7.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Yoshinori discloses scan and signal wiring that connect to the scan and signal electrodes 6 and 9. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Yoshinori discloses connection pads 3 and 4 that connect to the scan and signal wiring. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
pixel electrodes, and	Yoshinori discloses pixels electrodes 10. See, e.g., Yoshinori, Abstract, Figs 1-3.	

APPENDIX CC15

<p>Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>Yoshinori discloses equal-interval projection steps 5 are located between the connection pads 3 and 4 and the pixel electrodes 10. Yoshinori teaches, for example, the projection steps of 5 μm in diameter are located at 5 μm intervals, thus covering at least 30% of the area. See, e.g., Yoshinori, ¶ 20. Further, the projection steps or dummy patterns of Yoshinori do not contact the scan and signal wirings. See, e.g., Yoshinori, Figs 1-3.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 4</p>		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 5</p>		
<p>The array substrate for display according to claim</p>		<p>The '629 APA discloses a lower layer wiring material of</p>

APPENDIX CC15

<p>3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 6</p>		
<p>The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 7</p>		
<p>The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 8</p>		
<p>The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 9</p>		
<p>A method [sic] for forming an array substrate for display, comprising:</p>	<p>Yoshinori discloses an array substrate 1 including a display area 2. See, e.g., Yoshinori, Abstract, Figs 1-3.</p>	
<p>forming a layer of an insulating substrate, having an area;</p>	<p>Yoshinori discloses an array substrate 1, including an area. See, e.g., Yoshinori, Abstract, Figs 1-3.</p>	
<p>forming a thin film transistor array formed on the insulating substrate;</p>	<p>Yoshinori discloses an array of TFTs is formed on the array substrate 1 in the display area 2.</p>	

APPENDIX CC15

	See, e.g., Yoshinori, Abstract, ¶ 20, Figs 1-3, 6-7.	
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Yoshinori discloses scan and signal wiring that connect to the scan and signal electrodes 6 and 9. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Yoshinori discloses connection pads 3 and 4 that connect to the scan and signal wiring. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
Forming pixel electrodes, and	Yoshinori discloses pixels electrodes 10. See, e.g., Yoshinori, Abstract, Figs 1-3.	
forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.	Yoshinori discloses equal-interval projection steps 5 are located between the connection pads 3 and 4 and the pixel electrodes 10. Yoshinori teaches, for example, the projection steps of 5 μm in diameter are located at 5 μm intervals, thus covering at least 30% of the area. See, e.g., Yoshinori, ¶ 20. Further, the projection steps or dummy patterns of Yoshinori do not contact the scan and signal wirings. See, e.g., Yoshinori, Figs 1-3.	
CLAIM 10		
The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 11		
The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium,

APPENDIX CC15

from the group consisting of aluminum and aluminum alloys.		tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 12		
The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 13		
The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 14		
The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 15		
The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 16		
The method for forming an array substrate for display according to claim 13		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer

APPENDIX CC15

wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
---	--	---

DC:50680653.1

APPENDIX CC16

U.S. PATENT NO. 6, 689, 629 - YOSHINORI IN VIEW OF KUBOTA

Japanese Pub. No. H10-333151 to Yoshinori et al. in view of U.S. Patent No. 6,157,430

to Kubota renders obvious Claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE – YOSHINORI</u>	<u>PRIOR ART DISCLOSURE – KUBOTA</u>
An array substrate for display, comprising:	Yoshinori discloses an array substrate 1 including a display area 2. See, e.g., Yoshinori, Abstract, Figs 1-3.	
a layer of an insulating substrate, having an area;	Yoshinori discloses an array substrate 1, including an area. See, e.g., Yoshinori, Abstract, Figs 1-3.	
a thin film transistor array formed on the insulating substrate;	Yoshinori discloses an array of TFTs is formed on the array substrate 1 in the display area 2. See, e.g., Yoshinori, Abstract, ¶ 20, Figs 1-3, 6-7.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Yoshinori discloses scan and signal wiring that connect to the scan and signal electrodes 6 and 9. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Yoshinori discloses connection pads 3 and 4 that connect to the scan and signal wiring. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
pixel electrodes, and	Yoshinori discloses pixels electrodes 10. See, e.g., Yoshinori, Abstract, Figs 1-3.	
Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in	Yoshinori discloses equal-interval projection steps 5 are located between the connection pads 3 and 4 and the pixel electrodes 10. Yoshinori teaches, for example, the projection steps of 5 μm in diameter are located at 5 μm intervals, thus covering at least 30% of the area. See, e.g., Yoshinori, ¶ 20. Further,	

APPENDIX CC16

<p>contact with any of the wiring.</p>	<p>the projection steps or dummy patterns of Yoshinori do not contact the scan and signal wirings. See, e.g., Yoshinori, Figs 1-3.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 4</p>		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 5</p>		
<p>The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium,</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of</p>

APPENDIX CC16

tantalum, titanium and alloys thereof.		chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 6		
The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of molybdenum and alloys thereof.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 7		
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 8		
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 9		
A method for forming an array substrate for display, comprising:	Yoshinori discloses an array substrate 1 including a display area 2. See, e.g., Yoshinori, Abstract, Figs 1-3.	
forming a layer of an insulating substrate, having an area;	Yoshinori discloses an array substrate 1, including an area. See, e.g., Yoshinori, Abstract,	

APPENDIX CC16

	Figs 1-3.	
forming a thin film transistor array formed on the insulating substrate;	Yoshinori discloses an array of TFTs is formed on the array substrate 1 in the display area 2. See, e.g., Yoshinori, Abstract, ¶ 20, Figs 1-3, 6-7.	
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Yoshinori discloses scan and signal wiring that connect to the scan and signal electrodes 6 and 9. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Yoshinori discloses connection pads 3 and 4 that connect to the scan and signal wiring. See, e.g., Yoshinori, ¶ 20, Figs 1-3.	
Forming pixel electrodes, and	Yoshinori discloses pixels electrodes 10. See, e.g., Yoshinori, Abstract, Figs 1-3.	
forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.	Yoshinori discloses equal-interval projection steps 5 are located between the connection pads 3 and 4 and the pixel electrodes 10. Yoshinori teaches, for example, the projection steps of 5 μm in diameter are located at 5 μm intervals, thus covering at least 30% of the area. See, e.g., Yoshinori, ¶ 20. Further, the projection steps or dummy patterns of Yoshinori do not contact the scan and signal wirings. See, e.g., Yoshinori, Figs 1-3.	
CLAIM 10		
The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.

APPENDIX CC16

CLAIM 11		
The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 12		
The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 13		
The method for forming an array substrate for display according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 14		
The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.		Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.
CLAIM 15		

APPENDIX CC16

<p>The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>
<p>CLAIM 16</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Kubota discloses a lower layer wiring material is aluminum or aluminum alloy and the upper layer wiring material is selected from a group consisting of chromium, titanium, tantalum, molybdenum or alloys thereof. See e.g., Kubota, col. 4, ll. 39-55.</p>

DC:50680657.1

APPENDIX CC17

U.S. PATENT NO. 6, 689, 629 - TOMOYUKI

Japanese Pub. No. 2000-098909 to Tomoyuki anticipates Claims 1 and 9 of the '629

patent.

Claim 1	PRIOR ART DISCLOSURE - TOMOYUKI '909
An array substrate for display, comprising:	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.
a layer of an insulating substrate, having an area;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.
a thin film transistor array formed on the insulating substrate;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Tomoyuki discloses TFT array substrate including wiring, drain lines DLs and gate lines GLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Tomoyuki discloses that the gate driver and drain driver connect to the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.
pixel electrodes, and	Tomoyuki discloses pixel electrodes 12. See, e.g., Tomoyuki, Figs 1, 5-6.
dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.	Tomoyuki discloses dummy film 5 and 5a is located between the gate and drain drivers and the pixel electrodes 12 and not in contact with the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki, Abstract, Figures 1, 5-6. Further, the dummy 5 and 5a can be continuous or can be a shape corresponding to a pixel electrode. See, e.g., Tomoyuki, Abstract, ¶ 32, Figures 1, 5-6. The dummy film 5 and 5a would comprise at least 30% of the area or a specified region.
CLAIM 9	
A method for forming an array substrate for display, comprising:	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.
forming a layer of an insulating substrate, having an area;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.

APPENDIX CC17

forming a thin film transistor array formed on the insulating substrate;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Tomoyuki discloses TFT array substrate including wiring, drain lines DLs and gate lines GLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.
forming connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Tomoyuki discloses that the gate driver and drain driver connect to the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.
forming pixel electrodes, and	Tomoyuki discloses pixel electrodes 12. See, e.g., Tomoyuki, Figs 1, 5-6.
forming dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patterns are not in contact with any of the wiring.	Tomoyuki discloses dummy film 5 and 5a is located between the gate and drain drivers and the pixel electrodes 12 and not in contact with the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki, Abstract, Figures 1, 5-6. Further, the dummy 5 and 5a can be continuous or can be a shape corresponding to a pixel electrode. See, e.g., Tomoyuki, Abstract, ¶ 32, Figures 1, 5-6. The dummy film 5 and 5a would comprise at least 30% of the area or a specified region.

DC:50680663.1

APPENDIX CC18

U.S. PATENT NO. 6, 689, 629 - TOMOYUKI IN VIEW OF SONG

Japanese Pub. No. 2000-098909 to Tomoyuki in view of U.S. Patent No. 6,163,356 to

Song renders obvious Claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE - TOMOYUKI '909</u>	<u>PRIOR ART DISCLOSURE - SONG</u>
An array substrate for display, comprising:	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
a layer of an insulating substrate, having an area;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
a thin film transistor array formed on the insulating substrate;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Tomoyuki discloses TFT array substrate including wiring, drain lines DLs and gate lines GLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Tomoyuki discloses that the gate driver and drain driver connect to the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
pixel electrodes, and	Tomoyuki discloses pixel electrodes 12. See, e.g., Tomoyuki, Figs 1, 5-6.	
Dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in	Tomoyuki discloses dummy film 5 and 5a is located between the gate and drain drivers and the pixel electrodes 12 and not in contact with the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki, Abstract, Figures 1, 5-6. Further, the dummy 5 and 5a can be continuous or can be a shape corresponding to a pixel	

APPENDIX CC18

<p>contact with any of the wiring.</p>	<p>electrode. See, e.g., Tomoyuki, Abstract, ¶ 32, Figures 1, 5-6. The dummy film 5 and 5a would comprise at least 30% of the area or a specified region.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 4</p>		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 5</p>		
<p>The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 6</p>		
<p>The array substrate for display according to claim 5, wherein the upper layer wiring material is selected from the group consisting of</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g.,</p>

APPENDIX CC18

molybdenum and alloys thereof.		Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 7		
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 8		
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.
CLAIM 9		
A method for forming an array substrate for display, comprising:	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
forming a layer of an insulating substrate, having an area;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
forming a thin film transistor array formed on the insulating substrate;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Tomoyuki discloses TFT array substrate including wiring, drain lines DLs and gate lines GLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
forming connection pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Tomoyuki discloses that the gate driver and drain driver connect to the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
Forming pixel electrodes, and	Tomoyuki discloses pixel electrodes 12. See, e.g., Tomoyuki, Figs 1, 5-6.	
forming dummy conductive	Tomoyuki discloses dummy film	

APPENDIX CC18

<p>patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in contact with any of the wiring.</p>	<p>5 and 5a is located between the gate and drain drivers and the pixel electrodes 12 and not in contact with the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki, Abstract, Figures 1, 5-6. Further, the dummy 5 and 5a can be continuous or can be a shape corresponding to a pixel electrode. See, e.g., Tomoyuki, Abstract, ¶ 32, Figures 1, 5-6. The dummy film 5 and 5a would comprise at least 30% of the area or a specified region.</p>	
<p>CLAIM 10</p>		
<p>The method for forming an array substrate for display according to claim 9, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 11</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 12</p>		
<p>The method for forming an array substrate for display according to claim 10 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 13</p>		
<p>The method for forming an array substrate for display</p>		<p>Song discloses a dual layer wiring including aluminum</p>

APPENDIX CC18

<p>according to claim 11, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 14</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper wiring material is selected from the group consisting of molybdenum, and alloys thereof.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 15</p>		
<p>The method for forming an array substrate for display according to claim 12 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>
<p>CLAIM 16</p>		
<p>The method for forming an array substrate for display according to claim 13 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.</p>		<p>Song discloses a dual layer wiring including aluminum with chromium, molybdenum, tantalum or antimony on top. See e.g., Song col 4, ll. 30-50; col. 8 ll. 5-18.</p>

DC:50680667.1

APPENDIX CC19

U.S. PATENT NO. 6, 689, 629 - TOMOYUKI IN VIEW OF THE '629 APA

Japanese Pub. No. 2000-098909 to Tomoyuki in view of the '629 Admitted Prior Art

renders obvious Claims 2-8 and 10-16 of the '629 patent.

<u>CLAIM 1</u>	<u>PRIOR ART DISCLOSURE - TOMOYUKI '909</u>	<u>PRIOR ART DISCLOSURE - THE '629 APA</u>
An array substrate for display, comprising:	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
a layer of an insulating substrate, having an area;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
a thin film transistor array formed on the insulating substrate;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
a plurality of wiring arranged on the insulating substrate, each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Tomoyuki discloses TFT array substrate including wiring, drain lines DLs and gate lines GLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
connections pads, each connection pad contacting the first end of at most one of the plurality of wirings;	Tomoyuki discloses that the gate driver and drain driver connect to the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
pixel electrodes, and	Tomoyuki discloses pixel electrodes 12. See, e.g., Tomoyuki, Figs 1, 5-6.	
dummy conductive patterns, the dummy patterns comprising at least about 30% of the area of the insulating substrate, the dummy conductive patterns situated between the connection pads and the pixel electrodes such that the dummy patters are not in	Tomoyuki discloses dummy film 5 and 5a is located between the gate and drain drivers and the pixel electrodes 12 and not in contact with the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki, Abstract, Figures 1, 5-6. Further, the dummy 5 and 5a can be continuous or can be a shape corresponding to a pixel	

APPENDIX CC19

<p>contact with any of the wiring.</p>	<p>electrode. See, e.g., Tomoyuki, Abstract, ¶ 32, Figures 1, 5-6. The dummy film 5 and 5a would comprise at least 30% of the area or a specified region.</p>	
<p>CLAIM 2</p>		
<p>The array substrate for display according to claim 1, wherein at least one of the wirings comprises at least an upper layer and a lower layer of conductive materials.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 3</p>		
<p>The array substrate for display according to claim 2 wherein the lower layer wiring material is selected from the group consisting of aluminum and aluminum alloys.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 4</p>		
<p>The array substrate for display according to claim 2 wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 5</p>		
<p>The array substrate for display according to claim 3, wherein the upper layer wiring material is selected from the group consisting of molybdenum, chromium, tantalum, titanium and alloys thereof.</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.</p>
<p>CLAIM 6</p>		
<p>The array substrate for display according to claim 5, wherein the upper layer</p>		<p>The '629 APA discloses a lower layer wiring material of aluminum and an upper layer</p>

APPENDIX CC19

wiring material is selected from the group consisting of molybdenum and alloys thereof.		wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 7		
The array substrate for display according to claim 4 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 8		
The array substrate for display according to claim 5 wherein the upper layer wiring material does not become insoluble in an acid or alkaline etchant.		The '629 APA discloses a lower layer wiring material of aluminum and an upper layer wiring material that is harder to oxidize such as chromium, tantalum, titanium or molybdenum. See e.g., the '629 patent, col. 1, ll. 26-39.
CLAIM 9		
A method [sic] for forming an array substrate for display, comprising:	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
forming a layer of an insulating substrate, having an area;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
forming a thin film transistor array formed on the insulating substrate;	Tomoyuki discloses a TFT array substrate 11 including display pixels. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
each wiring having a first end, the wiring in communication with at least one of the transistors in the thin film array;	Tomoyuki discloses TFT array substrate including wiring, drain lines DLs and gate lines GLs. See, e.g., Tomoyuki, Abstract, Figs 1, 5-6.	
forming connections pads, each connection pad contacting the first end of at most one of the plurality of	Tomoyuki discloses that the gate driver and drain driver connect to the gate lines GLs and drain lines DLs. See, e.g., Tomoyuki,	