Interconnect Capacitances, Crosstalk, and Signal Delay in Vertically Integrated Circuits

Stefan A. Kühn^(1, 2), Michael B. Kleiner^(1, 2), Peter Ramm⁽³⁾, and Werner Weber⁽¹⁾

 (1) Siemens AG, Corporate R&D, ZFE T ME2, Otto Hahn-Ring 6, D-81739 München, Germany Tel.: +49-89-636-41275, Fax.: +49-89-636-41442, email: stef@par1.zfe.siemens.de
 (2) Institute for Integrated Circuits, Technical University of Munich, Arcisstr. 21, D-80333 München, Germany

(3) Fraunhofer Institute for Solid State Technology, Hansastr. 27d, D-80586 München, Germany

Trainioter institute for Sona State Feenhology, Thinsasti, 274, D 60000 Hateleten, Germa

Abstract

The impact of the three-dimensional circuit structure in Vertically Integrated Circuits (VICs) on interconnect capacitances, crosstalk and signal delay is investigated based on measurements and simulations. In comparison with planar IC technologies, increased substrate coupling and reduced coupling capacitances between adjacent interconnection lines considerably improve the noise immunity for VICs with chiplayers fabricated in silicon-bulk technology. For thin-film silicon-on-insulator chiplayers, noise immunity can be assured through the integration of conductive layers between active chips. The reduced interconnection lengths at system level lead to decreased interconnect delays despite higher total interconnect capacitances.

Introduction

<u>V</u>ertically Integrated <u>C</u>ircuits (VIC) consist of independently processed chiplayers, which are stacked on top of each other with polyimide (ε_r =3.5) as interlayer-dielectric. The individual chips are thinned down to a few microns of remaining substrate thickness prior to assembly. Extremely high integration densities in the three-dimensional circuit structure allow the realization of complete multifunctional systems on a single stack of chips [1,2]. The possibility of fabricating a huge number of direct interconnects [3,4] between adjacent chiplayers provides an adequate vertical interconnection bandwidth. Fig. 1 shows a schematic crosssectional view of a two-layer VIC which forms the basis of the study. Chiplayers fabricated in silicon-bulk and thin-film silicon-on-insulator (SOI)-technology are investigated.

Interconnect capacitances in VICs

The densely packed circuit structure in VICs has considerable impact on the characteristics of interconnection lines. Especially interconnect capacitances in the upper metallization layers of the bottom chiplayer are strongly affected by additional coupling to the upper chiplayer. Fig. 2 shows the increase in capacitance per unit length due to the additional coupling to the substrate of the upper chiplayer fabricated in silicon bulk technology. The impact of the thickness h of the interlayer dielectric on the capacitances of





Fig. 1: Schematic cross-sectional view of two-layer <u>V</u>ertically <u>Integrated Circuits</u> (VICs) with chiplayers fabricated in silicon-bulk technology (top) and thin-film SOItechnology (bottom).

interconnection lines with different width is depicted. Measured data show good agreement with simulation results. While the substrate capacitance is considerably increased, coupling between interconnection lines in the same

10.3.1

0-7803-2700-4 \$4.00 ©1995 IEEE

DOCKE

IEDM 95-249

Find authenticated court documents without watermarks at docketalarm.com.

metallization layer decreases substantially. Fig. 3 shows the total and intralayer coupling capacitances per unit length as a function of line spacing in 3D-structures (VIC- bottom layer) compared to planar technology. Deviations of measured values from simulated results are mainly due to inhomogeneities in the interlayer dielectric.



Fig. 2: Substrate capacitance C_s of interconnection lines in the bottom layer of a VIC (3d, with 1 µm polyimide, $\varepsilon_r = 3.5$ and 0.8 µm of passivation between the chiplayers) and in planar ICs (2d) as a function of the thickness *d* of the underlying dielectric (SiO₂). (o) indicates measured capacitance values for linewidth w = 2 µm and line thickness t = 0.8 µm.



Fig. 3: Coupling capacitance and total capacitance per unit length as a function of the line spacing s. linewidth $w = 2 \mu m$, line thickness $t = 0.8 \mu m$, thickness d of underlying dielectric $= 3 \mu m$, 0.8 μm passivation and 1 μm of polyimide between the chiplayers. (•) indicate measured capacitances for the VIC-bottom layer, (o) indicate measured values for planar technology, respectively.

Signal crosstalk in 3D circuit structures

The worst case peak crosstalk amplitude V_{pct} at a quiescent signal line between two neighboring lines simultaneously

switching at an amplitude of V_{in} can be expressed with the following equation:

$$V_{pct} = V_{in} \cdot \frac{2c_k \cdot l}{(c_t + c_b + 2c_k) \cdot l + C_l + C_{dr}}$$
(1)

 c_{l} , c_{b} and c_{k} are capacitances per unit length to top substrate, bottom substrate and neighboring line, respectively. *l* is the coupled line length, C_{L} the load capacitance of the line, and C_{dr} the driver output capacitance. Additional coupling to interconnects not directly adjacent is neglected for simplicity. Fig. 4 shows the ratio of the worst case peak crosstalk amplitude at an unloaded signal line (C_{L} , $C_{dr}=0$) to the input voltage of the two neighboring lines simultaneously switching as a function of the line spacing *s*. Compared to the planar case, in the 3D-IC the line spacing *s* can be chosen much smaller without reaching the logic threshold voltage of CMOS gates. Even with reduced absolute values of V_{pct} due to finite C_{L} and C_{dr} , noise immunity on VICs is considerably improved.



Fig. 4: Ratio of peak crosstalk amplitude to input voltage at a minimum sized unloaded line between two simultaneously switching interconnection lines as a function of the line spacing s (linewidth $w = 1.2 \mu m$, line thickness $t = 0.8 \mu m$, dielectric thickness $d = 3.0 \mu m$, polyimide thickness $h_{pi} = 1.0 \mu m$, $\varepsilon_r = 3.5$).



Fig.5: Ratio of peak crosstalk voltage of bottom layer line to top layer line or interconnect on planar IC as function of the thickness h_{pt} of the interlayer dielectric (polyimide, ε_r =3.5).

10.3.2

250-IEDM 95

DOCKE

Find authenticated court documents without watermarks at docketalarm.com.

Fig. 5 shows the worst case crosstalk amplitude ratio on a signal line on the bottom chiplayer to the respective value for a line on the top layer or on a planar IC. The amplitude ratio is independent of line loading and is depicted as a function of the polyimide thickness between the chiplayers. The combination of additional substrate coupling and decreased coupling between adjacent lines (c. f. Figs. 2 and 3) considerably increases noise immunity in VICs and allows smaller spacings between adjacent signal lines. Fig. 6 shows measured crosstalk amplitudes on a 1 cm long interconnection line between two parallel lines simultaneously switching (w = s = 1.2 μ m, Vin = 3.3 V) in the upper (top) and lower (bottom) VIC chiplayer. The reduced absolute values are due to impedance mismatch and load capacitances of the measurement setup, but the experiment reproduces the correct amplitude ratio.



Fig. 6: Measured crosstalk on a 1 cm long interconnection line between two minimum spaced simultaneously switching lines on upper chiplayer (top) and lower chiplayer (bottom) $(w = s = 1.2 \text{ } \mu\text{m}, t = 0.8 \text{ } \mu\text{m}, d = 3 \text{ } \mu\text{m}, h_{pi} = 1 \text{ } \mu\text{m}).$

For silicon bulk technology, the substrate of the upper layer is capacitively decoupled from the underlying circuitry. Fig. 7 shows an SEM photomicrograph of a two layer VIC with 8.5 μ m of substrate in the upper chiplayer and 1 μ m of polyimide between the layers.



Fig. 7: SEM photomicrograph of a VIC with two chiplayers in silicon-bulk technology and 1 μm of polyimide between the layers.

With chiplayers fabricated in thin-film SOI-technology, capacitive shielding between the chiplayers is not assured by a silicon layer. Fig. 8 shows the coupling capacitance c_i between a signal line in the lowest metallization layer of the upper chip and a conductive plane in the topmost metallization layer of the bottom chip, and the intralayer coupling capacitance c_k as a function of the thickness of the interlayer dielectric h_{pi} . Measured data in Fig. 8 are obtained from a specimen simulating the dimensional properties of a stacked structure of thin-film SOI-chiplayers. For noise sensitive applications, interlayer coupling in thin-film SOI-structures can be prevented by the integration of conductive layers between the active chiplayers.



Fig. 8: Intra- and Interlayer coupling capacitances for a VIC with thin-film SOI-chiplayers, $w = 2 \mu m$, $s = 2 \mu m$, $t = 0.8 \mu m$, $d = 0.9 \mu m$ (oxide under top-metallization).

10.3.3

IEDM 95-251

Find authenticated court documents without watermarks at docketalarm.com.

Interconnect delay in VICs

The increased total capacitances of interconnects in the bottom layer (c. f. Fig. 2) affect the signal transmission considerably. For equal line lengths the additional coupling to the upper chiplayer leads to increased signal delays. Fig. 9 shows measured signal traces for a falling transition at the end of a 1 cm long interconnection line on bottom- and top chiplayer of a VIC.



Fig. 9: Signal transition at the end of a 1 cm long interconnection line on bottom- and top-chiplayer, $w = 1.2 \ \mu m$, $t = 0.8 \ \mu m$, $d = 0.3 \ \mu m$, $h_{pi} = 1 \ \mu m$.

Based on the measured capacitance values, delay calculations for interconnection lines of different lengths were performed. The lines are loaded with a minimum size inverter and driven by a buffer of cascaded inverters optimized for minimum power-delay product [5]. The signal delay τ_d on an interconnection line of length l is given by the following equation:

$$\tau_{d} = \ln 2 \cdot (R_{dr} c_{w} l + R_{dr} C_{L} + 0.5 r_{w} c_{w} l^{2} + r_{w} C_{L} l) + \tau_{dr}$$
(2)

 τ_{dr} and R_{dr} are intrinsic driver delay and output resistance, C_L is the load capacitance and r_w the line resistance per unit length. The wiring capacitance per unit length is given by:

$$c_w = c_t + c_b + 2c_k$$
 for 3D-IC (bottom layer), and
 $c_w = c_b + 2c_k$ for planar IC. (3)

 c_t and c_b are the capacitances to top- and bottom-substrate. A single contribution of the coupling capacitances c_k to the interconnect delay corresponding to quiescent neighboring lines is assumed. Indicated in Fig. 10 is the signal delay on the top metallization layers of a planar IC or on the top chiplayer in a VIC (A) as a function of the interconnection

length. A line of equal length in the bottom chiplayer (B) shows increased signal delay due to the higher capacitance per unit length. The integration of systems on VIC leads to shorter interconnection lengths. Traces (C) and (D) show reduced interconnect delays compared to (A) for two layer and four layer VICs with the same chip area as the planar system. The edge length of the chiplavers is taken as measure of the interconnection length.



Fig. 10: Signal delay for global interconnection lines as a function of line length l in planar system (A), VIC-realization (bottom layer) using the same length (B), two-layer (C) and four layer structure (D) with equal area and reduced interconnection lengths.

Conclusion

increasing system size, With signal delays on interconnection lines and crosstalk requirements can influence the system performance considerably. Compared to planar realizations, VICs allow major reductions in both signal delay and crosstalk due to the reduced coupling capacitances, increased substrate coupling and reduced wire lengths. In conclusion, major constraints on interconnect system design can be alleviated using vertical integration technology.

Acknowledgment

The authors would like to thank H. Lezec from Micrion Corp. for his support in sample preparation. This paper is based on a project which is supported by the German minister of research and technology under the support number O 1 M 2926.

References

- S. Kühn et al., Proc. 1995 ECTC, pp. 592-599. [1]
- [2] [3] S. Takahashi et al., Proc. 1992 MCMC, pp. 159-162.
- M. Engelhardt et al., Proc. 1995 Europ. Plasma Seminar, pp. 13-24.
- [4] Y. Hayashi et al., Proc. 1991 IEDM, pp. 657-660.
- 15 J.-S. Choi and K. Lee, IEEE JSSC, 29(9), 1994, pp. 1142-1145.

252-IEDM 95

10.3.4