

Dielectric Film Influence on Stress-Migration

A. Isobe, K. Okamura, S. Ogura and O. Mizuno

NEC Corporation

1120 Shimokuzawa, Sagami-hara, Kanagawa 229, Japan

The purpose of this work is to clarify the relation between dielectric film characteristics and stress-migration (SM). It has been considered that the dielectrics deposition temperature induced stress, caused by the difference of the expansion coefficients to Al, is the main factor for SM. However, the authors found that Al diffusion into dielectrics, Al recrystallization and dielectrics flexibility are also significant for SM.

30 kinds of dielectric films were deposited on Al or Al-Si wirings formed on oxidized Si wafers. Especially, sputter-SiO₂, whose film characteristics are not influenced by deposition temperature, was deposited with following ways - (A) RT depo., (B) 100°C depo., (C) 200°C depo., and (D) RT depo. after 300°C anneal. To evaluate the material dependence, (E) SiO, (F) SiON and (G) SiN were deposited by PECVD under the same conditions except process gas. These wafers were annealed at 400°C for 10min, then held at 175°C (N₂) for 7000 hours to evaluate the SM. The sample preparation conditions and results are shown in the tables.

Sample (A) and (B) show more open failures than (C). In spite of the same deposition temperature as (A), (D) shows no failure. In case of the PECVD samples, (E) shows many, (F) shows few and (G) shows no failure. All of the other samples show no failure.

The differences between the results of sample (A), (B) and (C) can be explained by the Al atom diffusion into dielectrics [1] and dielectrics flexibility. In case of (A) or (B), high tensile stress is generated by the Al diffusion into dielectrics during the annealing after the deposition. On the contrary, in case of (C), as the diffusion occurs during deposition, the stress is lower than that of (A), because the dielectrics is flexible until it becomes a certain thickness. No failure in sample (D) can be explained as follows. When Al film is heated up, the Al stress becomes compressive but, over 200°C, is relaxed by hillock formation and Al recrystallization. If the wirings is covered with dielectrics, this stress relaxation (only by recrystallization) causes the high tensile stress after cooled down. However, in case of (D), the tensile stress is lower than (A), because the Al is already recrystallized by the annealing before the deposition. The differences between the results of (E), (F) and (G) can be also explained by the Al diffusivity.

In conclusion, the best way of dielectrics formation against SM is, "depositing low Al diffusivity dielectrics at low temperature after stress relaxation."

(Reference)

- [1] A. Tanikawa and H. Okabayashi, "AEM Observation of passivation films for Al Metallization", Ext. abst. of The Jap. Soc. of Appl. Phys. Autumn 1989 p628

June 12-13, 1990 VMIC Conference
TH-0325-1/90/0000-0363 \$01.00 C 1990 IEEE

Dielectric Film Influence on Stress-Migration

A. Isobe, K. Okamura, S. Ogura and O. Mizuno

Tables Typical data of dielectrics deposition conditions and open failures after 7000H held in 175°C (N₂).

Experimental ① Pure Al (W=0.8 μm)

	Method	Material	Thickness	Pre Heat <Time>	Depo Temp. <TIME>	Stress (MPa)	Failures (%)
	PECVD	SiO ₂	0.5 μm	280°C<10'>	280°C<10'>	100	0
	PECVD	SiON	0.5	280°C<10'>	280°C<10'>	300	0
	PECVD	SiN	0.5	280°C<10'>	280°C<10'>	700	0
	Spin-on	Polyimide	0.5	—	—	50(T)* ²	0
(A)	Sputter	SiO ₂	0.5	—	RT <3'>	300	17
(B)	Sputter	SiO ₂	0.5	100°C<1'>	100°C<3'>	300	21
(C)	Sputter	SiO ₂	0.5	200°C<1'>	200°C<3'>	300	2
(D)	Sputter	SiO ₂	0.5	300°C<60'>* ¹	RT <3'>	300	0

*1: Annealed by furnace

*2: T is for tensile stress, others are compressive

Experimental ② Al-1%Si (W=0.8 μm)

	Method	Material	Thickness	Pre heat <Time>	Depo temp. <Time>	Stress (MPa)	Failures (%)
(E)	PECVD	SiO ₂	0.5 μm	280°C<10'>	280°C<10'>	100	23
(F)	PECVD	SiON	0.5	280°C<10'>	280°C<10'>	300	2
(G)	PECVD	SiN	0.5	280°C<10'>	280°C<10'>	700	0
	PECVD	TEOS	0.5	390°C<6''>	390°C<1'>	100	0
	AP-CVD	PSG	0.5	400°C<10'>	400°C<10'>	100(T)	0
	ECR-CVD	SiO ₂	0.5	—	RT <1'>* ⁵	200	0
(A)'	Sputter* ³	SiO ₂	0.5	—	RT <3'>	300	75
(A)'	Sputter* ³	SiO ₂	1.0	—	RT <3'>	300	27
	Sputter* ⁴	SiO ₂	0.5	—	RT <3'>	100	0

*3: The same deposition conditions as (A)

*4: No bias

*5: Set temp. is RT but wafer temp. becomes 300~350°C during depo.

No failure in polyimide and (no bias) S-SiO₂ can be explained by film flexibility.