



US005453640A

United States Patent [19]

[11] Patent Number: **5,453,640**

Kinoshita

[45] Date of Patent: **Sep. 26, 1995**

[54] SEMICONDUCTOR INTEGRATED CIRCUIT HAVING MOS MEMORY AND BIPOLAR PERIPHERALS

5,357,132 10/1994 Turner 257/301
5,386,131 1/1995 Sato 257/301

FOREIGN PATENT DOCUMENTS

[75] Inventor: **Yasushi Kinoshita**, Tokyo, Japan

0172459 7/1988 Japan 257/520
0010565 1/1992 Japan 257/304

[73] Assignee: **NEC Corporation**, Tokyo, Japan

Primary Examiner—Mahshid D. Saadat
Assistant Examiner—Alexander Oscar Williams
Attorney, Agent, or Firm—Sughrue, Mion, Zinn, Macpeak & Seas

[21] Appl. No.: **359,996**

[22] Filed: **Dec. 20, 1994**

[57] ABSTRACT

[30] Foreign Application Priority Data

Dec. 22, 1993 [JP] Japan 5-322996

In a semiconductor integrated circuit having a block of static memory cells using CMOS transistors and peripheral components using bipolar transistors, metal interconnections in a layer over the CMOS transistors on the substrate are simplified by using buried layers in the substrate as supply and ground lines for the CMOS transistors. This is accomplished by making buried contacts of a metal such as tungsten in each memory cell to make ohmic connection of the diffused layer of n-MOS transistors and the diffused layer of p-MOS transistors respectively to underlying buried layers of opposite conductivities and applying supply voltage or ground potential to each buried layer from the substrate surface by using additional buried contacts which are made at convenient locations outside the memory block. In the case of n-MOS memory cells using resistors or TFTs as load elements, ground potential is applied to the n-MOS transistors by the same method.

[51] Int. Cl.⁶ **H01L 29/06**; H01L 27/11; H01L 27/04

[52] U.S. Cl. **257/520**; 257/903; 257/904; 257/377; 257/382; 257/384; 257/383; 257/515



[58] Field of Search 257/903, 904, 257/734, 301, 304, 349, 360, 361, 370, 371, 394, 377, 382, 383, 384, 396, 397, 510, 515, 520, 902

[56] References Cited

U.S. PATENT DOCUMENTS

4,503,451 3/1985 Lund et al. 257/520
4,933,739 6/1990 Harari 257/904
4,960,726 10/1990 Lechaton et al. 257/370
5,252,845 10/1993 Kim et al. 257/304
5,350,934 9/1994 Matsuda 257/515

8 Claims, 7 Drawing Sheets



INTEL 1013

FIG. 1 PRIOR ART




FIG. 2




FIG. 3




FIG. 4





FIG. 5



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.