

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re *Inter Partes* Review of:)
U.S. Patent No. 8,252,675)
Issued: August 28, 2012)
Application No.: 12/942,763)
Filing Date: November 9, 2010)

For: **Methods of Forming CMOS Transistors with High Conductivity
Gate Electrodes**

FILED VIA PRPS

**DECLARATION OF JACK LEE IN SUPPORT OF SECOND
PETITION FOR *INTER PARTES* REVIEW
OF U.S. PATENT NO. 8,252,675**

For ease of reference, Dr. Lee refers to this second declaration as being in support of the “Second ’675 Petition” challenging claims 1-8 and 10-15 of the ’675 patent.

TABLE OF CONTENTS

I. Introduction And Qualifications 1

II. Understanding Of The Governing Law5

 A. Claim Construction5

 B. Invalidity by Anticipation or Obviousness5

 C. Interpreting Claims Before the Patent Office.....6

 D. Relevant Time Period for the Obviousness Analysis.....6

 E. Basis for My Opinion.....7

III. Level Of Ordinary Skill In The Art In The Relevant Timeframe7

IV. Perspective Applied In This Declaration.....8

V. Technology Background.....8

 A. NMOS and PMOS Transistors8

 B. Photolithography and Etching..... 10

 C. Chemical-Mechanical Polishing (CMP) 10

 D. Gate-First Versus Gate-Last..... 11

VI. Overview Of The '675 Patent..... 12

VII. Overview Of U.S. Patent No. 8,536,660 (“Hsu”) 18

VIII. Hsu Glossary.....24

 A. Claim 124

 B. Claim 626

 C. Hsu Figures.....28

IX. Claim Construction.....29

X. Differences Between Hsu And U.S. Patent No. 2009/0065809
 (“Yamakawa”)30

XI. Summary Of Grounds.....31

XII. First Ground Of Invalidity – The Challenged Claims Are Anticipated
By U.S. Patent No. 8,536,660 (“Hsu”).....31

A. Claim 131

B. Claim 243

C. Claim 343

D. Claim 444

E. Claim 545

F. Claim 645

G. Claim 757

H. Claim 858

I. Claim 1059

J. Claim 1163

K. Claim 1264

L. Claim 1368

M. Claim 1468

N. Claim 1569

XIII. Second Ground Of Invalidity – Claim 12 Is Rendered Obvious By
Hsu.....69

A. Claim 1269

XIV. Conclusion71

I, Jack Lee, Professor of the Electrical and Computer Engineering Department at The University of Texas at Austin, hereby declare as follows:

I. INTRODUCTION AND QUALIFICATIONS

1. I have been retained by NVIDIA Corporation (“NVIDIA”) to provide my opinion concerning the validity of U.S. Patent No. 8,252,675 (Ex. 1101, “the ’675 patent”) in support of its Second Petition for *Inter Partes* Review of U.S. Patent No. 8,252,675 (“Petition”). I previously submitted a declaration on June 1, 2015 in support of Petitioner’s position in IPR2015-01318. The IPR2015-01318 requests institution of *inter partes* review on the ’675 patent based on Yamakawa as the primary prior art reference. In Section X, I compare the difference between the reference relied upon (Hsu) in this Petition with Yamakawa, and conclude that Hsu is a stronger reference.

2. I am an expert in the field of semiconductor process technology and semiconductor design. I have over 30 years of first-hand experience as a researcher, educator, and consultant in this field.

3. I received a B.S. degree in Electrical Engineering, with highest honors, in 1980, and an M.S. degree in Electrical Engineering in 1981, both from University of California, Los Angeles. I received a Ph.D. degree in Electrical Engineering in 1988 from University of California, Berkeley (“UC Berkeley”).

4. From 1979 to 1984, I was a Member of Technical Staff at the

TRW Microelectronics Center, in the High-Speed Bipolar Device Program. I worked on bipolar device/circuit design, fabrication, and testing. I was promoted to Engineering Group Leader level in 1983.

5. I received several academic honors while at UC Berkeley. For example, I won the Best Paper Award from the Institute of Electrical and Electronics Engineers (“IEEE”) International Reliability Physics Symposium in 1988. I was also awarded a Lectureship with my own teaching assistant from UC Berkeley.

6. After receiving my Ph.D. in August 1988, I joined the faculty at The University of Texas at Austin (“UT Austin”). As a faculty member, I have taught numerous courses in semiconductor device fabrication and design, at both the undergraduate and graduate levels. I have supervised 40 students who received a doctoral degree under my guidance. I am currently the Cullen Trust for Higher Education Endowed Professor in Engineering #4 in the Department of Electrical and Computer Engineering at UT Austin.

7. My current research interests include: high-K gate dielectrics and metal gate electrodes in semiconductor devices (CMOS/MOSFETs); semiconductor device fabrication processes, characterization and modeling; dielectric processes, characterization and reliability; and alternative transistor channel materials. My research has been partially supported by grants from the

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.