

JS005875486A

United States Patent [19]

Toda et al.

[11] **Patent Number:** 5,875,486

[45] **Date of Patent:** Feb. 23, 1999

[54]	SEMICONDUCTOR MEMORY DEVICE
	WITH CLOCK TIMING TO ACTIVATE
	MEMORY CELLS FOR SUBSEQUENT
	ACCESS

[75] Inventors: Haruki Toda; Shozo Saito; Kaoru Tokushige, all of Yokohama, Japan

[73] Assignee: Kabushiki Kaisha Toshiba, Kawasaki, Japan

[21] Appl. No.: 912,071

[22] Filed: Aug. 15, 1997

Related U.S. Application Data

[63] Continuation of Ser. No. 720,309, Sep. 27, 1996, Pat. No. 5,737,637, which is a continuation of Ser. No. 427,270, Apr. 24, 1995, Pat. No. 5,587,963, which is a division of Ser. No. 223,222, Apr. 5, 1994, Pat. No. 5,500,829, which is a division of Ser. No. 775,602, Oct. 15, 1991, Pat. No. 5,313,437.

[30] Foreign Application Priority Data

Oc	t. 2, 1991	[JP]	Japan .			3-25535	4
[51]	Int. Cl. ⁶				G	06F 13/1	6
[52]	U.S. Cl.		71	1/167 ; 395	/878; 3	65/185.09);
					3	365/230.0	1
[58]	Field of	Search	1		711	/167, 102	2.

Oct. 15, 1990 [JP] Japan 2-273170

[56] References Cited

U.S. PATENT DOCUMENTS

4,330,852	5/1982	Redwine et al 365/221
4,424,536	1/1984	Hashimoto et al 360/51
4,648,077	3/1987	Pinkham et al 365/189.12
4,791,552	12/1988	Natusch et al 711/200
4,819,213	4/1989	Yamaguchi et al 365/233

711/104; 395/878; 365/185.09, 230.01

(List continued on next page.)

FOREIGN PATENT DOCUMENTS

0 211 565 2/1987 European Pat. Off. .

3/1988	European Pat. Off
10/1988	European Pat. Off
5/1989	European Pat. Off
10/1987	Japan .
11/1988	Japan .
10/1990	Japan .
	10/1988 5/1989 10/1987 11/1988

OTHER PUBLICATIONS

Ohno, Chikai, "Self-Timed RAM: STRAM", Fujitsu Sci, Tech, J., 24, 4, Dec. 1988, pp. 293-300


Dunn, E. C. et al., "Single Counter Controlled Buffer", *IBM Technical Disclosure Bulletin*, vol. 20, No. 5, Oct. 1977, pp. 1702–1703.

Primary Examiner—Tod R. Swann Assistant Examiner—J. Peikari Attorney, Agent, or Firm—Foley & Lardner

[57] ABSTRACT

A semiconductor memory device comprises a memory cell group comprising a plurality of memory cells arranged in matrix; a specification circuit for specifying sequentially memory cells addressed by consecutive addresses in the memory cells, and for enterring them in an active state; a data input/output (I/O) circuit for performing a data readout/write-in operation (data I/O operation) for the consecutive memory cells specified by the specification circuit under a control based on a read-out/write-in signal provided from an external section; a counter circuit for counting the number of cycles of a basic clock signal provided from an external section; and a controller for receiving at least one or more specification signals provided from an external section, for outputting a control signal per specification signal for specifying a particular cycle as a starting cycle to count the number of the cycles of the basic clock signal, and for instructing the counter circuit to count the number of counts of the basic clock signal based on the control signal, and for controlling a specification operation executed by the specification circuit and the data I/O operation of the data I/O circuit, so that the memory access operations for the memory cell group are controlled.

22 Claims, 18 Drawing Sheets




VWGoA - Ex. 1025





5,875,486Page 2


U.S. PATENT DOCUMENTS			5,073,733	12/1991	Tanno et al
4.025.405	5/4000	W. 1.	5,235,545	8/1993	McLaury 365/230.08
4,827,405		Kiuchi	5,255,383	10/1993	Lewis et al 711/112
4,849,937 4,922,461		Yoshimoto	5,268,865	12/1993	Takasugu
, ,		Hashimoto	5,295,115	3/1994	Furuya et al 365/230.08
		Suzuki	5,305,277	4/1994	Derwin et al
, ,		Walck 365/222	5,313,437	5/1994	Toda et al
		Kurakazu et al 327/141	5,323,358	6/1994	Toda et al
5,021,950	6/1991	Nishikawa 395/299	5,341,341		Fukuzo
5,054,000	10/1991	Miyaji 365/230.03	5,343,438		Choi et al
5,058,074	10/1991	Sakamoto	5,390,149	2/1995	Vogley et al 365/189.01













DOCKET A L A R M

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

