#### UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

SAMSUNG ELECTRONICS CO., LTD.
Petitioner

v.

ELBRUS INTERNATIONAL LIMITED
Patent Owner

Case: IPR2015-01524 U.S. Patent No. 6,366,130

## DECLARATION OF WILLIAM R. HUBER, D.Sc., P.E. IN SUPPORT OF PATENT OWNER'S RESPONSE TO PETITION

i

Mail Stop "PATENT BOARD"
Patent Trial and Appeal Board
U.S. Patent and Trademark Office
P.O. Box 1450

Alexandria, VA 22313-1450

IPR2015-01524

EXHIBIT 1022
WIT: Huber
DATE: 9-1-16
K. KIDWELL RMR. CRR. CLR



## **Table of Contents**

I.	Exec			
II.	Introduction			
III.	Qualifications			
IV.				
V.		10		
VI.		10		
VII.		13		
			astruction	
IX.			rior Art	
X.	Patent Trial and Appeal Board Decision to Institute1			
XI.	Discussion of '130 Claims and Alleged Prior Art			20
	A.	Ind	ependent Claim 1	22
		1.	What is K?	24
		2.	The Sukegawa '241 Reference	25
		3.	Nodes and Buses	26
		4.	Precharging of Nodes "C"	31
		5.	The Lu JSSC Reference	37
	B. Dependent Claims 2, 3, 5, 6, 7 and 9		41	
	C.	Dep	Dependent Claim 3	
		1.	The Watanabe '254 Reference	42
	D.	Dependent Claim 5		47
	E. Dependent Claim 7		51	
		1.	The Hardee '469 Reference	51
XII.	Oath_			57
Appe	endix A	A		

## **List of Figures**

Figure A—Annotated FIG's. 1 and 2 of the '130 Patent	21
Figure B—Annotated FIG. 2 of the '130 Patent	23
Figure C—Annotated FIG. 1 of the '241 Patent	25
Figure D—Portion of Sukegawa FIG. 1 with Dr. Baker's Changes for Vdd/2 Precharging of Nodes N3 and N4	34
Figure E—Portion of Sukegawa FIG. 1 with Attempt at Vdd/2 Precharging	35
Figure F—Annotated Fig. 4 of the Lu JSSC paper	38
Figure G—Portion of Sukegawa FIG. 1 with Added Precharge Device per Lu_	40
Figure H—Annotated Portion of FIG. 2 of '130 Patent and FIG. 7 of Watanabe '254	42
Figure I—Annotated Portion of FIG. 2 of '130 Patent Showing Sources and Drains Required by Claim 3	44
Figure J—Annotated Portion of FIG. 2 of '130 Patent With PMOS Input Pass Transistors Added	45
Figure K—Annotated Portion of FIG. 2 of '130 Patent With Only PMOS Input Pass Transistors of Watanabe '254	46
Figure L—Logic Low Voltage and Logic High Voltage	50
Figure M—FIG. 1 of Podlesny '130; Portion of FIG. 1 of Sukegawa '241; and FIG. 5 of Hardee '469	52



### I. Executive Summary

- 1. This Declaration is in support of patent owners in *inter partes* review before the Patent Trial and Appeal Board of U.S. Patent 6,366,130 to Podlesny et al.
- 2. The Board has decided to institute review with respect to the following grounds:
  - A. Whether independent claim 1 and dependent claims 2, 5, 6, and 9 are unpatentable under 35 U.S.C. § 103 as obvious over the combination of U. S. Patent 5,828,241 to Sukegawa and Lu JSSC;
  - B. Whether dependent claim 3 is unpatentable under 35 U.S.C. § 103 as obvious over the combination of Sukegawa, Lu, and U. S. Patent 6,108,254 to Watanabe; and
  - C. Whether dependent claim 7 is unpatentable under 35 U.S.C. § 103 as obvious over the combination of Sukegawa, Lu, and U. S. Patent 6,249,469 to Hardee;
  - 3. Evidence detailed in this Declaration demonstrates that
    - A. Regarding Issue A above:
      - The combination of Sukegawa and Lu fails to disclose or suggest the differential data bus required by claim 1.



- 2) The combination of Sukegawa and Lu fails to disclose or suggest precharging the nodes identified as the differential data bus to a voltage Vpr between Vdd and ground, as required by claim 1.
- 3) Modifications to Sukegawa and Lu necessary to provide precharging of the nodes identified as the differential data bus to the required voltage would not have been obvious to one of ordinary skill in the art at the time of the invention of the '130 patent.
- 4) The combination of Sukegawa and Lu fails to disclose or suggest the following elements required by claim 5: "logic high voltage" and "logic low voltage."

### B. Regarding Issue B above:

1) The combination of Sukegawa, Lu and Watanabe fails to disclose or suggest the following requirement stated in claim 3: "...wherein the drains of the input pass transistors are coupled to the drains of the cross-coupled latch amplifier NMOS and PMOS transistors, each source terminal of the input pass transistors is coupled to an input...".



# DOCKET

## Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

#### API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

#### **LAW FIRMS**

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

#### **FINANCIAL INSTITUTIONS**

Litigation and bankruptcy checks for companies and debtors.

#### **E-DISCOVERY AND LEGAL VENDORS**

Sync your system to PACER to automate legal marketing.

