

EXHIBIT 2002

DRAM CIRCUIT DESIGN

A Tutorial


Brent Keeth

*Micron Technology, Inc.
Boise, Idaho*

R. Jacob Baker

*Boise State University
Micron Technology, Inc.
Boise, Idaho*

IEEE Solid-State Circuits Society, *Sponsor*



**IEEE Press Series on
Microelectronic Systems**

Stuart K. Tewksbury and Joe E. Brewer, Series Editors



**IEEE
PRESS**

The Institute of Electrical and Electronics Engineers, Inc., New York

This book and other books may be purchased at a discount from the publisher when ordered in bulk quantities. Contact:

IEEE Press Marketing
Attn: Special Sales
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Fax: +1 732 981 9334

For more information about IEEE Press products, visit the IEEE Online Catalog & Store: <http://www.ieee.org/ieeestore>.

©2001 by the Institute of Electrical and Electronics Engineers, Inc.
3 Park Avenue, 17th Floor, New York, NY 10016-5997.

All rights reserved. No part of this book may be reproduced in any form, nor may it be stored in a retrieval system or transmitted in any form, without written permission from the publisher.

Printed in the United States of America.

10 9 8 7 6 5 4 3 2 1

ISBN 0-7803-6014-1
IEEE Order No. PC5863

Library of Congress Cataloging-in-Publication Data

Keeth, Brent, 1960-
DRAM circuit design : a tutorial / Brent Keeth, R. Jacob Baker.
p. cm.
"IEEE Solid-State Circuits Society, sponsor."
Includes bibliographical references and index.
ISBN 0-7803-6014-1
I. Semiconductor storage devices Design and construction. I. Baker, R. Jacob, 1964-
II. Title

TK7895.M4 K425 2000
621.39'732--dc21

00-059802

1.2.1 Access and Sense Operations

Next, we examine the access and sense operations. We begin by assuming that the cells connected to D1, in Figure 1.24, have logic one levels ($+V_{CC}/2$) stored on them and that the cells connected to D0 have logic zero levels ($-V_{CC}/2$) stored on them. Next, we form a digitline pair by considering two digitlines from adjacent arrays. The digitline pairs, labeled D0/D0* and D1/D1*, are initially equilibrated to $V_{CC}/2$ V. All wordlines are initially at 0 V, ensuring that the mbit transistors are OFF. Prior to a wordline firing, the digitlines are electrically disconnected from the $V_{CC}/2$ bias voltage and allowed to float. They remain at the $V_{CC}/2$ PRECHARGE voltage due to their capacitance.

To read mbit1, wordline WL0 changes to a voltage that is at least one transistor V_{TH} above V_{CC} . This voltage level is referred to as V_{CCP} or V_{PP} . To ensure that a full logic one value can be written back into the mbit capacitor, V_{CCP} must remain greater than one V_{TH} above V_{CC} . The mbit capacitor begins to discharge onto the digitline at two different voltage levels depending on the logic level stored in the cell. For a logic one, the capacitor begins to discharge when the wordline voltage exceeds the digitline PRECHARGE voltage by V_{TH} . For a logic zero, the capacitor begins to discharge when the wordline voltage exceeds V_{TH} . Because of the finite rise time of the wordline voltage, this difference in turn-on voltage translates into a significant delay when reading ones, as seen in Figure 1.25.




Figure 1.24 Simple array schematic (an open DRAM array).




Figure 1.25 Cell access waveforms.

Accessing a DRAM cell results in charge-sharing between the mbit capacitor and the digitline capacitance. This charge-sharing causes the digitline voltage either to increase for a stored logic one or to decrease for a stored logic zero. Ideally, only the digitline connected to the accessed mbit will change. In reality, the other digitline voltage also changes slightly, due to parasitic coupling between digitlines and between the firing wordline and the other digitline. (This is especially true for the folded bitline architecture discussed later.) Nevertheless, a differential voltage develops between the two digitlines. The magnitude of this voltage difference, or signal, is a function of the *mbit capacitance* (C_{mbit}), *digitline capacitance* (C_{digit}), and voltage stored on the cell prior to access (V_{cell}). See Figure 1.26. Accordingly,

$$V_{signal} = V_{cell} \cdot \frac{C_{mbit}}{C_{digit} + C_{mbit}}$$

A V_{signal} of 235mV is yielded from a design in which $V_{cell} = 1.65$, $C_{mbit} = 50\text{fF}$, and $C_{digit} = 300\text{fF}$.

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.