

US006052328A

Patent Number:

Date of Patent:

6,052,328

Apr. 18, 2000

United States Patent [19]

Ternullo, Jr. et al.

[54] HIGH-SPEED SYNCHRONOUS WRITE CONTROL SCHEME

[75] Inventors: Luigi Ternullo, Jr.; Michael C. Stephens, Jr., both of San Jose, Calif.

[73] Assignee: Vanguard International

Semiconductor Corporation, Hsinchu,

Taiwan

[21] Appl. No.: **08/995,379**

[22] Filed: Dec. 22, 1997

365/190 [58] Field of Scarch 365/233 180.05

[56] References Cited

U.S. PATENT DOCUMENTS

5,598,376	1/1997	Merritt et al 365/230.06
5,886,947	3/1999	Lee

Primary Examiner—Andrew Q. Tran Attorney, Agent, or Firm—Christensen O'Connor Johnson Kindness PLLC


[57] ABSTRACT

[11]

[45]

The present invention provides a method and apparatus that accomplishes a high performance, random read/write SDRAM design by synchronizing the read and write operations at the data line sense amplifier. This enables the design to perform random read and write operations without varying cycle time issues or unbalanced margin issues. The data lines are used as bi-directional lines to accomplish high performance reads and writes with minimal additional wiring overhead required. During a read operation, read data is transferred from the memory cells of the device across a series of consecutive pairs of data lines to an input/output port of the memory device. The first pair of data lines is coupled to a data line sense amplifier. The additional pairs of data lines are coupled to additional amplifiers. During a read operation, data is transferred across the consecutive pairs of data lines according to the timing cycles of the respective amplifiers. In order to quickly drive the data signals during a write operation up the series of consecutive pairs of data lines, the timing signals for each of the pairs of data lines except the first pair of data lines are disabled so that the data lines are allowed to float, and then the data lines are overdriven with the write data so that the write data quickly transitions up the series of data lines to the selected data line sense amplifier, where it arrives at approximately the same time that read data normally arrives during the timing cycle for the data line sense amplifier.

26 Claims, 12 Drawing Sheets










Fig. 1.







Apr. 18, 2000








Fig. 4.

DOCKET A L A R M

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

