

Filed on behalf of: Samsung Electronics Co., Ltd.

By: Steven L. Park (stevenpark@paulhastings.com)  
Naveen Modi (naveenmodi@paulhastings.com)  
Paul Hastings LLP

UNITED STATES PATENT AND TRADEMARK OFFICE

---

BEFORE THE PATENT TRIAL AND APPEAL BOARD

---

SAMSUNG ELECTRONICS CO., LTD.  
Petitioner

v.

ELBRUS INTERNATIONAL LIMITED  
Patent Owner

---

U.S. Patent No. 6,366,130

---

**DECLARATION OF DR. R. JACOB BAKER**

## TABLE OF CONTENTS

I.	Introduction.....	1
II.	Qualifications.....	1
III.	Summary of Opinions.....	5
IV.	The '130 Patent.....	7
V.	Claim Construction.....	9
	A.    Latching Sense Amplifier (Claims 1 and 3).....	10
	B.    Stage (Claims 1, 3, and 9) .....	11
VI.	The Prior Art Discloses or Suggests Every Feature of the Challenged Claims of the '130 Patent .....	12
	A.    Brief Description of the Prior Art .....	12
	B. <i>Ternullo</i> , Either Individually or in Combination with Other References, Discloses or Suggests Every Feature of the Challenged Claims of the '130 Patent.....	14
	1. <i>Ternullo</i> Discloses the Features of Claims 1-3 and 5-6.....	14
	2. <i>Ternullo</i> and <i>Hardee</i> Disclose or Suggest the Features of Claim 7 .....	61
	3. <i>Ternullo</i> and <i>Sukegawa</i> Disclose or Suggest the Features of Claim 9.....	64
VII.	Conclusion .....	68

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

I, R. Jacob Baker, declare as follows:

**I. INTRODUCTION**

1. I have been retained by Samsung Electronics Co., Ltd. (“Petitioner”) as an independent expert consultant in this proceeding before the United States Patent and Trademark Office. Although I am being compensated at my rate of \$450 per hour for the time I spend on this matter, no part of my compensation is dependent on the outcome of this proceeding, and I have no other interest in this proceeding.

2. I understand that this proceeding involves U.S. Patent No. 6,366,130 (“the ’130 Patent”) (Ex. 1001), the application for which was filed on February 17, 2000, as U.S. Patent Application No. 09/505,656, and issued on April 2, 2002. I also understand, as demonstrated by the face of the ’130 Patent, that the ’130 Patent purports to claim priority to February 17, 1999, the filing date of U.S. Provisional Application No. 60/120,531 (“the ’531 provisional application”).

3. I have been asked to consider whether certain references disclose or suggest the features recited in the claims of the ’130 Patent. My opinions are set forth below.

**II. QUALIFICATIONS**

4. I serve as a Professor of Electrical and Computer Engineering at the University of Nevada, Las Vegas (“UNLV”). I have been teaching electrical

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

engineering at UNLV since 2012. Before this, I was a Professor of Electrical and Computer Engineering with Boise State University beginning in 2000. Before my position at Boise State University, I was an Associate Professor of Electrical Engineering between 1998 and 2000 and an Assistant Professor of Electrical Engineering between 1993 and 1998, both at the University of Idaho. I have been teaching electrical engineering since 1991. I received my Ph.D. in Electrical Engineering from the University of Nevada, Reno, in 1993. I also received a MS and BS in Electrical Engineering from UNLV in 1988 and 1986, respectively.

5. As further described in my CV, I am a licensed Professional Engineer in the State of Idaho and have more than 25 years of experience, including extensive experience in circuit design and manufacture of Dynamic Random Access Memory (DRAM) semiconductor integrated circuit chips and CMOS Image Sensors (CISs) at Micron in Boise, Idaho. I also spent considerable time working on the development of Flash memory while at Micron. My efforts resulted in more than a dozen Flash-memory related patents. Among many other experiences, I led the development of the delay-locked loop (DLL) in the late 1990s so that Micron DRAM products could transition to the DDR memory standard. I also provided technical assistance with Micron's acquisition of Photobit during 2001 and 2002. This assistance included help transition the manufacture of CIS products into Micron's DRAM process technology. I have worked as a

**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

consultant at other companies designing memory chips, including Sun, Oracle, and Contour Semiconductor. I have worked at other companies designing CISs, including Aerius Photonics, Lockheed-Martin, and OmniVision.

6. I am the author of several books covering the area of integrated circuit design including: *DRAM Circuit Design: Fundamental and High-Speed Topics* (two editions), *CMOS Circuit Design, Layout, and Simulation* (three editions), and *CMOS Mixed-Signal Circuit Design* (two editions). I have authored, and/or co-authored, more than 100 papers and presentations in the areas of solid-state circuit design and packaging.

7. As a professor, I have been the main advisor to five Doctoral students and over 65 Masters students.

8. I am the named inventor on over 137 granted U.S. patents in integrated circuit design including flash memory, DRAM, and CMOS image sensors.

9. I have received numerous awards for my work, including the Frederick Emmons Terman (the “Father of Silicon Valley”) Award. The Terman Award is bestowed annually upon an outstanding young electrical/computer engineering educator in recognition of the educator’s contributions to the profession.

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

10. I have also received the IEEE Circuits and Systems Education Award (2011), the IEEE Power Electronics Best Paper Award (2000), and I am a Fellow of the IEEE for contributions to memory circuit design.

11. In addition, I have received the President's Research and Scholarship Award (2005), Honored Faculty Member recognition (2003), Outstanding Department of Electrical Engineering Faculty recognition (2001), all from Boise State University. I have also received the Tau Beta Pi Outstanding Electrical and Computer Engineering Professor Award the three years I have been at UNLV.

12. I have also given over 50 invited talks at conferences and universities in the areas of integrated circuit design including: AMD, Arizona State University, Beijing Jiaotong University, Carleton University, Carnegie Mellon, Columbia University, Dublin City University (Ireland), École Polytechnique de Montréal, Georgia Tech, Gonzaga University, Hong Kong University of Science and Technology, Indian Institute of Science (Bangalore, India), Instituto de Informatica (Brazil), Instituto Tecnológico y de Estudios Superiores de Monterrey, ITESM (Mexico), Iowa State University, Laval University, Lehigh University, Princeton University, Temple University, University of Alabama, University of Arkansas, University of Buenos Aires (Argentina), University of Illinois, Urbana-Champaign, Utah State University, University of Nevada, Las Vegas, University of Houston, University of Idaho, University of Nevada, Reno, University of Macau, University

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

of Toronto, University of Utah, Yonsei University (Seoul, Korea), University of Maryland, IEEE Electron Devices Conference (NVMETS), IEEE Workshop on Microelectronics and Electron Devices (WMED), the Franklin Institute, National Semiconductor, AMI semiconductor, Micron Technology, Rendition, Saintgits College (Kerala, India), Southern Methodist University, Sun Microsystems, Stanford University, ST Microelectronics (Delhi, India), Tower (Israel), Foveon, ICySSS keynote, and Xilinx.

13. Details of my professional and educational background, as well as a listing of other matters on which I have provided consulting and/or provided testimony as a technical expert, are provided in my Curriculum Vitae, attached as Appendix A to this Declaration.

### **III. SUMMARY OF OPINIONS**

14. All of the opinions contained in this Declaration are based on the documents I reviewed, my experience and background, and my knowledge and professional judgment. In forming the opinions expressed in this Declaration, I reviewed the '130 Patent (Ex. 1001); the prosecution file history for the '130 Patent (Ex. 1003); the file history of the *inter partes* reexamination (control no. 95/000,657) ("the '657 proceeding") for the '130 Patent, excerpts of which I understand are being submitted as Ex. 1004; U.S. Patent No. 6,052,328 to Ternullo et al. ("*Ternullo*") (Ex. 1005); U.S. Patent No. 5,828,241 to Sukegawa

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

(“*Sukegawa*”) (Ex. 1006); U.S. Patent No. 6,249,469 to Hardee (“*Hardee*”) (Ex. 1007); and excerpts from the Modern Dictionary of Electronics (7th ed. 1999) (Ex. 1008), while drawing on my experience and knowledge in the field.


15. My opinions have also been guided by my appreciation of how a person of ordinary skill in the art would have understood the claims of the '130 Patent at the time of the alleged invention, which I have been asked to initially assume is February 17, 1999, the filing date of the '531 provisional application from which the '130 Patent purports to claim priority. At the time of the alleged invention, a person of ordinary skill in the art related to the technology of the '130 Patent would have had an undergraduate degree in Electrical Engineering or equivalent and at least two to three years of experience in the design and/or analysis of data transfer circuits or the equivalent. In determining the level of ordinary skill, I was asked to consider, for example, the types of problems encountered in the art, prior solutions to those problems, the rapidity with which innovations are made, the sophistication of the technology, and the educational level of active workers in the field.

16. Based on my experience and expertise, it is my opinion that certain references disclose or suggest all the features recited in claims 1-3, 5-7, and 9 (“the challenged claims”) of the '130 Patent.



**IV. THE '130 PATENT**

17. The '130 Patent is purportedly directed to a data transfer scheme that includes two bus drivers, a precharge circuit, two complementary bus lines, and a latching sense amplifier. *See, e.g.,* Ex. 1001 2:1-8. Figure 1 of the '130 Patent illustrates two bus drivers 11, 12 (consisting of transistors 20, 21, 22, and 23) and two complementary bus lines 14, 15 as inputs to a latching sense amplifier 16:




**FIG.1.**

18. The data transfer scheme operates in two phases: a precharge phase and a data transfer phase (Ex. 1001 2:12-13), with the bus drivers and complementary bus lines operating in opposite phases to the latching sense amplifier (Ex. 1001 2:43-44). In other words, when the complementary bus lines

**Declaration of Dr. R. Jacob Baker**  
**Inter Partes Review of U.S. Patent 6,366,130**

and the bus drivers are in the precharge phase, the sense amplifier is in data transfer phase and vice versa.

19. Figure 2 of the '130 Patent discloses a latching sense amplifier:



20. I understand that the '130 Patent includes 9 claims with claims 1 and 8 being independent and claims 2-7 and 9 being dependent from claim 1. I further understand that claim 9 was added during reexamination. As I note above, I was asked to opine with respect to some of the claims of the '130 Patent. I have reproduced claim 1 below:

1. A data transfer arrangement comprising:
  - two bus drivers;
  - a voltage precharge source;

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

a differential bus coupled to the bus drivers and to the voltage precharge source; aid [sic]

a latching sense amplifier coupled to the differential bus;

wherein the latching sense amplifier comprises:

a first stage including a cross-coupled latch coupled to a differential data bus; and

an output stage coupled to an output of said first stage;

wherein the output of the first stage is coupled to an input of the output stage;

wherein the differential bus and the differential data bus are precharge to a voltage  $V_{pr}$  between  $V_{dd}$  and ground, where  $V_{pr} = K * V_{dd}$ , and  $K$  is a precharging voltage factor.

**V. CLAIM CONSTRUCTION**

21. I understand that a claim subject to *inter partes* review receives the broadest reasonable construction in light of the specification of the patent in which it appears. I also understand that in these proceedings, any term that is not construed should be given its plain and ordinary meaning under the broadest reasonable construction. I have followed these principles in my analysis. I discuss a few terms below and what I understand to be Petitioner's constructions of these terms.

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

**A. Latching Sense Amplifier (Claims 1 and 3)**

22. Independent claim 1 and dependent claim 3 of the '130 Patent recite a “latching sense amplifier.” I understand Petitioner has offered that the broadest reasonable construction of the term “latching sense amplifier” that is consistent with the use of the term in the claims and specification of the '130 Patent is “a circuit, including a latch, that detects and amplifies signals.” I have used this construction in my analysis and agree with it because the specification describes its latching sense amplifier to include a latch (*see, e.g.*, Ex. 1001 2:39-40, 2:48-50) for detecting (*see, e.g.*, Ex. 1001 2:33-38, 2:64-67) and amplifying received signals (*see, e.g.*, Ex. 1001 2:64-67). Furthermore, latching sense amplifiers were well known at the time of the alleged invention of the '130 Patent, and this construction is consistent with the understanding of one of ordinary skill in the art at the time of the alleged invention of the '130 Patent as well as dictionary definitions for similar terms (*see, e.g.*, Ex. 1008 at 679 (defining “sense amplifier” as “[a] circuit used to sense low-level voltages ... and to amplify these signals to the logic voltage levels of the system”). In my opinion, the claims additionally specify what a “latching sense amplifier” has to include. For example, claim 1 requires that the “latching sense amplifier” include both a first stage with a cross-coupled latch and an output stage. *See, e.g.*, Ex. 1001 4:8-13.

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

**B. Stage (Claims 1, 3, and 9)**

23. Independent claim 1 and dependent claims 3 and 9 recite a “stage.” I understand Petitioner has offered that the broadest reasonable construction of the term “stage” that is consistent with the use of the term in the claims of the ’130 Patent is “portion of a circuit.” I have used this construction in my analysis and agree with it. In my experience and in the field, the term “stage” is sometimes used to refer to a portion of a circuit. This construction is consistent with dictionary definitions for the term. *See, e.g.*, Ex. 1008 at 728 (defining “stage” as “[a] single section of a multisection circuit or device”). This meaning is further reinforced by the claims. Claim 1 specifies that a latching sense amplifier comprises of a “first stage” and an “output stage,” and claims 3 and 9 use the terms in the context of particular circuitry found within a “first stage” and an “output stage.” *See, e.g.*, Ex.1001 4:8-13, 4:21-23, Reexam Cert. 1:20-21. As the latching sense amplifier is itself a circuit, it follows accordingly that particular “stages” of the circuit reflect a portion of the circuit. My understanding is also consistent with the specification’s use of the term “stage.” Ex. 1001 3:4-5.

**VI. THE PRIOR ART DISCLOSES OR SUGGESTS EVERY FEATURE OF THE CHALLENGED CLAIMS OF THE '130 PATENT**

24. I have reviewed several references, discussed further below, that I understand are prior art to the '130 Patent. In my opinion, these references disclose or suggest all features of the challenged claims of the '130 Patent.

**A. Brief Description of the Prior Art**

25. *Ternullo* describes “a method and apparatus that accomplishes a high performance, random read/write SDRAM design by synchronizing the read and write operation at the data line sense amplifier.” *Ternullo* Abstract. As such, *Ternullo* generally relates to the transmission of signals in an electronic circuit. *Ternullo* sought to overcome the challenges of using the same set of lines for efficient read and write operations (*see, e.g., id.* 2:9-35), and in doing so, teaches, among other things, a “high performance write process without impacting the critical read path” (*id.* 1:9-10).

26. *Sukegawa* describes “a type of signal transmission circuit wherein the signal is amplified and transmitted by means of the positive feedback of an intermediate amplifier circuit having input/output shared terminals.” *Sukegawa* 1:11-15. The signal transmission circuit disclosed sought to increase the signal transmission distance as well as increase the speed and lower the power consumption of a transmission. *Id.* 4:52-55. *Sukegawa* discloses that its signal

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

transmission circuit comprises of “a driver circuit, a receiver circuit, an equalizer circuit, and an intermediate amplifier circuit.” *Id.* 4:62-65. The intermediate amplifier circuit relies on positive feedback to amplify the signal provided by the driver circuit and transmit the amplified signal to the receiver circuit. *See, e.g., id.* 5:1-4.

27. *Hardee* is yet another prior art reference relating to signal transmission, and in particular, “integrated circuit memories” and “sense amplifiers for use therein.” *See, e.g., Hardee* 1:8-10. *Hardee* introduces a sense amplifier highlighted by three “salient” features:

- (1) the connection of each sense amplifier via transistors or other switching devices to the power supply lines without directly connecting together power supply lines for multiple sense amplifiers;
- (2) the use of local read amplifiers;
- (3) the use of local write circuitry.

*See i.d.* 5:24-32.

28. All the prior art references mentioned above relate to signal transmission and were motivated to improve the efficiency of such transmissions. As such, one of ordinary skill in the art at the time of the alleged invention of the

**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

'130 Patent would have been motivated to combine the teachings of these references.

**B. *Ternullo*, Either Individually or in Combination with Other References, Discloses or Suggests Every Feature of the Challenged Claims of the '130 Patent**

29. In my opinion, *Ternullo*, either individually or in combination with other references, such as *Hardee* and *Sukegawa*, discloses or suggests the features recited in the challenged claims of the '130 Patent.

**1. *Ternullo* Discloses the Features of Claims 1-3 and 5-6**

30. In my opinion and as shown in the charts below, *Ternullo* discloses each and every feature recited in claims 1-3 and 5-6 of the '130 Patent.

**a. Claim 1**

31. *Ternullo* discloses each and every feature of claim 1.

<b>Claim Language</b>	<b><i>Ternullo</i></b>
1. A data transfer arrangement comprising:	<p><i>Ternullo</i> discloses a data transfer arrangement.</p> <p>For example, <i>Ternullo</i> states that its “present invention provides a method and apparatus that accomplishes a high performance, random read/write SDRAM design by synchronizing the read and write operations at the data line sense amplifier.” <i>Ternullo</i> Abstract.</p> <p><i>Ternullo</i> further discloses that “[d]uring a read operation, read</p>



**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<b><i>Ternullo</i></b>
	<p><i>data is transferred</i> from the memory cells of the device across a series of consecutive pairs of data lines to an input/output port of the memory device.” <i>Ternullo</i> Abstract (emphasis added).</p> <p>Fig. 2 of <i>Ternullo</i> “shows a schematic diagram of the read circuitry 32A that is formed in accordance with the present invention as it may be implemented as part of the data sense line sense amplifier and supporting circuitry 32 (FIG. 1). The read circuitry 32A is required for performing a read operation.” <i>Ternullo</i> 4:63-67.</p>

**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

Claim Language	<i>Ternullo</i>
	<p style="text-align: center;"><i>Fig. 2.</i></p> <p style="text-align: center;"><i>See also, e.g., Ternullo Fig. 1.</i></p>
two bus drivers;	<i>Ternullo</i> discloses two bus drivers (e.g., transistor group 91-94 and transistor group 95-98). <i>See, e.g., Ternullo Fig. 3</i> (annotated below).

Claim Language	Ternullo
	<div style="text-align: center;"> <p><i>Fig. 3.</i></p> </div> <p><i>Ternullo</i> discloses that “read driver coupled to latch line LAT2 includes PFET transistors 91 and 92 and NFET transistors 93 and 94. The read driver coupled to latch line LAT1 includes PFET transistors 95 and 96 and NFET transistors 97 and 98.”</p> <p><i>Ternullo</i> 7:15-18.</p> <p>The two bus drivers drive the outputs of Fig. 3 on lines DLL1 and DLL2. <i>See, e.g., Ternullo</i> 7:31-37 (“The read driver operates such that when the signal on the latch line LAT2 is low, PFET transistor 91 is biased on, and if the signal READBM is also low at that time, a high signal will be passed</p>


**Declaration of Dr. R. Jacob Baker**  
**Inter Partes Review of U.S. Patent 6,366,130**


Claim Language	<i>Ternullo</i>
	<p>to the line DLL1. If the latch line LAT2 is high, then the NFET transistor 94 will be biased on, and if the signal READM is high, then a low signal will be passed to the line DLL1.”); 7:18-22 (“While the connections and operation of the read driver connected to latch line LAT2 will be described below, it is understood that the read driver connected to latch line LAT1 is constructed and operates similarly.”).</p>
<p>a voltage precharge source;</p>	<p><i>Ternullo</i> discloses a voltage precharge source (e.g., VBLR).  <i>See, e.g., Ternullo</i> Fig. 5 (annotated below).</p> <div style="text-align: center;"> <p><i>Fig. 5.</i></p> <p>The diagram shows a memory array with two columns of data lines, DLL1 and DLL2, and two rows of latch lines, IOLAT1 and IOLAT2. A voltage precharge source VBLR is connected to node 164. The array includes access transistors (170, 172, 174, 176, 178) and storage transistors (180, 182, 184, 186). Control lines include IOEQ, IOEQN, DCLK, WRIN, WRI, SELB, READN, READA, WRITE, and WRITEN. The output lines are labeled IO1 and IO2. A red box highlights the VBLR source connected to node 164.</p> </div> <p>VBLR represents a voltage precharge source because prior to</p>

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<b><i>Ternullo</i></b>
	receiving data on lines DLL1 and DLL2, these lines are precharged to the midlevel voltage VBLR: “when control signal DCLKD is high and signal DCLKN is low, NFET transistor 161 and PFET transistor 162 couple line DLL1 to line DLL2, while NFET transistors 163 and 164 and PFET transistors 165 and 166 couple the lines DLL1 and DLL2 to the midlevel voltage source VBLR.” <i>Ternullo</i> 8:28-32; <i>see also, e.g., id.</i> 10:35-40.
a differential bus coupled to the bus drivers and to the voltage precharge source; aid [sic]	<i>Ternullo</i> discloses a differential bus (e.g., DLL1 and DLL2) coupled to the bus drivers (e.g., transistor group 91-94 and transistor group 95-98) and to the voltage precharge source (e.g., VBLR). <i>See, e.g., Ternullo</i> Figs. 3, 5 (annotated below).

**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**



Claim Language	Ternullo
	 <p><i>Fig. 5.</i></p> <p>The diagram shows a circuit with a differential bus consisting of lines DLL1 and DLL2. A voltage precharge source VRLR is connected to these lines. The bus is connected to a read driver 190, which includes transistors 191, 192, 193, 194, 195, 196, 197, and 198. The read driver is coupled to latch lines LAT1 and LAT2. The circuit also includes control signals such as IOEQ, DCLK, WRIN, WRI, and SELB, and output signals READN, READA, WRITE, and WRITEN. Various other components and nodes are labeled with reference numerals like 160, 161, 162, 163, 164, 165, 166, 170, 172, 174, 176, 177, 178, 180, 181, 182, 183, 184, 185, 186, 190, 191, 192, 193, 194, 195, 196, 197, 198, 200, 201, 202, 203, 204, 205, 206, 207, 208, 210, 220, 221, 222, 230, 231, 232, 234, 240, 241, 242, 244.</p> <p><i>Ternullo discloses that the DLL1 and DLL2 outputs driven by the bus drivers in Fig. 3 correspond to DLL1 and DLL2 (i.e. the “differential bus”) and serve as inputs to Fig. 5: “latch lines LAT1 and LAT2 are coupled through read drivers 90 to data latch lines DLL2 and DLL1, respectively. The read driver coupled to latch line LAT2 includes PFET transistors 91 and 92 and NFET transistors 93 and 94. The read driver coupled to latch line LAT1 includes PFET transistors 95 and 96 and</i></p>

**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

Claim Language	<i>Ternullo</i>
	<p>NFET transistors 97 and 98.” <i>Ternullo</i> 7:13-18 (emphasis added); <i>see also id.</i> Figs. 1-5. Thus, the bus drivers are coupled to the differential bus.</p> <p><i>Ternullo</i> further discloses that “when control signal DCLKD is high and signal DCLKN is low, NFET transistor 161 and PFET transistor 162 couple line DLL1 to line DLL2, while NFET transistors 163 and 164 and PFET transistors 165 and 166 couple the lines DLL1 and DLL2 to the midlevel voltage source VBLR.” <i>Ternullo</i> 8:28-32 (emphasis added); <i>see also, e.g., id.</i> 10:35-40.</p> <p>One of ordinary skill in the art at the time of the alleged invention of the ’130 Patent would have recognized DLL1 and DLL2 as the “differential bus” because a voltage differential (i.e., a difference in voltages between the two bus lines) can develop on these two bus lines. <i>See, e.g., Ternullo</i> 10:35-43. In addition, DLL1 and DLL2 precede isolation circuit 170 within <i>Ternullo</i>’s latching sense amplifier (discussed further below), and is consistent with the Patent Owner’s own mapping of “differential bus” in the ’657 proceeding:</p>



**Declaration of Dr. R. Jacob Baker**  
**Inter Partes Review of U.S. Patent 6,366,130**


Claim Language	Ternullo
	<p style="text-align: center;">Ex. 1004, p. 68 (declaration of Dr. Philip Koopman submitted by Patent Owner; labeled differential bus LT and LC precedes sense amplifier 16).</p>
a latching sense amplifier coupled to the differential bus;	<p><i>Ternullo</i> discloses a latching sense amplifier (shown in purple) coupled to the differential bus DLL1 and DLL2. <i>See, e.g., Ternullo</i> Fig. 5 (annotated below).</p>

Claim Language	Ternullo
	<p><i>Fig. 5.</i></p> <p>The purple box drawn above for the latching sense amplifier is consistent with Petitioner’s proposed construction of “latching sense amplifier,” as it is a circuit, including a latch, that detects and amplifies signals. This circuit includes an input/output latch 180. The circuit detects and amplifies the signal on DLL1 and DLL2 received through isolation circuit 170. <i>Ternullo</i> 7:58-8:3, 8:51-55, 10:46-49.</p>

**Declaration of Dr. R. Jacob Baker**  
**Inter Partes Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<b><i>Ternullo</i></b>
	<p><i>Ternullo</i> discloses that “[w]hen NFET transistor 186 is biased on by a high on control signal IOEQN and when PFET transistor 181 is biased on by a low on control signal IOEQ, the input/output latch 180 is turned on. Once the input/output latch 180 is turned on, when a high or low signal appears on either of the lines IOLAT1 or IOLAT2, the other line IOLAT1 or IOLAT2 is correspondingly driven to the opposite state by the function of the latch.” <i>Ternullo</i> 8:48-55.</p>
<p>wherein the latching sense amplifier comprises: a first stage including a cross-coupled latch coupled to a differential data bus; and</p>	<p><i>Ternullo</i> discloses a latching sense amplifier (shown in purple) wherein a first stage (shown in light blue) includes a cross-coupled latch (e.g., input/output latch 180) coupled to a differential data bus (e.g., IOLAT1 and IOLAT2). <i>See, e.g., Ternullo</i> Fig. 5 (annotated below).</p>


Claim Language	Ternullo
----------------	----------




The light blue box drawn above for the first stage is consistent with Petitioner’s proposed construction of “stage,” as it is a “portion of a circuit.” Namely, the first stage is a portion of the latching sense amplifier. In particular, isolation circuit 170 passes the differential voltage to input/output latch 180, which eventually latches and amplifies the differential voltage. *See,*

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<b><i>Ternullo</i></b>
	<p><i>e.g.</i>, <i>Ternullo</i> 7:58-8:3, 8:48-55, 10:35-43.</p> <p><i>Ternullo</i> discloses that “[w]hen NFET transistor 186 is biased on by a high on control signal IOEQN and when PFET transistor 181 is biased on by a low on control signal IOEQ, the input/output latch 180 is turned on. Once the input/output latch 180 is turned on, when a high or low signal appears on either of the lines IOLAT1 or IOLAT2, the other line IOLAT1 or IOLAT2 is correspondingly driven to the opposite state by the function of the latch.” <i>Ternullo</i> 8:48-55.</p> <p>Fig. 5 of <i>Ternullo</i> (annotated below) further teaches that the latch in <i>Ternullo</i>’s first stage is cross coupled because the output of a first transistor is tied to the input of a second transistor, and vice versa:</p>

Claim Language	<i>Ternullo</i>
	 <p data-bbox="487 997 1437 1470">One of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have understood that input/output latch 180 in Fig. 5 is mistakenly drawn incorrectly. The gates of the transistors are improperly connected to each other (the section of annotated Fig. 5 below covered by the green lines should be removed):</p>

Claim Language	<i>Ternullo</i>
	 <p>The diagram shows a circuit labeled IOLAT1 180 enclosed in a dashed box. It features several transistors: 181, 182, 183, 184, 185, and 186. Transistors 181 and 182 are connected to an input line. Transistors 183 and 184 are connected to a central node. Transistors 185 and 186 are connected to an output line. The gates of transistors 181, 182, 183, and 184 are interconnected in a way that does not form a standard cross-coupled latch structure.</p> <p>Indeed, <i>Ternullo</i> teaches that “input/output latch operate[s] similarly to ... data line latch 80 in FIG. 2” (<i>Ternullo</i> 7:63-65), and data line latch 80, as further detailed in Fig. 3, is drawn correctly without the transistor gates connected to each other:</p>


**Declaration of Dr. R. Jacob Baker**  
*Inter Partes* Review of U.S. Patent 6,366,130


Claim Language	<i>Ternullo</i>
	<p style="text-align: right;">9)</p>
	<p>Additionally, one of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have recognized IOLAT1 and IOLAT2 as the “differential data bus” because it represents an amplified voltage differential representative of the data to be read out by the latching sense amplifier. <i>See, e.g., Ternullo</i> 8:45-55. Indeed, one of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have understood IOLAT1 and IOLAT2 to include differential data because of the amplified voltage differential on these lines.</p>
an output stage	<i>Ternullo</i> discloses a latching sense amplifier (shown in purple)



**Declaration of Dr. R. Jacob Baker**  
**Inter Partes Review of U.S. Patent 6,366,130**


Claim Language	Ternullo
<p>coupled to an output of said first stage;</p> <p>wherein the output of the first stage is coupled to an input of the output stage;</p>	<p>wherein an output stage (e.g., read drivers 190, shown in orange) is coupled to an output of the first stage (shown in light blue), and wherein the output of the first stage is coupled to an input of the output stage. <i>See, e.g., Ternullo Fig. 5</i> (annotated below).</p>



Claim Language	<i>Ternullo</i>
	 <p data-bbox="665 1144 1201 1260" style="border: 1px solid green; padding: 5px; display: inline-block;">Output of first stage coupled to input of output stage</p> <p data-bbox="487 1312 1437 1879">The orange box drawn in the first figure above for the output stage comprises read drivers 190 (see, e.g., <i>Ternullo</i> 8:56-67) and is consistent with Petitioner’s proposed construction of “stage,” as it is a “portion of a circuit.” Namely, the output stage is a portion of the latching sense amplifier. In particular, the identified “output stage” performs the function of driving the output of <i>Ternullo</i>’s latching sense amplifier. <i>Ternullo</i> 8:7-</p>

**Declaration of Dr. R. Jacob Baker**  
**Inter Partes Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<b><i>Ternullo</i></b>
	<p>10, 8:56-62 (stating that “[t]ristate read drivers 190 include two read drivers coupled to input/output latch lines IOLAT1 and IOLAT2. The tristate read driver coupled to input/output latch line IOLAT1 includes PFET transistors 191 and 192 and NFET transistors 193 and 194, while the tristate read driver coupled to input/output latch line IOLAT2 includes PFET transistors 195 and 196 and NFET transistors 197 and 198”) (emphasis added).</p>
<p>wherein the differential bus and the differential data bus are precharge to a voltage <math>V_{pr}</math> between <math>V_{dd}</math> and ground, where <math>V_{pr} = K * V_{dd}</math>, and <math>K</math> is a precharging</p>	<p><i>Ternullo</i> discloses that the differential bus (e.g., DLL1 and DLL2) and differential data bus (e.g., IOLAT1 and IOLAT2) are precharged to a voltage <math>V_{pr}</math> between <math>V_{dd}</math> and ground, where <math>V_{pr} = K * V_{dd}</math>, and <math>K</math> is a precharging voltage factor. See, e.g., <i>Ternullo</i> Fig. 5 (annotated below). Specifically, the differential bus is precharged to the midlevel voltage <math>V_{BLR}</math> (i.e., a voltage between <math>V_{dd}</math> and ground) due to the precharge voltage source <math>V_{BLR}</math>:</p>

Claim Language	Ternullo
voltage factor.	 <p><b>Fig. 5.</b> The diagram illustrates a circuit with an equalizing circuit 160. This circuit includes NFET transistors 161, 163, and 164, and PFET transistors 162, 165, and 166. A voltage precharge source VBLR is connected to the gates of transistors 161 and 163. The circuit also features a differential bus (indicated by a green box) and a differential data bus (indicated by a pink box). Other components include an IOEQN input, DLL1 and DLL2 signals, and a differential data bus structure 190 with nodes 191-198. Control signals include DCLK, WRIN, WRI, SELB, READN, READA, WRITE, and WRITEN. The circuit is connected to output nodes IO1 and IO2.</p>

With respect to precharging the differential bus to an intermediate voltage  $V_{pr}$  between between ground and  $V_{dd}$ , *Ternullo* discloses that “FIG. 5 illustrates a practical implementation of the circuit of FIG. 4. As shown in FIG. 5, equalizing circuit 160 includes NFET transistors 161, 163, and 164, and PFET transistors 162, 165, and 166. Equalizing circuit 160 is constructed and operates similarly to equalizing

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<b><i>Ternullo</i></b>
	<p>circuit 60 of FIG. 2. Thus, when control signal DCLKD is high and signal DCLKN is low, NFET transistor 161 and PFET transistor 162 couple line DLL1 to line DLL2, while NFET transistors 163 and 164 and PFET transistors 165 and 166 couple the lines DLL1 and DLL2 to the <i>midlevel voltage source VBLR</i>.” <i>Ternullo</i> 8:23-33 (emphasis added).</p> <p>The differential data bus is also precharged as the intermediate precharge voltage applied to the differential bus (i.e., VBLR) is passed to the differential data bus through isolation circuit 170. <i>See, e.g., Ternullo</i> 8:34-42 (“Isolation circuit 170 includes NFET transistors 172 and 174 and PFET transistors 176 and 178. Isolation circuit 170 is constructed and operates similarly to isolation circuit 70 in FIG. 2. Thus, when NFET transistors 172 and 174 are biased on by a high signal on control signal IOEQ, and PFET transistors 176 and 178 are biased on by a low signal on control signal IOEQN, lines DLL1 and DLL2 are coupled to the input/output latch lines IOLAT1 and IOLAT2, respectively.”), 5:24-27 (“As will be described in more detail below, when the isolation circuit 70 is activated, it</p>

**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<i>Ternullo</i>
	allows signals to pass from the data lines DL1 and DL2 to the latch lines LAT1 and LAT2, respectively.”). <i>See also, e.g., Ternullo</i> 6:21-51, 8:45-55.

**b. Claim 2**

32. *Ternullo* discloses each and every feature of claim 2.

<b>Claim Language</b>	<i>Ternullo</i>
2. The data transfer arrangement in accordance with claim 1 wherein the bus drivers comprise active pull-up and active pull-down bus drivers.	<i>Ternullo</i> discloses a data transfer arrangement wherein the bus drivers (e.g., transistor group 91-94 and transistor group 95-98) comprise active pull-up (e.g., transistors 91, 92, 95, 96) and active pull-down (e.g., transistors 93, 94, 97, 98) bus drivers.

Claim Language	Ternullo
	<p data-bbox="617 483 730 535"><i>Fig. 3.</i></p> <p data-bbox="487 1837 1437 1879"><i>Ternullo</i> discloses that transistors 91, 92, 95, and 96 operate to</p>

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

Claim Language	<i>Ternullo</i>
	<p>couple outputs DLL1 and DLL2 to Vdd (indicated by the flat line to the right of transistors 91 and 95) and thus serve as active pull-up bus drivers, and that transistors 93, 94, 97, and 98 operate to couple outputs DLL1 and DLL2 to ground (indicated by the triangle to the left of transistors 94 and 98) and thus serve as active pull-down bus drivers: “The read driver coupled to latch line LAT2 includes PFET transistors 91 and 92 and NFET transistors 93 and 94. The read driver coupled to latch line LAT1 includes PFET transistors 95 and 96 and NFET transistors 97 and 98. While the connections and operation of the read driver connected to latch line LAT2 will be described below, it is understood that the read driver connected to latch line LAT1 is constructed and operates similarly. PFET transistor 91 has its source <i>coupled to</i> <math>V_{DD}</math>, its gate coupled to latch line LAT2, and its drain coupled to the source of PFET transistor 92. PFET transistor 92 has its gate coupled to a control signal READBM and its drain coupled to the drain of NFET transistor 93 and also coupled to the line DLL1. NFET transistor 93 has its gate coupled to the signal</p>



**Declaration of Dr. R. Jacob Baker**  
**Inter Partes Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<b><i>Ternullo</i></b>
	<p>READM and its source coupled to the drain of NFET transistor 94. NFET transistor 94 has its gate coupled to the latch line LAT2 and its source <i>coupled to ground</i>. The read driver operates such that when the signal on the latch line LAT2 is low, PFET transistor 91 is biased on, and if the signal READBM is also low at that time, a high signal will be passed to the line DLL1. If the latch line LAT2 is high, then the NFET transistor 94 will be biased on, and if the signal READM is high, then a low signal will be passed to the line DLL1.” <i>Ternullo</i> 7:15-37 (emphasis added).</p>

**c. Claim 3**

33. *Ternullo* discloses each and every feature of claim 3.

<b>Claim Language</b>	<b><i>Ternullo</i></b>
<p>3. The data transfer arrangement in accordance with claim 1,</p>	<p>As illustrated in Claim 1, <i>Ternullo</i> discloses a data transfer arrangement including a latching sense amplifier with a first stage. <i>Ternullo</i> Fig. 5 (annotated below).</p>

Claim Language	Ternullo
<p>wherein the first stage of the latching sense amplifier comprises: a plurality of input pass transistors each having a</p>	<p><i>Ternullo</i> discloses a first stage of a latching sense amplifier comprising a plurality of input pass transistors (e.g., transistors 172, 174, 176, 178) each having a gate, a source terminal, and a drain. <i>See, e.g., Ternullo</i> Fig. 5 (annotated below).</p>

Claim Language	Ternullo
<p>gate, a source terminal, and a drain; and</p>	<div style="text-align: center;"> </div> <p><b>Plurality of input pass transistors</b></p> <p><b>First stage</b></p> <p>Transistors 172, 174, 176, and 178 in Ternullo’s isolation circuit 170 act as input pass transistors because “when NFET transistors 172 and 174 are biased on by a high signal on control signal IOEQ, and PFET transistors 176 and 178 are biased on by a low signal on control signal IOEQN, lines DLL1 and DLL2 are coupled to the input/output latch lines IOLAT1 and IOLAT2, respectively.” <i>Ternullo</i> 8:37-42.</p> <p>One of ordinary skill in the art at the time of the alleged invention of the ’130 Patent would have understood that 172,</p>

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**


<b>Claim Language</b>	<b><i>Ternullo</i></b>
	<p>174, 176, and 178 are pass transistors since they pass the voltages from DLL1 and DLL2 to IOLAT1 and IOLAT2, respectively. Further, one of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have understood the gate, source, and drain of the input pass transistors are indicated as follows in annotated Fig. 5 of <i>Ternullo</i> (sources in blue circles; drains in red circles; gates in green circles)<sup>1</sup>:</p>

---

<sup>1</sup> One of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have understood that the identification of the sources and drains for the input pass transistors is dependent on the voltage provided to the transistors through DLL1 and DLL2. Nonetheless, the identification of the sources and drains in annotated Fig. 5 of *Ternullo* is consistent with the '130 Patent's specification and identification of sources and drains for the claimed input pass transistors.

Claim Language	<i>Ternullo</i>
	<p>The diagram illustrates a circuit stage 170 enclosed in a dashed box. It features four transistors: 174, 178, 172, and 176. Each transistor is represented by a symbol with a gate (G), source (S), and drain (D) terminal. The gates of transistors 174 and 178 are connected to the drains of transistors 172 and 176, respectively, forming a cross-coupled structure. The sources of transistors 174 and 178 are connected to a common source node, and the sources of transistors 172 and 176 are connected to another common source node. The drains of transistors 174 and 176 are connected to a common drain node, and the drains of transistors 172 and 178 are connected to another common drain node. The diagram also shows various interconnections and a power supply symbol on the right side.</p>
a plurality of	<i>Ternullo</i> discloses a first stage (shown in light blue) of a

**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

Claim Language	Ternullo
<p>NMOS and PMOS transistors each having a gate, a source terminal, and a drain;</p>	<p>latching sense amplifier comprising of a plurality of NMOS (e.g., NMOS transistors 184, 185, and 186) and PMOS transistors (e.g., PMOS transistors 181, 182, 183) each having a gate, a source terminal, and a drain. <i>See, e.g., Ternullo Fig. 5</i> (annotated below).</p> 

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<b><i>Ternullo</i></b>
	<p><i>Ternullo</i> discloses that “[i]nput/output latch 180 includes PFET<sup>2</sup> transistors 181, 182 and 183 and NFET transistors 184, 185 and 186.” <i>Ternullo</i> 8:45-46 (emphasis added).</p> <p>One of ordinary skill in the art at the time of the alleged invention of the ’130 Patent would have understood that the gate, source, and drain of the plurality of NMOS and PMOS transistors are indicated as follows in annotated Fig. 5 of <i>Ternullo</i> (sources in blue circles; drains in red circles; gates in green circles):</p>

---

<sup>2</sup> One of ordinary skill in the art at the time of the alleged invention of the ’130 Patent would have understood that a p-channel MOSFET was often referred to as PFET or PMOS and that an n-channel MOSFET was often referred to as NFET or NMOS.

Claim Language	<i>Ternullo</i>
<p>wherein the drains of the input pass transistors are coupled to the</p>	<p><i>Ternullo</i> discloses a first stage of a latching sense amplifier wherein the drains of the input pass transistors (e.g., transistors 172, 174, 176, 178) are coupled to the drains of the cross-coupled latch amplifier NMOS (e.g., NMOS transistors 184,</p>




**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<b><i>Ternullo</i></b>
drains of the cross-coupled latch amplifier NMOS and PMOS transistors,	185) and PMOS transistors (e.g., PMOS transistors 182, 183).  <i>See, e.g., Ternullo</i> Fig. 5 (annotated below; drains in red circles) <sup>3</sup> :

---

<sup>3</sup> One of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have understood that the identification of the drains for the input pass transistors is dependent on the voltage provided to the transistors through DLL1 and DLL2. Nonetheless, the identification of the drains in annotated Fig. 5 of *Ternullo* is consistent with the '130 Patent's specification and identification of drains for the claimed input pass transistors.


Claim Language	<i>Ternullo</i>
	 <p>The diagram illustrates two isolation circuits, IOLAT1 and IOLAT2, within a dashed boundary. IOLAT1 is connected to input pass transistors 174 and 178. IOLAT2 is connected to input pass transistors 172 and 176. The drains of 174 and 178 are coupled to the drains of NMOS 185 and PMOS 183. The drains of 172 and 176 are coupled to the drains of NMOS 184 and PMOS 182. Other transistors shown include 181, 182, 183, 184, 185, 186, and 180. Red circles labeled 'D' indicate the drain nodes. Green boxes and arrows provide specific coupling annotations.</p> <p><b>Coupling drains of input pass transistors 174, 178 to drains of NMOS 185 and PMOS 183</b></p> <p><b>Coupling drains of input pass transistors 172, 176 to drains of NMOS 184 and PMOS 182</b></p> <p><i>Ternullo</i> further discloses that “[i]solation circuit 170 includes NFET transistors 172 and 174 and PFET transistors 176 and 178. Isolation circuit 170 is constructed and operates similarly to isolation circuit 70 in FIG. 2. Thus, when NFET transistors</p>

**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**


Claim Language	<i>Ternullo</i>
	172 and 174 are biased on by a high signal on control signal IOEQ, and PFET transistors 176 and 178 are biased on by a low signal on control signal IOEQN, <i>lines DLL1 and DLL2 are coupled to the input/output latch lines IOLAT1 and IOLAT2, respectively.</i> ” <i>Ternullo</i> 8:34-42 (emphasis added).
each source terminal of the input pass transistors is coupled to an input,	<i>Ternullo</i> discloses a first stage of a latching sense amplifier wherein each source terminal of the input pass transistors (e.g., transistors 172, 174, 176, 178) is coupled to an input. <i>See, e.g., Ternullo</i> Fig. 5 (annotated below; sources in blue circles). <sup>4</sup>

---

<sup>4</sup> One of ordinary skill in the art at the time of the alleged invention of the ’130 Patent would have understood that the identification of the sources for the input pass transistors is dependent on the voltage provided to the transistors through DLL1 and DLL2. Nonetheless, the identification of the sources in annotated Fig. 5 of *Ternullo* is consistent with the ’130 Patent’s specification and identification of sources for the claimed input pass transistors.

Claim Language	<i>Ternullo</i>
	 <p>The diagram shows a circuit with several components: an input signal IOEQ, a differential pair of NMOS transistors (164, 163) with a bias current source VBLR, a second differential pair (166, 165), and a cross-coupled latch amplifier (170) consisting of NMOS transistors 174, 178, 172, and 176. A clock signal S is connected to the gates of transistors 174, 178, 172, and 176. Two data paths, DLL1 and DLL2, are shown as thick green lines. One green box points to the sources of transistors 174 and 178, and another points to the sources of transistors 172 and 176. A dashed box labeled 220 encloses the central differential pair and latch amplifier.</p>
<p>the sources of the cross-coupled latch amplifier NMOS transistors are coupled to the drain of the</p>	<p><i>Ternullo</i> discloses a first stage of a latching sense amplifier wherein the sources of the cross-coupled latch amplifier NMOS transistors (e.g., NMOS transistors 184, 185) are coupled to the drain of the NMOS transistor (e.g., NMOS transistor 186) coupled to a clock signal input (e.g., IOEQN). See, e.g., <i>Ternullo</i> Fig. 5 (annotated below; sources in blue</p>

Claim Language	Ternullo
<p>NMOS transistor coupled to a clock signal input, and</p>	<p>circles; drains in red circles):</p> <p><i>Fig. 5.</i></p> <p>The diagram shows a circuit with several transistors and signal paths. A clock signal input is shown in a box, connected to an inverter (234). The output of the inverter is a node labeled IOEQN, which is circled. A green box highlights the path from IOEQN to an NMOS transistor (186) within a circuit block 180. Other components include transistors 160-166, 170-178, and 181-185, and signals DLL1, DLL2, and DLL1'. The circuit is labeled with various reference numerals and names like VBLR, IOLAT1, and IOLAT2.</p>

Claim Language	Ternullo
	 <p data-bbox="738 1249 1291 1459" style="border: 1px solid green; padding: 5px; color: green;">Coupling sources of NMOS transistors 184, 185 in cross-coupled latch amplifier with drain of NMOS transistor 186</p> <p data-bbox="487 1512 1429 1890">As disclosed by <i>Ternullo</i>, IOEQN is a clock signal as it is simply the inversion of clock signal IOEQ: “Another advantage of this invention as described above is that it uses the read data path as a read/write data path. As described above with reference to FIGS. 1, 4 and 5, the <i>clock signals</i></p>

**Declaration of Dr. R. Jacob Baker**  
**Inter Partes Review of U.S. Patent 6,366,130**

Claim Language	<i>Ternullo</i>
	<p>DCLK and <i>IOEQ</i> control the equalization circuits between the data latch lines DLL1 and DLL2, and the input/output lines IO1 and IO2, respectively. As illustrated with respect to FIGS. 7 and 8, <i>clock signals IOEQ</i> and DCLK are disabled during a write operation so as to allow the lines IO1, IO2, DLL1, and DLL2 to be over-driven with the write data.” <i>Ternullo</i> 15:14-23 (emphasis added); <i>see also, e.g., id.</i> 8:42-44 (“Control signal IOEQN is generated by inverter 234. Inverter 234 receives as its input signal IOEQ and outputs signal IOEQN.”), 8:48-51, 12:41-44.</p>
<p>the sources of the PMOS transistors are coupled to the drain of the PMOS transistor having a gate coupled to an inverted clock signal input.</p>	<p><i>Ternullo</i> discloses a first stage of a latching sense amplifier wherein the sources of the PMOS transistors (e.g., PMOS transistors 182, 183) are coupled to the drain of the PMOS transistor (e.g., PMOS transistor 181) having a gate coupled to an inverted clock signal input (e.g., IOEQ). <i>See, e.g., Ternullo</i> Fig. 5 (annotated below; sources in blue circles; drains in red circles):</p>

Claim Language	Ternullo
	<p><i>Fig. 5.</i></p> <p><b>Inverted clock signal</b></p> <p><b>Inverted clock signal IOEQ coupled to gate of PMOS transistor 181</b></p>





**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<i>Ternullo</i>
	circuits between the data latch lines DLL1 and DLL2, and the input/output lines IO1 and IO2, respectively. As illustrated with respect to FIGS. 7 and 8, <i>clock signals IOEQ and DCLK are disabled during a write operation so as to allow the lines IO1, IO2, DLL1, and DLL2 to be over-driven with the write data.</i> ” <i>Ternullo</i> 15:14-23 (emphasis added); <i>see also, e.g., id.</i> 8:48-51, 12:41-44.

**d. Claim 5**

34. *Ternullo* discloses each and every feature of claim 5.

<b>Claim Language</b>	<i>Ternullo</i>
5. The data transfer arrangement in accordance with claim 1, wherein the voltage precharge source is configured to	<p><i>Ternullo</i> discloses a data transfer arrangement wherein the voltage precharge source is configured to precharge the differential bus (e.g., DLL1 and DLL2) to a predetermined voltage that is less than a logic high voltage and greater than a logic low voltage.</p> <p><i>Ternullo</i> discloses that “[a]s shown in FIG. 5, equalizing circuit 160 includes NFET transistors 161, 163, and 164, and PFET transistors 162, 165, and 166. Equalizing circuit 160 is</p>

**Declaration of Dr. R. Jacob Baker**  
**Inter Partes Review of U.S. Patent 6,366,130**

<b>Claim Language</b>	<b><i>Ternullo</i></b>
precharge the differential bus to a predetermined voltage that is less than a logic high voltage and greater than a logic low voltage.	constructed and operates similarly to equalizing circuit 60 of FIG. 2. Thus, when control signal DCLKD is high and signal DCLKN is low, NFET transistor 161 and PFET transistor 162 couple line DLL1 to line DLL2, while NFET transistors 163 and 164 and PFET transistors 165 and 166 couple the lines DLL1 and DLL2 to the <i>midlevel voltage source VBLR</i> .”  <i>Ternullo</i> 8:23-33 (emphasis added).

**e. Claim 6**

35. *Ternullo* discloses each and every feature of claim 6.

<b>Claim Language</b>	<b><i>Ternullo</i></b>
6. The data transfer arrangement in accordance with claim 1 further comprising a precharge circuit coupled between	<i>Ternullo</i> discloses a data transfer arrangement further comprising a precharge circuit (e.g., equalizing circuit 160) coupled between the precharge source (e.g., VBLR) and the differential bus (e.g., DLL1 and DLL2). <i>See, e.g., Ternullo</i> Figs. 4, 5 (annotated below).

Claim Language	<i>Ternullo</i>
<p>the precharge source and the differential bus.</p>	<div style="text-align: center;"> <p style="text-align: center;"><i>Fig. 4.</i></p> </div> <p><i>Ternullo</i> discloses that “[a]s illustrated in FIG. 4, equalizing circuit 160 is coupled between the data latch lines DLL1 and DLL2. Equalizing circuit 160 is controlled by control signals DCLKN and DCLKD from equalizing logic circuit 220, which receives as inputs control signals DCLK and WRIN. Equalizing circuit 160 operates similarly to equalizing circuit 60 of FIG. 2, so as to tie the data latch lines DLL1 and DLL2</p>



**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

Claim Language	<i>Ternullo</i>
	<p>transistor 162 couple line DLL1 to line DLL2, while NFET transistors 163 and 164 and PFET transistors 165 and 166 couple the lines DLL1 and DLL2 to the midlevel voltage source VBLR.” <i>Ternullo</i> 8:24-33.</p> <p>The precharge circuit is between the voltage precharge source and the differential bus because the transistors within the precharge circuit connect the voltage precharge source to the differential bus. <i>See, e.g., Ternullo</i> 8:24-33. This is consistent with the '130 Patent’s disclosure and the Patent Owner’s characterization of the disclosure during reexamination:</p> <div style="text-align: center;"> <p style="text-align: center;">Bus drivers    Precharge circuit    Bus lines    Bus receiver</p> </div> <p>Ex. 1004, p. 68 (declaration of Dr. Philip Koopman disclosing precharge circuit 13 and the “differential bus”).</p>

**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

**2. *Ternullo* and *Hardee* Disclose or Suggest the Features of  
Claim 7**

36. In my opinion, *Ternullo* and *Hardee* disclose or suggest each and every feature recited in claim 7, which is reproduced below:

*The data transfer arrangement in accordance with  
claim 2 wherein the active pull up and pull down bus  
drivers are NMOS transistors.*

37. As I discussed above in connection with claim 2, *Ternullo* discloses a data transfer arrangement with active pull up and active pull down bus drivers. *See, e.g., Ternullo* Fig. 5, 7:15-37. *Ternullo* discloses that the active pull up and pull down bus drivers comprise of both NMOS and PMOS transistors. *See, e.g., Ternullo* Fig. 5, 7:15-37. One of ordinary skill in the art at the time of the alleged invention of the '130 Patent, however, would have modified *Ternullo* so that the active pull up and pull down bus drivers comprised entirely of NMOS transistors.

38. It was well known at the time of the alleged invention of the '130 Patent that active pull up and active pull down bus drivers could be designed with solely NMOS transistors. For example, Fig. 5 of *Hardee* discloses NMOS active pull up (128 and 132) and pull down (130 and 134) drivers:




FIG. 5

Hardee discloses:

Transistors 128 and 130 are N channel devices having their source-drain paths coupled in series. The drain of transistor 128 is coupled to VCC and the source of transistor 130 is coupled to ground. A data write signal DW is coupled to the gate electrode of transistor 128 and its complement DWB is coupled to the gate electrode of transistor 130. A similar configuration exists on the right side of sense amplifier 100 where transistors 132 and 134 are coupled between VCC and ground and have a node 136 there between which is coupled to transistor 124. Note, however, that the data write signal DW is coupled to control transistor 134 whereas its complement DWB is



**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

coupled to the gate electrode of transistor 132. That is to say, the data write signal DW turns on a *pull-up transistor 128* on the left side of the sense amplifier 100, but turns on a *pull down transistor 134* on the right side of sense amplifier 100. Its complementary signal DWB likewise has reciprocal effects on the left and right sides.

*Hardee* 6:28-46 (emphasis added).

39. Given the teachings of *Hardee*, which like *Ternullo* is also concerned with signal transmission and improving the efficiency of such transmissions (*see supra* Section VI.A), one of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have been motivated to reconfigure the circuit of *Ternullo* to include NMOS pull up and pull down bus drivers. One of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have done so in order to reduce the layout area and avoid latch-up. The use of only NMOS transistors in the driver eliminates the need for the n-well used in the construction of PMOS transistors and thus reduces the layout size. Small layout size can be important when connecting the drivers up to an array of transistors, as used in a memory, or driving a parallel data bus where the data signals are laid out directly adjacent to each other. Further, by eliminating the PMOS device, the driver becomes immune to latch-up. Latch-up causes a wire to short to the power supply Vdd (or Vcc) or ground. Avoiding latch-up is especially important when

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

driving a signal off-chip where the driver is connected to a bonding wire which is inductive and thus can produce ringing voltages.

40. Further, in my opinion, implementing pull up and pull down bus drivers using solely NMOS transistors in *Ternullo* is simply a design choice that one of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have certainly understood. This follows from the fact that there were a small finite number of MOSFET configurations for implementing pull up and pull down bus drivers (e.g., NMOS, PMOS, or CMOS – both NMOS and PMOS). In fact, this change would have amounted to nothing more than applying known techniques to improve similar devices in the same way to yield predictable results.

**3. *Ternullo* and *Sukegawa* Disclose or Suggest the Features of Claim 9**

41. In my opinion, *Ternullo* and *Sukegawa* disclose or suggest each and every feature recited in claim 9, which is reproduced below:


***The data transfer arrangement of claim 1 wherein the output stage includes cross-coupled feedback.***

42. As I discussed above in connection with claim 1, *Ternullo* discloses a data transfer arrangement with an output stage. *See, e.g., Ternullo* Fig. 5, 8:56-62. The output stage does not disclose cross-coupled feedback. However, one of ordinary skill in the art at the time of the alleged invention of the '130 Patent

**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

would have modified *Ternullo* so that the output stage included cross-coupled feedback.


43. It was well known at the time of the alleged invention of the '130 Patent that an output stage with cross-coupled feedback could be coupled to the output of a first stage of a latching differential amplifier. For example, Fig. 1 of *Sukegawa* below discloses an output stage (e.g., receiver circuit 4) that includes cross-coupled feedback coupled to the output of a first stage:



The cross-coupled feedback identified above is consistent with the “cross-coupled feedback” identified by the Patent Owner during *inter partes* reexamination. Specifically, Patent Owner argued that “cross-coupled feedback” was

**Declaration of Dr. R. Jacob Baker**  
**Inter Partes Review of U.S. Patent 6,366,130**

demonstrated by Fig. 2 of the '130 Patent, which is nearly (if not entirely) identical with Petitioner's mapping of *Sukegawa*:



Ex. 1004, p. 127. Patent Owner argued that “feedback” should be construed to mean “a loop in the topography of a circuit where, in addition to its input being connected to its output, its output is also connected to its input via a different path.” *Id.*, p. 126. The circuit in *Sukegawa* meets this definition as the output C above transistor 34 is tied to the input gate of transistor 40 and the output C above transistor 35 is tied to the input gate of transistor 39. *See, e.g., Sukegawa* 8:59-64, Fig. 1. Indeed, this identical circuitry disclosed by Fig. 2 of the '130 Patent was not only sufficient to satisfy the “feedback” limitation of claim 9, but also the additional limitation that the feedback must be “cross-coupled.” Ex. 1004, pp. 126-

**Declaration of Dr. R. Jacob Baker**  
***Inter Partes* Review of U.S. Patent 6,366,130**

27, 39-40. Accordingly, in my opinion, *Sukegawa* discloses cross-coupled feedback.

44. In addition, one of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have recognized that the output stage of *Sukegawa* is analogous to the output stage identified in *Ternullo*, which is also concerned with signal transmission and improving the efficiency of such transmissions (*see supra* Section VI.A). Like the output stage of *Ternullo*, the output stage of *Sukegawa* receives signals after the signals have been amplified by a differential amplifier, and thus structurally, one of ordinary skill in the art at the time of the alleged invention of the '130 Patent could have modified the output stage of the latching sense amplifier disclosed in *Ternullo* with the output stage disclosed in *Sukegawa*. Further, one of ordinary skill in the art at the time of the alleged invention of the '130 Patent would have been motivated to modify the output stage of *Ternullo* with the output stage of *Sukegawa* because *Sukegawa*'s output stage employs positive feedback, which could have achieved faster switching, a desirable result in high-speed signal transmissions. In fact, this change would have amounted to nothing more than applying known techniques to improve similar devices in the same way to yield predictable results.


**Declaration of Dr. R. Jacob Baker  
Inter Partes Review of U.S. Patent 6,366,130**

**VII. CONCLUSION**

45. In summary, it is my opinion that certain references disclose or suggest all of the features recited in the challenged claims of the '130 Patent.

46. I declare that all statements made herein of my knowledge are true, and that all statements made on information and belief are believed to be true, and that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code.

Dated: June 26, 2015

By:   
R. Jacob Baker, Ph.D., P.E.

DECLARATION OF DR. R JACOB BAKER

APPENDIX A

---

**R. JACOB (JAKE) BAKER, PH.D., P.E.**

---

Professor of Electrical and Computer Engineering  
University of Nevada, Las Vegas  
Department of Electrical and Computer Engineering  
Box 454026 • 4505 S. Maryland Parkway  
Las Vegas, Nevada 89154-4026

(702) 895-4125 (office)

Email: [rjacobbaker@gmail.com](mailto:rjacobbaker@gmail.com)

Website: <http://CMOSedu.com/jbaker/jbaker.htm>

---

**SUMMARY**

- Extensive leadership experience including:
  - Chair, Electrical and Computer Engineering Department, Boise State University;
  - Dealing with conflict, problems, and limited resources;
  - Leading the department through ABET accreditation;
  - Creation and implementation of both Master and Doctoral programs in ECE.
- Active scholar (h-index > 30 and an i10-index > 90) whose research is focused on:
  - High-speed interfaces for electro-optic, mixed-signal, and analog integrated circuits;
  - Design of writing and sensing circuitry for emerging nonvolatile memory technologies, focal planes, and displays (arrays) in nascent nanotechnologies (e.g. magnetic, chalcogenide);
  - Analog and mixed-signal circuit techniques for nanometer CMOS; 3D packaging techniques
  - The design of instrumentation for scientific research
  - Delivery of circuit design education to off-campus students/engineers via the Internet.
- Mentor to:
  - Approximately 75 graduate students (major professor),  
<http://CMOSedu.com/jbaker/students/students.htm>
  - Electrical and Computer Engineering Department faculty;
  - Engineers locally, nationally, and internationally;
  - New and established companies.
- Inventor with 137 granted US patents
- Experienced integrated circuit designer and educator with significant industry experience. See additional information at <http://cmosedu.com/jbaker/projects/fund.htm>
- Textbook authorship and Internet contributions (see <http://CMOSedu.com>), that have helped tens of thousands of engineers around the world.
- Recognized by the IEEE Power Electronics Society with the Best Paper Award in 2000 (*IEEE Transactions on Power Electronics*) from PhD dissertation work.
- International known in the field of integrated circuit design, recipient of many honors including the Terman Award, the IEEE CAS Education Award, and IEEE Fellow.



## EDUCATION

Ph.D. in Electrical Engineering; December 1993; University of Nevada, Reno, GPA 4.0/4.0. Dissertation Title: *Applying power MOSFETs to the design of electronic and electro-optic instrumentation.*

M.S. and B.S. in Electrical Engineering; May 1986 and 1988; University of Nevada, Las Vegas. Thesis Title: *Three-dimensional simulation of a MOSFET including the effects of gate oxide charge.*

## ACADEMIC EXPERIENCE

**January 1991 - Present:** Professor of Electrical and Computer Engineering at the **University of Nevada, Las Vegas** from August 2012 to present. From January 2000 to July 2012 held various positions at **Boise State University** including: Professor (2003 – 2012), Department Chair (2004 - 2007), and tenured Associate Professor (2000 - 2003). From August 1993 to January 2000 was a tenured/tenure track faculty member at the **University of Idaho**: Assistant Professor (1993 - 1998) and then tenured Associate Professor (1998). Lastly, from January 1991 to May 1993 held adjunct faculty positions in the departments of Electrical Engineering at the University of Nevada, Las Vegas and Reno. Additional details:

- Research is focused on analog and mixed-signal integrated circuit design. Worked with multi-disciplinary teams (civil engineering, biology, materials science, etc.) on projects that have been funded by EPA, DARPA, NASA, and the Air Force Research Lab.
- Current research interests are:
  - Design of readout integrated circuits (ROICs) for use with focal plane arrays (FPAs)
  - Heterogeneous integration of III-V photonic devices (e.g. FPAs and VCSELs) with CMOS
  - Methods (e.g., 3D packaging and capacitive interconnects) to reduce power consumption in semiconductor memories
  - Analog and mixed-signal circuit design for communication systems, synchronization, energy storage, and data conversion
  - The design of writing and sensing circuitry for emerging nonvolatile memory technologies, focal planes, and displays (arrays) in nascent nanotechnologies (e.g. magnetic, chalcogenide)
  - Reconfigurable electronics design using nascent memory technologies
  - Finding an electronic, that is, no mechanical component, replacement for the hard disk drive using nascent fabrication technologies
  - Methods to deliver circuit design education to industry and off-campus students, see videos here
- Led, as chair, the department in graduate curriculum (MS and PhD), program development, and ABET accreditation visits.
- Worked with established and start-up companies to provide technical expertise and identify employment opportunities for students.
- Held various leadership and service positions including: ECE chair, graduate coordinator, college curriculum committee (chair), promotion and tenure committee, scholarly activities committee, faculty search committee, university level search committees, etc. Collaborate with College of Engineering faculty on joint research projects.
- Taught courses in circuits, analog IC design, digital VLSI, and mixed-signal integrated circuit design to both on- and, via the Internet, off-campus students. Research emphasis in integrated circuit design using nascent technologies.

## INDUSTRIAL EXPERIENCE

- 2013 - present:** Working with Freedom Photonics and Attolo Engineering in the Santa Barbara area on the integration of optics with CMOS integrated circuits including Avalanche Photodiodes. Work has resulted, and should continue to result in, support via the SBIR and STTR programs.
- 2013 - present:** Working with National Security Technologies, LLC,) on the Design of Integrated electrical/photonic application specific integrated circuit (ASIC) design.
- 2013 - 2015:** Consultant for OmniVision. Working on integrating CMOS image sensors with memory for very high-speed consumer imager products.
- 2010 - 2013:** Worked with Arete' Associates on the design of high-speed compressive transimpedance amplifiers for LADAR projects and the design of ROIC unit cells. Work funded by the U. S. Air Force.
- 2013:** Cirque, Inc. Consulting on the design of analog-to-digital interfaces for capacitive touch displays and pads.
- 2012:** Consultant at Lockheed-Martin Santa Barbara Focal Plane Array. CMOS circuit design for the development and manufacture of infrared components and imaging systems with an emphasis on highest sensitivity Indium Antimonide (InSb) focal plane arrays (FPAs) in linear through large staring formats. Product groups include FPAs, integrated dewar assemblies (IDCAs), camera heads, and infrared imaging systems.
- 2010 - 2012:** Working with Aerius Photonics (and then FLIR Inc. when Aerius was purchase by FLIR) on the design of Focal Plane Arrays funded (SBIRs and STTRs) by the U.S. Air Force, Navy, and Army. Experience with readout integrated circuits (ROICs) and the design/layout of photodetectors in standard CMOS.
- 2009 - 2010:** Sun Microsystems, Inc. (now Oracle) VLSI research group. Provided consulting on memory circuit design and proximity connection (PxC) interfaces to DRAMs and SRAMs for lower power and 3D packaging.
- 2009 - 2010:** Contour Semiconductor, Inc. Design of NMOS voltage and current references as well as the design of a charge pump for an NMOS memory chip.
- 1994 - 2008:** Affiliate faculty (Senior Designer), Micron Technology. Designed CMOS circuits for DRAMs including DLLs (design is currently used in Micron's DDR memory), PLLs for embedded graphics chips, voltage references and regulators, data converters, field-emitting display drivers, sensing for MRAM (using delta-sigma data conversion topologies), CMOS active pixel imagers and sensors, power supply design (linear and switching), input buffers, etc. Worked on a joint research project between Micron and HP labs in magnetic memory using the MJT memory cell. Worked on numerous projects (too many to list) resulting in numerous US patents (see following list). Considerable experience working with product engineering to ensure high-yield from the production line.
- Co-authored a book on DRAM circuit design through the support of Micron. Gained knowledge in the entire memory design process from fabrication to packaging.
- Developed, designed, and tested circuit design techniques for multi-level cell (MLC) Flash memory using signal processing (35 nm technology node).
- January 2008:** Consultant for Nascentric located in Austin, TX. Provide directions on circuit operation (DRAM, memory, and mixed-signal) for fast SPICE circuit simulations.
- May 1997 - May 1998:** Consultant for Tower Semiconductor, Haifa, Israel. Designed CMOS integrated circuit cells for various modem chips.
- Summer 1998:** Consultant for Amkor Wafer Fabrication Services, Micron Technology, and Rendition, Inc., Design PLLs and DLLs for custom ASICs and a graphics controller chip.

**Summers 1994 - 1995:** Micron Display Inc. Designing phase locked loop for generating a pixel clock for field emitting displays and a NTSC to RGB circuit on chip in NMOS. These displays are miniature color displays for camcorder and wrist watch size color television.

**September - October 1993:** Lawrence Berkeley Laboratory. Designed and constructed a 40 A, 2 kV power MOSFET pulse generator with a 3 ns risetime and 8 ns falltime for driving Helmholtz coils.

**Summer 1993:** Lawrence Livermore National Laboratory, Nova Laser Program. Researched picosecond instrumentation, including time-domain design for impulse radar and imaging.

**December 1985 - June 1993:** (from July 1992 to June 1993 employed as a consultant), E.G.&G. Energy Measurements Inc., Nevada, Senior Electronics Design Engineer. Responsible for the design and manufacturing of instrumentation used in support of Lawrence Livermore National Laboratory's Nuclear Test Program. Responsible for designing over 30 electronic and electro-optic instruments. This position provided considerable fundamental grounding in EE with a broad exposure to PC board design to the design of cable equalizers. Also gained experience in circuit design technologies including: bipolar, vacuum tubes (planar triodes for high voltages), hybrid integrated circuits, GaAs (high speed logic and HBTs), microwave techniques, fiber optic transmitters/receivers, etc.

**Summer 1985:** Reynolds Electrical Engineering Company, Las Vegas, Nevada. Gained hands on experience in primary and secondary power system design, installation and trouble shooting electric motors on mining equipment.

## **EXPERT WITNESS EXPERIENCE**

The law firms and clients (underlined) whom I have provided expert witness services are listed below. I have been deposed eight times and given testimony at one trial.

### **Kilpatrick Townsend & Stockton LLP (Menlo Park and San Francisco, CA)**

Case – Consultant for SK hynix, Inc. on matters relating to investigation of certain patents owned by Longitude Licensing Ltd.

Case Subject Matter – Semiconductor random access memory and communication interfaces.

Work Performed – Provided expert consulting services in 2015.

### **Ropes & Gray LLP (New York City, NY)**

Case – Samsung, Inc. v. Imperium IP Holdings (Cayman), Ltd.

Case Number – IPR2015-01233. Filed on May 21, 2015.

Case Subject Matter – Data interface circuits that can be either a single-ended interface or a differential interface.

Work Performed – Provided expert consulting services and wrote declaration for inter partes review.

### **Morgan, Lewis & Bockius LLP (Palo Alto, CA)**

Case – Silergy Corporation v. Monolithic Power Systems, Inc.

Case Numbers – IPR2015-00803 and IPR2015-00804. Filed on February 24, 2015.

Case Subject Matter – Microelectronic packaging.

Work Performed – Provided expert consulting services and wrote declarations for inter partes reviews.

### **Jones Day LLP (San Diego, CA)**

Case – Micron Technology, Inc. v. eDigital Corp.

Case Number - IPR2015-00519. Filed on December 31, 2014.

Case Subject Matter – Methods for memory management in non-volatile flash memories.

Work Performed – Provided expert consulting services and wrote declaration for inter partes review.

**Fish & Richardson P.C. (Atlanta, GA and Washington, DC)**

Case – *Micron Technology, Inc.* v. MLC Intellectual Properties and BTG USA/International Inc.

Case Number - IPR2015-00504. Filed on December 24, 2014.

Case Subject Matter – Multi-level non-volatile floating gate memory, e.g. EPROM, EEPROM, and flash technologies.

Work Performed – Provided expert consulting services and wrote declaration for inter partes review.

**Skadden, Arps, Slate, Meagher & Flom LLP & Affiliates (Palo Alto, CA)**

Case – ALFRED T. GIULIANO, Chapter 7 Trustee of the Ritz Estate; CPM ELECTRONICS INC.; E.S.E.

ELECTRONICS, INC. and MFLASH, INC., on Behalf of Themselves and All Others Similarly Situated v. *SanDisk Corp.*

Case Number – California, ND (Oakland) 4:10-cv-02787. Fourth amended complaint filed on September 24, 2014.

Case Subject Matter – Non-volatile semiconductor flash memory.

Work Performed – Provided expert consulting services.

**Ropes & Gray LLP (East Palo Alto, CA, New York City, NY, and Washington, DC)**

Case – Macronix International Co., Ltd. v. *Spansion, Inc., Aerohive Networks, Allied Telesis, Ciena, Delphi Automotive, Polycom, Ruckus Wireless, ShoreTel, Tellabs, and TiVo*

Case Number – ITC Investigation No. 337-TA-922. Complaint filed on June 27, 2014.

Case Subject Matter – Devices containing non-volatile memory and products containing the same.

Work Performed – Provided expert consulting, non-infringement analysis, invalidity analysis, Markman tutorial, and expert report.

**Quinn Emanuel Urquhart & Sullivan, LLP (San Francisco, CA and Washington, DC)**

Case – Freescale Semiconductor, Inc. v. *MediaTek, Inc.*, et. al.

Case Number – ITC Investigation No. 337-TA-920. Amended complaint filed on May 27, 2014.

Case Subject Matter – Semiconductor integrated circuits and devices containing the same.

Work Performed – Provided expert consulting services.

**DLA Piper (East Palo Alto and San Diego, CA)**

Case – *GSI Technology, Inc.* v. Cypress Semiconductor Corporation

Case Number – IPR2014-00419. Filed on February 7, 2014.

Case Subject Matter – Semiconductor static random access memory (SRAM) circuit design.

Work Performed – Provided expert consulting services and wrote declaration for inter partes review.

**Ropes & Gray LLP (Washington, DC)**

Case – Macronix International Co., Ltd. v. *Spansion, Inc.*, et al.

Case Number – Virginia, ED 3:13-cv-00679. Complaint filed on November 20, 2013.

Case Subject Matter – Non-volatile semiconductor flash memory.

Work Performed – Provided expert consulting, non-infringement analysis, and invalidity analysis.

**Cooley LLP (San Diego, CA)**

Case – HSM Portfolio LLC and Technology Properties Limited LLC v. Fujitsu, AMD, *Qualcomm, Inc.*, Elpida, SK Hynix, Micron, ProMOS, SanDisk, Sony, ST Micro, Toshiba, ON, and Zoran

Case Number – Delaware, 1:11-cv-00770. Third amended complaint filed on June 28, 2013.

Case Subject Matter – Semiconductor sensing circuits.

Work Performed – Provided expert consulting, non-infringement analysis, and invalidity analysis.

**DLA Piper (East Palo Alto and San Diego, CA)**

Case – Cypress Semiconductor Corporation v. GSI Technology, Inc.

Case Number – California, ND 3:13-cv-02013. Complaint filed on May 1, 2013.

Case Subject Matter – Semiconductor static random access memory (SRAM) circuit design.

Work Performed – Provided expert consulting, claim construction, non-infringement analysis, and invalidity analysis.

**Montgomery McCracken Walker & Rhoads LLP (Philadelphia, PA)**

Case – Simon Nicholas Richmond v. Winchance Solar Fujian Technology, Target, Creative Industries, et. al.

Case Number – New Jersey, 3:13-cv-01954. Amended complaint filed on March 27, 2013.

Case Subject Matter – Circuitry including solar cells, re-chargeable batteries, energy conversion for solar lighting.

Work Performed – Provided expert consulting, non-infringement analysis, and invalidity analysis.

**DLA Piper (East Palo Alto, CA)**

Case – Intellectual Ventures I/II LLC v. Toshiba, Inc.

Case Number – Delaware, 1:13-cv-00453. Complaint filed on March 20, 2013.

Case Subject Matter – Semiconductor memory and interface circuits.

Work Performed – Provided expert consulting, non-infringement analysis, and invalidity analysis.

**Alston & Bird, DLA Piper, Gibson Dunn, Katten, O'Melveny, Orrick, and WilmerHale (various locations in the USA)**

Case – Freescale v. Funaj, CSR, Zoran, MediaTek, Vizio, Sanyo, TPF, Top Victory Electronics, Envision Peripherals, AmTRAN, and Marvell

Case Number – Texas, WD 1:12-cv-00644. Amended complaint filed on January 14, 2013.

Case Subject Matter – Semiconductor circuitry for voltage regulators, bus terminations, packaging, and signal processing.

Work Performed – Provided expert consulting, claim construction, non-infringement analysis, invalidity analysis, and Markman tutorial.

**Amin, Turocy & Watson LLP (San Jose and San Francisco, CA)**

Case – InvenSense, Inc. v. Robert Bosch GmbH

Case Subject Matter – Microelectromechanical systems (MEMS) sensor design and manufacture.

Work Performed – Provided expert consulting services in 2013.

**Morrison & Foerster LLP (Los Angeles, Palo Alto, and San Francisco, CA)**

Case – STMicroelectronics, Inc. v. InvenSense, Inc.

Case Number – California, ND 3:12-cv-02475. Complaint filed on May 16, 2012.

Case Subject Matter – Microelectromechanical systems (MEMS) sensors including Gyroscopes and accelerometers.

Work Performed – Provided expert consulting, non-infringement analysis, invalidity analysis, and wrote declaration.

**Kilpatrick Townsend & Stockton LLP (Menlo Park and San Francisco, CA)**

Case – Consultant for SK hynix, Inc. on matters relating to investigation of certain patents owned by Round Rock Research LLC

Case Subject Matter – Semiconductor random access memory.

Work Performed – Provided expert consulting services in 2012.

**Keker & Van Nest LLP (San Francisco, CA)**

Case – Round Rock Research LLC v. SanDisk Corp.

Case Number – Delaware, 1:12-cv-00569. Complaint filed on May 3, 2012.

Case Subject Matter – Semiconductor non-volatile flash memory.  
Work Performed – Provided expert consulting including: invalidity analysis, non-infringement analysis, expert reports, and was deposed.

**Perkins Coie LLP (San Diego, CA)**

Case – *ASUS Computer International* v. Round Rock Research LLC  
Case Number – California, ND 3:12-cv-02099. Complaint filed on April 26, 2012.  
Case Subject Matter – Semiconductor memory and image sensors.  
Work Performed – Provided expert consulting, claim construction, non-infringement analysis, invalidity analysis, expert reports, and was deposed.

**Morgan, Lewis & Bockius LLP (Palo Alto, CA)**

Case – Dr. Michael Jaffe’ as insolvency administrator for Qimonda AG v. LSI, *Atmel Corp*, Cypress, MagnaChip, and ON Semiconductor  
Case Number – California, ND 3:12-cv-03166. Complaint filed on January 10, 2012.  
Case Subject Matter – Semiconductor processing and manufacturing.  
Work Performed – Provided expert consulting, non-infringement analysis, and invalidity analysis.

**Useful Arts IP (Cupertino, CA)**

Case – Tezzaron (formerly Tachyon Semiconductor) v. *Elm Technology Corporation*  
Case Number – Patent Interference No. 105,859. Declared on December 1, 2011.  
Case Subject Matter – Packaging of semiconductors and through semiconductor vias.  
Work Performed – Patent interference, wrote declaration, and was deposed.

**Morgan, Lewis & Bockius LLP (Palo Alto, CA)**

Case – Nanya Technology Corporation v. *Elpida Memory, Inc. and Kingston Technology Company, Inc.*  
Case Number – ITC Investigation No. 337-TA-821. Complaint filed on November 21, 2011.  
Case Subject Matter – Semiconductor DRAM design and manufacture.  
Work Performed – Provided expert consulting and reports on validity, infringement, and domestic industry. Also provided declarations and was deposed.

**Morgan, Lewis & Bockius LLP (Washington, DC)**

Case – *Elpida Memory, Inc.* v. Nanya Technology Corporation  
Case Number – ITC Investigation No. 337-TA-819. Complaint filed on November 15, 2011.  
Case Subject Matter – Semiconductor DRAM design and manufacture.  
Work Performed – Provided expert consulting and reports on infringement, domestic industry, and validity. Also provided Markman tutorial, declarations, deposition, and testimony at the trial.

**Ropes & Gray LLP (New York City, NY)**

Case – Intellectual Ventures v. *Sendai Nikon Corporation*  
Case Number – Delaware, 1:11-cv-01025. Complaint filed on October 26, 2011.  
Case Subject Matter – Image sensor design and manufacture.  
Work Performed – Provided expert consulting, non-infringement analysis, and invalidity analysis.

**Farella Braun + Martel LLP (San Francisco, CA)**

Case – Round Rock Research LLC v. *Dell, Inc.*  
Case Number – Delaware, 1:11-cv-00976. Complaint filed on October 14, 2011.  
Case Subject Matter – Semiconductor DRAM design and manufacture.  
Work Performed – Provided expert consulting, non-infringement analysis, invalidity analysis, and wrote declaration.

**Latham & Watkins LLP (San Francisco, CA)**

Case – Altera Corp. v. LSI Corp. and Agere Systems, Inc.

Case Number – California, ND 4:11-cv-03139. Complaint filed on June 24, 2011.

Case Subject Matter – Semiconductor devices including phase-locked loops and clock recovery circuits.

Work Performed – Provided expert consulting, non-infringement analysis, and invalidity analysis.

**Fish & Richardson P.C. (Washington, DC)**

Case – Spansion LLC v. Samsung Electronics Co., Ltd., Apple, Inc., Nokia Corp., PNY Technologies, Inc. Research In Motion Corporation, Transcend Information Inc.

Case Number – ITC Investigation No. 337-TA-735. Complaint filed on August 6, 2010.

Case Subject Matter – Semiconductor flash memory manufacture and design.

Work Performed – Provided expert consulting, non-infringement analysis, and invalidity analysis.

**Jones Day LLP (Palo Alto, CA)**

Case – LSI and Agere, Inc. v. Xilinx, Inc.

Case Number – New York, SD 1:09-cv-09719. Complaint filed on November 23, 2009.

Case Subject Matter – Semiconductor digital design and clocking.

Work Performed – Provided expert consulting, non-infringement analysis, and invalidity analysis.

**Morrison & Foerster LLP (New York City, NY)**

Case – Innurvation, Inc. et al v. Fujitsu Microelectronics America, Inc., Sony Corporation of America, Toshiba America Electronics Components, Inc., and Freescale Semiconductor, Inc.

Case Number – Maryland, 1:09-cv-01416. Complaint filed on May 29, 2009.

Case Subject Matter – Semiconductor circuit layout.

Work Performed – Provided expert consulting, non-infringement analysis, and invalidity analysis.

**Wilson Sonsini Goodrich & Rosati P.C. (Palo Alto, CA)**

Case – Panavision Imaging, LLC, v. OmniVision Technologies, Inc., Canon U.S.A., Inc., Micron Technology, Inc., Aptina Imaging Corporation, and Aptina, LLC.

Case Number – California, CD 2:09-cv-01577. Complaint filed on March 6, 2009.

Case Subject Matter – CMOS image sensor design and manufacture.

Work Performed – Provided expert consulting, non-infringement analysis, invalidity analysis, two expert reports, and wrote declaration.

**McDermott Will & Emery (Menlo Park, CA)**

Case – Volterra Semiconductor Corp. v. Primarion & Infineon Technologies North America & Infineon Technologies, A.G.

Case Number – California, ND 3:08-cv-05129. Complaint filed on November 12, 2008.

Case Subject Matter – High-performance analog and mixed-signal power management semiconductors.

Work Performed – Provided expert consulting, non-infringement analysis, invalidity analysis, two expert reports, and was deposed.

**pre-2008** Miscellaneous minor expert witness work, was deposed twice.

**MEMBERSHIPS IN PROFESSIONAL AND SCHOLARLY ORGANIZATIONS**

IEEE (student, 1983; member, 1988; senior member, 1997; Fellow, 2013)

Member of the honor societies Eta Kappa Nu and Tau Beta Pi

Licensed Professional Engineer

## HONORS AND AWARDS

- Tau Beta Pi UNLV Outstanding Professor of the Year in 2013 - 2015
- UNLV ECE Department Distinguished Professor of the Year in 2015
- IEEE Fellow for contributions to the design of memory circuits - 2013
- Distinguished Lecturer for the IEEE Solid-State Circuits Society, 2013 - 2014
- IEEE Circuits and Systems (CAS) Education Award - 2011
- Twice elected to the Administrative Committee of the Solid-State Circuits Society, 2011 - 2016
- Frederick Emmons Terman Award from the American Society of Engineering Education - 2007
- President's Research and Scholarship Award, Boise State University - 2005
- Honored Faculty Member - Boise State University Top Ten Scholar/Alumni Association 2003
- Outstanding Department of Electrical Engineering faculty, Boise State 2001
- Recipient of the IEEE Power Electronics Society's Best Paper Award in 2000
- University of Idaho, Department of Electrical Engineering outstanding researcher award, 1998-99
- Elevated to Senior member of the IEEE, 1997
- University of Idaho, College of Engineering Outstanding Young Faculty award, 1996-97

## SERVICE

Reviewer for IEEE transactions on solid-state circuits, circuits and devices magazine, education, instrumentation, nanotechnology, VLSI, etc. Reviewer for several American Institute of Physics journals as well (Review of Scientific Instruments, Applied Physics letters, etc.) Board member of the IEEE press (reviewed dozens of books and book proposals). Reviewer for the National Institutes of Health. Technology editor and then Editor-in-Chief for the Solid-State Circuits Magazine.

Led the Department on ABET visits, curriculum and policy development, and new program development including the PhD in electrical and computer engineering. Provided significant University and College service in infrastructure development, Dean searches, VP searches, and growth of academic programs. Provided university/industry interactions including starting the ECE department's advisory board. Held positions as the ECE department Masters graduate coordinator and coordinator for the Sophomore Outcomes Assessment Test (SOAT).

Also currently serves, or has served, on the IEEE Press Editorial Board (1999-2004), as a member of the first Academic Committee of the State Key Laboratory of Analog and Mixed-Signal VLSI at the University of Macau, as editor for the Wiley-IEEE Press Book Series on Microelectronic Systems (2010-present), on the IEEE Solid-State Circuits Society (SSCS) Administrative Committee (2011-present), as an Advisory Professor to the School of Electronic and Information Engineering at Beijing Jiaotong University, as the Technology Editor (2012-2014) and Editor-in-Chief (2015 - present) for the *IEEE Solid-State Circuits Magazine*, as a Distinguished Lecturer for the SSCS (2013-2014), and as the Technical Program Chair for the IEEE 58<sup>th</sup> 2015 International Midwest Symposium on Circuits and Systems, MWSCAS 2015.

## ARMED FORCES

6 years United States Marine Corps reserves (Fox Company, 2nd Battalion, 23rd Marines, 4th Marine Division), Honorable Discharge, October 23, 1987

## TEXTBOOKS AUTHORED

Baker, R. J., "CMOS Circuit Design, Layout and Simulation, Third Edition" *Wiley-IEEE*, 1174 pages. ISBN 978-0470881323 (2010) **Over 50,000 copies of this book's three editions in print.**



- Baker, R. J., "CMOS Mixed-Signal Circuit Design," *Wiley-IEEE*, 329 pages. ISBN 978-0470290262 (second edition, 2009) and ISBN 978-0471227540 (first edition, 2002)
- Keeth, B., Baker, R. J., Johnson, B., and Lin, F., "DRAM Circuit Design: Fundamental and High-Speed Topics", *Wiley-IEEE*, 2008, 201 pages. ISBN: 978-0-470-18475-2
- Keeth, B. and Baker, R. J., "DRAM Circuit Design: A Tutorial", *Wiley-IEEE*, 2001, 201 pages. ISBN 0-7803-6014-1
- Baker, R. J., Li, H.W., and Boyce, D.E. "CMOS Circuit Design, Layout and Simulation," *Wiley-IEEE*, 1998, 904 pages. ISBN 978-0780334168

### **BOOKS, OTHER (edited, chapters, etc.)**

- Saxena, V. and Baker, R. J., "Analog and Digital VLSI," chapter in the CRC Handbook on Industrial Electronics, edited by J. D. Irwin and B. D. Wilamowski, *CRC Press*, 2009 second edition.
- Li, H.W., Baker, R. J., and Thelen, D., "CMOS Amplifier Design," chapter 19 in the CRC VLSI Handbook, edited by Wai-kai Chen, *CRC Press*, 1999 (ISBN 0-8493-8593-8) and the second edition in 2007 (ISBN 978-0-8493-4199-1)
- Baker, R. J., "CMOS Analog Circuit Design," (A self-study course with study guide, videos, and tests.) IEEE Education Activity Department, 1999. ISBN 0-7803-4822-2 (with textbook) and ISBN 0-7803-4823-0 (without textbook)
- Baker, R. J., "CMOS Digital Circuit Design," (A self-study course with study guide, videos, and tests.) *IEEE Education Activity Department*, 1999. ISBN 0-7803-4812-5 (with textbook) and ISBN 0-7803-4813-3 (without textbook)

### **INVITED TALKS AND SEMINARS**

Have given invited talks and seminars at the following locations: AMD (Fort Collins), AMI semiconductor, Arizona State University, Beijing Jiaotong University, Boise State University, Carleton University, Carnegie Mellon, Columbia University, Dublin City University (Ireland), E.G.&G. Energy Measurements, Foveon, the Franklin Institute, Georgia Tech, Gonzaga University, Hong Kong University of Science and Technology, ICySSS keynote, IEEE Electron Devices Conference (NVMETS), IEEE Workshop on Microelectronics and Electron Devices (WMED), Indian Institute of Science (Bangalore, India), Instituto de Informatica (Brazil), Instituto Tecnológico y de Estudios Superiores de Monterrey (ITESM, Mexico), Iowa State University, Lawrence Livermore National Laboratory, Lehigh University, Micron Technology, Nascentric, National Semiconductor, Princeton University, Rendition, Saintgits College (Kerala, India), Southern Methodist University, Sun Microsystems, Stanford University, ST Microelectronics (Delhi, India), Temple University, Texas A&M University, Tower (Israel), University of Alabama (Tuscaloosa), University of Arkansas, University of Buenos Aires (Argentina), University of Houston, University of Idaho, University of Illinois (Urbana-Champaign), Université Laval (Québec City, Québec), University of Macau, University of Maryland, Université de Montréal (École Polytechnique de Montréal), Xilinx (Ireland), University of Nevada (Las Vegas), University of Nevada (Reno), University of Toronto, University of Utah, Utah State University, and Yonsei University (Seoul, South Korea).

### **RESEARCH FUNDING**

Recent funding listed below. In-kind, equipment, and other non-contract/grant funding [e.g., MOSIS support, money for travel for invited talks, etc.] not listed.

- Baker, R. Jacob, (2015) "Radiation Hardened Optoelectronics for Optical Interconnects," Electronics Defense Threat Reduction Agency (DTRA), \$45,000 **submitted for funding**
- Baker, R. Jacob, (2015) "Low Light Short Wave Infrared Focal Plane Arrays," Missile Defense Agency (MDA), \$44,999 **submitted for funding**
- Baker, R. Jacob, (2015) "High-Sensitivity Monolithic Silicon APD and ROIC," U.S. Air Force/DOD, \$299,665 **submitted for funding**
- Baker, R. Jacob, (2015-2016) "Advanced Printed Circuit Board Design Methods for Compact Optical Transceiver," U.S. Army/DOD, \$45,000
- Baker, R. Jacob, (2015) "Quantum Cryptography Detector Chip," Defense MicroElectronics Activity (DMEA), \$45,000
- Baker, R. Jacob, (2014-2015) "NSTec ASIC Integrated Circuit Collaboration," Department of Energy, National Security Technologies, LLC, \$90,000
- Baker, R. J., (2014-2015) "Silicon Photonic-Electronic System Level Integration," U.S. Air Force/DOD, \$54,607
- Baker, R. Jacob, (2013-2014) "NSTec ASIC Integrated Circuit Collaboration," Department of Energy, National Security Technologies, LLC, \$162,074
- Baker, R. Jacob, (2013) "Design Software Setup," Department of Energy, National Security Technologies, LLC, \$10,999
- Campbell, K. A. and Baker, R. J., (2009-2012) "Reconfigurable Electronics and Non-Volatile Memory Research" funded by the Air Force Research Laboratory, \$2,790,081
- Baker, R. J., (2010-2012) "Dual Well Focal Plane Array (FPA) Sensor," U.S. Navy, \$31,500
- Baker, R. J., (2011) "Readout-Integrated Circuit (ROIC) Development in Support of Corrugated Quantum Well Infrared Photo-detector (C-QWIP) Focal Plane Arrays (FPA) for Tactical Applications," U.S. Army, \$27,000
- Baker, R. J., (2011) "Monolithic CMOS LADAR Focal Plane Array (FPA) with a Photonic High-Speed Output Interface," U.S. Air Force/DOD, \$50,002
- Campbell, K. A., Baker, R. J., Peloquin, J., and Teasdale, J. (2008-2010) "Radiation Resistant Phase Change Memory and Reconfigurable Electronics," NASA. \$1,500,000
- Campbell, K. A., Baker, R. J., Peloquin, J., and Teasdale, J. (2007) "Reliability Investigations of Radiation Resistant, Multi-State Phase-Change Memory," NASA. \$726,768
- Baker, R. J., et. al., (2006-2010) "Establishment of a Doctoral Degree Program in Electrical and Computer Engineering in Electrical and Computer Engineering," Micron Foundation. \$5,000,000
- Baker, R. J., (2005-2006) "Advanced Processing Techniques for Fabrication of 3-D Microstructures for Future Electronic Devices," DARPA, N66001-01-C-8034, \$125,000
- Baker, R. J., (2004-2005) "Multi-Purpose Sensors for Detection and Analysis of Contaminants" EPA, X-97031102, \$75,000
- Baker, R. J., (2001-2006) Multi-University Research Initiative (MURI), "The effects of radio frequency pulses on electronic circuits and systems," Air Force Research Laboratory, \$350,000.

## GRANTED US PATENTS

137. Baker, R. J., "Reference current sources," **8,879,327**, November 4, 2014.
136. Baker, R. J. and Beigel, K. D., "Multi-resistive integrated circuit memory," **8,878,274**, November 4, 2014.
135. Baker, R. J., "Methods for sensing memory elements in semiconductor devices," **8,854,899**, October 7, 2014.
134. Baker, R. J., "Quantizing circuits with variable parameters," **8,830,105**, September 9, 2014.
133. Baker, R. J., "Integrators for delta-sigma modulators," **8,754,795**, June 17, 2014.

132. Baker, R. J., "Methods of quantizing signals using variable reference signals," **8,717,220**, May 6, 2014.
131. Baker, R. J. and Keeth, B., "Optical interconnect in high-speed memory systems," **8,712,249**, April 29, 2014.
130. Baker, R. J., "Resistive memory element sensing using averaging," **8,711,605**, April 29, 2014.
129. Baker, R. J., "Memory with correlated resistance," **8,681,557**, March 25, 2014.
128. Baker, R. J., "Reference current sources," **8,675,413**, March 18, 2014.
127. Baker, R. J., "Methods for sensing memory elements in semiconductor devices," **8,582,375**, November 12, 2013.
126. Linder, L. F., Renner, D., MacDougal, M., Geske, J., and Baker, R. J., "Dual well read-out integrated circuit (ROIC)," **8,581,168**, November 12, 2013.
125. Li, W., Schoenfeld, A., and Baker, R. J., "Method and apparatus for providing symmetrical output data for a double data rate DRAM," **8,516,292**, August 20, 2013.
124. Baker, R. Jacob, "Resistive memory element sensing using averaging," **8,441,834**, May 14, 2013.
123. Qawi, Q. I., Drost, R. J., and Baker, R. Jacob, "Increased DRAM-array throughput using inactive bitlines," **8,395,947**, March 12, 2013.
122. Baker, R. Jacob, "Memory with correlated resistance," **8,289,772**, October 16, 2012.
121. Lin, F. and Baker, R. Jacob, "Phase splitter using digital delay locked loops," **8,218,708**, July 10, 2012.
120. Baker, R. Jacob, "Subtraction circuits and digital-to-analog converters for semiconductor devices," **8,194,477**, June 5, 2012.
119. Baker, R. J., "Digital Filters for Semiconductor Devices," **8,149,646**, April 3, 2012.
118. Baker, R. J., "Error detection for multi-bit memory," **8,117,520**, February 14, 2012.
117. Baker, R. J., "Integrators for delta-sigma modulators," **8,102,295**, January 24, 2012.
116. Baker, R. J., "Devices including analog-to-digital converters for internal storage locations," **8,098,180**, January 17, 2012.
115. Baker, R. J. and Beigel, K. D., "Multi-resistive integrated circuit memory," **8,093,643**, January 10, 2012.
114. Baker, R. J., "Quantizing circuits with variable parameters," **8,089,387**, January 3, 2012.
113. Baker, R. J., "Reference current sources," **8,068,367**, November 29, 2011.
112. Baker, R. J., "Methods of quantizing signals using variable reference signals," **8,068,046**, November 29, 2011.
111. Baker, R. J., "Systems and devices including memory with built-in self test and methods of making using the same," **8,042,012**, October 18, 2011.
110. Baker, R. J., "Memory with correlated resistance," **7,969,783**, June 28, 2011.
109. Baker, R. J. and Keeth, B., "Optical interconnect in high-speed memory systems," **7,941,056**, May 10, 2011.
108. Baker, R. J., "K-delta-1-sigma modulator," **7,916,054**, March 29, 2011.
107. Li, W., Schoenfeld, A., and Baker, R. J., "Method and apparatus for providing symmetrical output data for a double data rate DRAM," **7,877,623**, January 25, 2011.
106. Lin, F. and Baker, R. J., "Phase splitter using digital delay locked loops," **7,873,131**, January 18, 2011.
105. Hush, G. and Baker, R. J., "Complementary bit PCRAM sense amplifier and method of operation," **7,869,249**, January 11, 2011.
104. Baker, R. J., "Subtraction circuits and digital-to-analog converters for semiconductor devices," **7,839,703**, November 23, 2010.
103. Baker, R. J., "Digital Filters with Memory" **7,830,729**, November 9, 2010.
102. Baker, R. J., "Systems and devices including memory with built-in self test and methods of making using the same," **7,818,638**, October 19, 2010.

101. Baker, R. J., "Integrators for delta-sigma modulators," **7,817,073**, October 19, 2010.
100. Baker, R. J., "Digital filters for semiconductor devices," **7,768,868**, August 3, 2010.
99. Baker, R. J., "Quantizing circuits with variable reference signals," **7,733,262**, June 8, 2010.
98. Baker, R. J., "Quantizing circuits for semiconductor devices," **7,667,632**, February 23, 2010.
97. Baker, R. J., and Beigel, K. D., "Multi-resistive integrated circuit memory," **7,642,591**, January 5, 2010.
96. Baker, R. J., "Offset compensated sensing for a magnetic random access memory," **7,616,474**, November 10, 2009.
95. Baker, R. J., "Resistive memory element sensing using averaging," **7,577,044**, Aug. 18, 2009.
94. Baker, R. J., "Quantizing circuits with variable parameters," **7,538,702**, May 26, 2009.
93. Baker, R. J., "Method and system for reducing mismatch between reference and intensity paths in analog to digital converters in CMOS active pixel sensors," **7,528,877**, May 5, 2009.
92. Baker, R. J., "Method and system for reducing mismatch between reference and intensity paths in analog to digital converters in CMOS active pixel sensors," **7,515,188**, April 7, 2009.
91. Taylor, J. and Baker, R. J., "Method and apparatus for sensing flash memory using delta-sigma modulation," **7,495,964**, February 24, 2009.
90. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **7,489,575**, February 10, 2009.
89. Baker, R. J., "Per column one-bit ADC for image sensors," **7,456,885**, November 25, 2008.
88. Staples, T. and Baker, R. J., "Input buffer design using common-mode feedback," **7,449,953**, November 11, 2008.
87. Li, W., Schoenfeld, A., and Baker, R. J., "Method and apparatus for providing symmetrical output data for a double data rate DRAM," **7,421,607**, September 2, 2008.
86. Baker, R. J., "Methods for resistive memory element sensing using averaging," **7,372,717**, May 13, 2008.
85. Taylor, J. and Baker, R. J., "Method and apparatus for sensing flash memory using delta-sigma modulation," **7,366,021**, April 29, 2008.
84. Hush, G. and Baker, R. J., "Method of operating a complementary bit resistance memory sensor and method of operation," **7,366,003**, April 29, 2008.
83. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **7,330,390**, February 12, 2008.
82. Baker, R. J., "Input and output buffers having symmetrical operating characteristics and immunity from voltage variations," **7,319,620**, January 15, 2008.
81. Staples, T. and Baker, R. J., "Method and apparatus providing input buffer design using common-mode feedback," **7,310,018**, December 18, 2007.
80. Baker, R. J., "Offset compensated sensing for a magnetic random access memory," **7,286,428**, October 23, 2007.
79. Baker, R. J., and Cowles, T. B., "Method and apparatus for reducing duty cycle distortion of an output signal," **7,271,635**, September 18, 2007.
78. Baker, R. J., and Cowles, T. B., "Method and apparatus for reducing duty cycle distortion of an output signal," **7,268,603**, September 11, 2007.
77. Hush, G., Baker, R. J., and Moore, J., "Skewed sense AMP for variable resistance memory sensing," **7,251,177**, July 31, 2007.
76. Hush, G. and Baker, R. J., "Method of operating a complementary bit resistance memory sensor," **7,242,603**, July 10, 2007.
75. Li, W., Schoenfeld, A., and Baker, R. J., "Method and apparatus for providing symmetrical output data for a double data rate DRAM," **7,237,136**, June 26, 2007.
74. Moore, J. and Baker, R. J., "Rewrite prevention in a variable resistance memory," **7,224,632**, May 29, 2007.

73. Baker, R. J., "Integrated charge sensing scheme for resistive memories," **7,151,698**, December 19, 2006.
72. Baker, R. J., "Adjusting the frequency of an oscillator for use in a resistive sense amp," **7,151,689**, December 19, 2006.
71. Baker, R. J., "Resistive memory element sensing using averaging," **7,133,307**, Nov. 7, 2006.
70. Lin, F. and Baker, R. J., "Phase detector for all-digital phase locked and delay locked loops," **7,123,525**, October 17, 2006.
69. Baker, R. J., and Beigel, K. D., "Integrated circuit memory with offset capacitor," **7,109,545**, September 19, 2006.
68. Baker, R. J., "Input and output buffers having symmetrical operating characteristics and immunity from voltage variations," **7,102,932**, September 5, 2006.
67. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **7,095,667**, August 22, 2006.
66. Baker, R. J., "Offset compensated sensing for a magnetic random access memory," **7,082,045**, July 25, 2006.
65. Baker, R. J., "System and method for sensing data stored in a resistive memory element using one bit of a digital count," **7,009,901**, March 7, 2006.
64. Hush, G. and Baker, R. J., "Complementary bit resistance memory sensor and method of operation," **7,002,833**, February 21, 2006.
63. Lin, F. and Baker, R. J., "Phase detector for all-digital phase locked and delay locked loops," **6,987,701**, January 17, 2006.
62. Baker, R. J., "Adjusting the frequency of an oscillator for use in a resistive sense amp," **6,985,375**, January 10, 2006.
61. Baker, R. J., "Method for reducing power consumption when sensing a resistive memory," **6,954,392**, October 11, 2005.
60. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **6,954,391**, October 11, 2005.
59. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **6,954,390**, October 11, 2005.
58. Lin, F. and Baker, R. J., "Phase splitter using digital delay locked loops," **6,950,487**, September 27, 2005.
57. Baker, R. J., "Method and apparatus for measuring current as in sensing a memory cell," **6,930,942**, August 16, 2005.
56. Baker, R. J., "Offset compensated sensing for a magnetic random access memory," **6,917,534**, July 12, 2005.
55. Baker, R. J., "Dual loop sensing scheme for resistive memory elements," **6,914,838**, July 5, 2005.
54. Baker, R. J., "High speed low power input buffer," **6,914,454**, July 5, 2005.
53. Baker, R. J., and Beigel, K. D., "Method for stabilizing or offsetting voltage in an integrated circuit," **6,913,966**, July 5, 2005.
52. Moore, J. and Baker, R. J., "PCRAM rewrite prevention," **6,909,656**, June 21, 2005.
51. Baker, R. J., "Integrated charge sensing scheme for resistive memories," **6,901,020**, May 31, 2005.
50. Hush, G., Baker, R. J., and Moore, J., "Skewed sense AMP for variable resistance memory sensing," **6,888,771**, May 3, 2005.
49. Baker, R. J., "Method for reducing power consumption when sensing a resistive memory," **6,885,580**, April 26, 2005.
48. Moore, J. and Baker, R. J., "PCRAM rewrite prevention," **6,882,578**, April 19, 2005.
47. Baker, R. J., "Integrated charge sensing scheme for resistive memories," **6,870,784**, March 22, 2005.

46. Baker, R. J., "Sensing method and apparatus for a resistive memory device," **6,859,383**, February 22, 2005.
45. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **6,856,564**, February 15, 2005.
44. Baker, R. J., "Offset compensated sensing for a magnetic random access memory," **6,856,532**, February 15, 2005.
43. Baker, R. J., "Dual loop sensing scheme for resistive memory elements," **6,829,188**, Dec. 7, 2004.
42. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **6,826,102**, Nov. 30, 2004.
41. Baker, R. J., "Resistive memory element sensing using averaging," **6,822,892**, Nov. 23, 2004.
40. Baker, R. J., "System and method for sensing data stored in a resistive memory element using one bit of a digital count," **6,813,208**, Nov. 2, 2004.
39. Baker, R. J., "Wordline driven method for sensing data in a resistive memory array," **6,809,981**, Oct. 26, 2004.
38. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **6,798,705**, Sept. 28, 2004.
37. Baker, R. J., "Methods and apparatus for measuring current as in sensing a memory cell," **6,795,359**, Sept. 21, 2004.
36. Hush, G. and Baker, R. J., "Complementary bit PCRAM sense amplifier and method of operation," **6,791,859**, Sept. 14, 2004.
35. Baker, R. J., "Method and apparatus for sensing resistance values of memory cells," **6,785,156**, August 31, 2004.
34. Lin, F. and Baker, R. J., "Phase detector for all-digital phase locked and delay locked loops," **6,779,126**, August 17, 2004.
33. Baker, R. J., and Lin, F. "Digital dual-loop DLL design using coarse and fine loops," **6,774,690**, August 10, 2004.
32. Hush, G., Baker, R. J., and Voshell, T., "Producing walking one pattern in shift register," **6,771,249**, August 3, 2004.
31. Baker, R. J., "Sensing method and apparatus for resistance memory device," **6,741,490**, May 25, 2004.
30. Li, W., Schoenfeld, A., and Baker, R. J., "Method and apparatus for providing symmetrical output data for a double data rate DRAM," **6,704,881**, March 9, 2004.
29. Baker, R. J., "Method and system for writing data in an MRAM memory device," **6,687,179**, February 3, 2004.
28. Baker, R. J., "High speed digital signal buffer and method," **6,683,475**, January 27, 2004.
27. Baker, R. J., "High speed low power input buffer," **6,600,343**, July 29, 2003.
26. Baker, R. J., "Offset compensated sensing for magnetic random access memory," **6,597,600**, July 22, 2003.
25. Baker, R. J., "Sensing method and apparatus for resistive memory device," **6,577,525**, June 10, 2003.
24. Baker, R. J., "Method and apparatus for sensing resistance values of memory cells," **6,567,297**, May 20, 2003.
23. Baker, R. J., "High-speed digital signal buffer and method," **6,538,473**, March 25, 2003.
22. Baker, R. J. and Beigel, K. D., "Electronic device with interleaved portions for use in integrated circuits," **6,509,245**, January 21, 2003.
21. Baker, R. J., "Resistive memory element sensing using averaging," **6,504,750**, January 7, 2003.
20. Baker, R. J., "High-speed digital signal buffer and method," **6,483,347**, November 19, 2002.
19. Baker, R. J., and Lin, F., "Digital dual-loop DLL design using coarse and fine loops," **6,445,231**, September 3, 2002.

18. Baker, R. J., "Method and apparatus for receiving synchronous data," **6,424,684**, July 23, 2002.
17. Baker, R. J. and Beigel, K. D., "Comb-shaped capacitor for use in integrated circuits," **6,410,955**, June 25, 2002.
16. Baker, R. J., "High-speed, low-power input buffer," **6,407,588**, June 18, 2002.
15. Miller, J., Schoenfeld, A., Ma, M., and Baker, R. J., "Method and apparatus for improving the performance of digital delay locked loop circuits," **6,316,976**, Nov. 13, 2001.
14. Keeth, B. and Baker, R. J., "Low skew differential receiver with disable feature," **6,256,234**, July 3, 2001.
13. Keeth, B. and Baker, R. J., "Low skew differential receiver with disable feature," **6,104,209**, August 15, 2000.
12. Miller, J., Schoenfeld, A., Ma, M., and Baker, R. J., "Method and apparatus for improving the performance of digital delay locked loop circuits," **6,069,506**, May 30, 2000.
11. Keeth, B. and Baker, R. J., "Low skew differential receiver with disable feature," **6,026,051**, February 15, 2000.
10. Baker, R. J., and Manning, T. A., "Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same," **6,026,050**, February 15, 2000.
9. Baker, R. J., and Manning, T. A., "Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same," **5,953,284**, September 14, 1999.
8. Baker, R. J., "Fully-differential amplifier," **5,953,276**, September 14, 1999.
7. Hush, G., Baker, R. J., and Voshell, T., "Timing Control for a Matrixed Scanned Array". **5,909,201**, June 1, 1999.
6. Hush, G. and Baker, R. J., "Field emission display having pulsed capacitance current control," **5,894,293**, April 13, 1999.
5. Baker, R. J., "Adaptively biased voltage regulator and operating method," **5,874,830**, February 23, 1999.
4. Hush, G. Baker, R. J., and Voshell, T., "Serial to Parallel Conversion with a Phase-Locked Loop," **5,818,365**, October 1, 1998.
3. Hush, G., Baker, R. J., and Voshell, T., "Timing Control for a Matrixed Scanned Array," **5,638,085**, June 10, 1997.
2. Wilson, A. J., Baker, R. J., and Schoenfeld, A., "Waveshaping circuit generating two rising slopes for a sense amplifier pulldown device," **5,614,856**, March 25, 1997.
1. Hush, G., Baker, R. J., and Voshell, T., "Serial to Parallel Conversion with a PLL," **5,598,156**, January 28, 1997.

#### REFEREED JOURNAL PAPERS

21. Li, Y., Li, H., and Baker, R. J., (2015) "A Low-Cost and High-Resolution Droplet Position Detector for an Intelligent Electrowetting on Dielectric Device," *Journal of Laboratory Automation*, pp. 1-7.
20. Moumouni, Y., Ahmad, S., and Baker, R. J., (2014) "A System Dynamics Model for Energy Planning in Niger," *International Journal of Power and Energy Engineering*, Vol. 3, No. 6, pp. 308-322.
19. Estrada, D., Ogas, M. L., Southwick III, R. G., Price, P. M., Baker, R. J., and Knowlton, W. B., (2008) *Impact of Single pMOSFET Dielectric Degradation on NAND Circuit Performance*, *Microelectronics Reliability*, Vol. 48, No. 3, pp 354-363.
18. Leslie, M. B., and Baker, R. J., (2006) "Noise-Shaping Sense Amplifier for MRAM Cross-Point Arrays," *IEEE Journal of Solid-State Circuits*, Vol. 41, No. 3, pp. 699-704.

17. Hess, H. L., and Baker, R. J., (2000) "Transformerless Capacitive Coupling of Gate Signals for Series Operation of Power MOS Devices," *IEEE Transactions on Power Electronics*, Vol. 15, No. 5, pp. 923-930.
16. Lin, F., Miller, J., Schoenfeld, A., Ma, M., and Baker, R. J., (1999) "A Register-Controlled Symmetrical DLL for Double-Data-Rate DRAM," *IEEE Journal of Solid-State Circuits*, Vol. 34, No. 4, pp. 565-568.
15. Bruce, J. D., Li, H. W., Dallabetta, M. J., and Baker, R. J., (1996) "Analog layout using ALAS!" *IEEE Journal of Solid-State Circuits*, Vol. 31, No. 2, pp. 271-274.
14. Li, H. W., Dallabetta, M. J., and Baker, R. J., (1995) "An interactive impulse response extraction system," *Review of Scientific Instruments* 66(10), 5092-5095.
13. Ward, S. T., Baker, R. J., and Li, H. W., (1995) "A microchannel plate image intensifier gating circuit capable of pulse widths from 30 ns to 10 us," *Measurement Science and Technology*, Vol. 6, No. 11, pp. 1631-1633.
12. Keeth, B., Baker, R. J., and Li, H. W., (1995) "CMOS transistor VCO with adjustable operating and center frequencies," *Electronics Letters*, 31(17), 1397-98.
11. Baker, R. J., (1994) "Time domain operation of the TRAPATT diode for picosecond-kilovolt pulse generation," *Review of Scientific Instruments*, 65(10), 3286-88.
10. Baker, R. J. and Ward, S. T., (1994) "Designing nanosecond high voltage pulse generators using power MOSFETs," *Electronics Letters*, 30(20), 1634-35.
9. Baker, R. J. and Johnson, B. P., (1994) "Sweep circuit design for a picosecond streak camera," *Measurement Science and Technology*, 5(4).
8. Baker R. J., Hodder, D. J., Johnson, B. P., Subedi, P. C., and Williams, D. C., (1993) "Generation of kilovolt-subnanosecond pulses using a nonlinear transmission line" *Measurement Science and Technology*, 4(8), 893-95.
7. Baker R. J., and Johnson, B. P., (1993) "Series operation of power MOSFETs for high speed, high voltage switching applications," *Review of Scientific Instruments* 65(6).
6. Baker R. J., and Johnson, B. P., (1993) "Applying the Marx bank circuit configuration to power MOSFETs," *Electronics Letters* 29(1), 56-57.
5. Baker R. J., and Johnson, B. P., (1992) "Stacking power MOSFETs for use in high speed instrumentation," *Review of Scientific Instruments*, 63(12), 5799-5801.
4. Baker R. J., and Johnson, B. P., (1992) "A 500 Volt nanosecond pulse generator using cascode connected power MOSFETs," *Measurement Science and Technology*, 3(8), 775-77.
3. Baker R. J., Perryman, G. T., and Watts, P. W., (1991) "A fiber-optically triggered avalanche transistor," *IEEE Transactions on Instrumentation and Measurement*, 40(3), 649-52.
2. Baker R. J., (1991) "High voltage pulse generation using current mode second breakdown in a bipolar junction transistor," *Review of Scientific Instruments*, 62(4), 1031-1036.
1. Baker R. J., and Pocha, M. D. (1990) "Nanosecond switching using power MOSFETs," *Review of Scientific Instruments* 61(8), 2211-2213.

#### REFERRED CONFERENCE PAPERS AND MAGAZINE ARTICLES

66. Li, Y. and Baker, R. J., " Computer Vision Assisted Measurement of the Displacements of a Bimorph Piezoelectric Cantilever Beam," **submitted** for publication at the IEEE/CAS-EMB Biomedical Circuits and Systems Conference (BioCAS 2015).
65. Moumouni, Y. and Baker, R. J., "Buffer Sizing of Concentrated Photovoltaic Batteries: An Economic Analysis," accepted for publication at the *IEEE 58<sup>th</sup> International Midwest Symposium on Circuits and Systems*, August 2-5, 2015.



64. Moumouni, Y. and Baker, R. J., " Application of Used Electric Vehicle Batteries to Buffer Photovoltaic Output Transients," accepted for publication at the *IEEE 58<sup>th</sup> International Midwest Symposium on Circuits and Systems*, August 2-5, 2015.
63. Roy, A., Meza, M., Yurgelon, J., and Baker, R. J., " An FPGA Based Passive K-Delta-1-Sigma Modulator," accepted for publication at the *IEEE 58<sup>th</sup> Midwest Symposium on Circuits and Systems*, August 2-5, 2015.
62. Moumouni, Y. and Baker, R. J., "Concise Thermal to Electrical Parameters Extraction of Thermoelectric Generator for Spice Modeling," accepted for publication at the *IEEE 58<sup>th</sup> International Midwest Symposium on Circuits and Systems*, August 2-5, 2015.
61. Moumouni, Y. and Baker, R. J., "Improved SPICE Modeling and Analysis of a Thermoelectric Module," accepted for publication at the *IEEE 58<sup>th</sup> International Midwest Symposium on Circuits and Systems*, August 2-5, 2015.
60. Li, Y., Li, H., and Baker, R. J., "Volume and Concentration Identification by Using an Electrowetting on Dielectric Device," *Proceedings of 10<sup>th</sup> IEEE Dallas Circuits and Systems Conference*, October 12-13, 2014.
59. Li, Y., Chen, R., and Baker, R. J., "A Fast Fabricating Electro-wetting Platform to Implement Large Droplet Manipulation," *Proceedings of the IEEE 57<sup>th</sup> International Midwest Symposium on Circuits and Systems*, August 3-6, 2014.
58. Roy, A. and Baker, R. J., "A Passive 2nd-Order Sigma-Delta Modulator for Low-Power Analog-to-Digital Conversion," *Proceedings of the IEEE 57<sup>th</sup> International Midwest Symposium on Circuits and Systems*, August 3-6, 2014.
57. Baker, R. J., "Massive Open Online Courses for Educating Circuit Designers: What Works and What Doesn't," *IEEE Solid-State Circuits Magazine*, Vol. 6, No. 2, pp. 63-65, 2014.
56. Montierth, D., Strand, T., Leatham, J., Linder, L., and Baker, R. J., "Performance and Characteristics of Silicon Avalanche Photodetectors in the C5 Process," *IEEE 55<sup>th</sup> International Midwest Symposium on Circuits and Systems*, August 5-8, 2012.
55. VanAckern, G., Baker, R. J., Moll, A. J., and Saxena, V. "On-Chip 3D Inductors using Thru-Wafer Vias," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, April 20, 2012.
54. Yap, K. and Baker, R. J., "Two Techniques to Reduce Gain and Offset Errors in CMOS Image Sensors using Delta-Sigma Modulation," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, April 20, 2012.
53. Labaziewicz, A. and Baker, R. J., "A 2 GHz Effective Sampling Frequency K-Delta-1-Sigma Analog-to-Digital Converter," *Proceedings of the IEEE 54<sup>th</sup> International Midwest Symposium on Circuits and Systems*, August 7-10, 2011.
52. Saxena, V., Balagopal, S., and Baker, R. J., "Systematic Design of Three-Stage Op-amps using Split Length Compensation," *Proceedings of the IEEE 54<sup>th</sup> International Midwest Symposium on Circuits and Systems*, August 7-10, 2011.
51. Harvard, Q. and Baker, R. J., "A Scalable I/O Architecture for Wide I/O DRAM," *Proceedings of the IEEE 54<sup>th</sup> International Midwest Symposium on Circuits and Systems*, August 7-10, 2011.
50. Wald, S., Baker, R. J., Mitkova, M., and Rafla, N., "A Non-Volatile Memory Array Based on Nano-Ionic Conductive Bridge Measurements," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 43-46, April 22, 2011.
49. Saxena, V. and Baker, R. J., "Synthesis of Higher-Order K-Delta-1-Sigma Modulators for Wideband ADCs," *Proceedings of the IEEE 53<sup>rd</sup> International Midwest Symposium on Circuits and Systems*, August 1-4, 2010.
48. Saxena, V. and Baker, R. J., "Indirect Compensation Techniques for Three-Stage Fully-Differential Op-Amps," (invited) *Proceedings of the IEEE 53<sup>rd</sup> International Midwest Symposium on Circuits and Systems*, August 1-4, 2010.

47. Harvard, Q., Baker, R. J., and Drost, R., "Main Memory with Proximity Communication: A Wide I/O DRAM Architecture," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 40-43, April 16, 2010.
46. Yap, K. M. and Baker, R. J., "Gain Error Correction for CMOS Image Sensor using Delta-Sigma Modulation," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 52-55, April 16, 2010.
45. Gagliano, C. and Baker, R. J., "A Compact Delay-Locked Loop for Multi-Phase Non-Overlapping Clock Generation," *Proceedings (poster) of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, April 16, 2010.
44. Montierth, D., Yap, K. M., and Baker, R. J., "CMOS Image Sensor using Delta-Sigma Modulation," *4<sup>th</sup> Annual Austin Conference on Integrated Circuits & Systems*, Oct. 26-27, 2009.
43. Saxena, V. and Baker, R. J., "Synthesis of Higher-Order K-Delta-1-Sigma Modulators for Wideband Analog to Digital Conversion," *4<sup>th</sup> Annual Austin Conference on Integrated Circuits & Systems*, Oct. 26-27, 2009.
42. Li, K., Saxena, V., Zheng, G., and Baker, R. J., "Full Feed-Forward K-Delta-1-Sigma Modulator," *4<sup>th</sup> Annual Austin Conference on Integrated Circuits & Systems*, Oct. 26-27, 2009.
41. Bollschweiler, L., English, A., Baker, R. J., Kuang, W., Chang, Z.-C., Shih, M.-H., Knowlton, W.B., Hughes, W.L., Lee, J., Yurke, B., Cockerham, N. S., and Tyree, V. C., "Chip-Scale Nanophotonic Chemical and Biological Sensors using CMOS Process," *Proceedings of the IEEE 52<sup>nd</sup> Midwest Symposium on Circuits and Systems*, pp. 413-416, August 2-5, 2009.
40. Saxena, V., Li, K., Zheng, G., and Baker, R. J., "A K-Delta 1-Sigma Modulator for Wideband Analog to Digital Conversion," *Proceedings of the IEEE 52<sup>nd</sup> International Midwest Symposium on Circuits and Systems*, pp. 411-415, August 2-5, 2009.
39. Saxena, V. and Baker, R. J., "Indirect Compensation Techniques for Three-Stage CMOS Op-amps," *Proceedings of the IEEE 52<sup>nd</sup> International Midwest Symposium on Circuits and Systems*, pp. 9-12, August 2-5, 2009.
38. Regner, J., Balasubramanian, M., Cook, B., Li, Y., Kassayebetre, H., Sharma, A., Baker, R. J., and Campbell, K. A., "Integration of IC Industry Feature Sizes with University Back-End-of-Line Post Processing: Example Using a Phase-Change Memory Test Chip," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 28-31, April, 2009.
37. Gupta, S. Saxena, V., Campbell, K. A., and Baker, R. J., "W-2W Current Steering DAC for Programming Phase Change Memory," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 59-62, April, 2009.
36. Rapole, H., Rajagiri, A., Balasubramanian, M., Campbell, K. A., and Baker, R. J., "Resistive Memory Sensing Using Delta-Sigma Modulation," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 63-66, April, 2009.
35. Kassayebetre, H., Regner, J., Rajagiri, A., Sharma, A., Hay, R. R., Baker, R. J., and Campbell, K.A., "Surface Acoustic Wave Device Fabrication using Zinc Oxide and Chalcogenide Thin Films," poster presentation at the *IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, April, 2009.
34. Ande, H. K., Busa, P., Balasubramanian, M., Campbell, K. A., and Baker, R. J., (2008) "A New Approach to the Design, Fabrication, and Testing of Chalcogenide-Based Multi-State Phase-Change Nonvolatile Memory," *Proceedings of the IEEE 51<sup>st</sup> International Midwest Symposium on Circuits and Systems*, pp. 570-573, August 10-13, 2008.
33. Saxena, V., and Baker, R. J., (2008) "Compensation of CMOS Op-Amps using Split-Length Transistors," *Proceedings of the IEEE 51<sup>st</sup> Midwest Symposium on Circuits and Systems*, pp. 109-112, August 10-13, 2008.

32. Saxena, V., and Baker, R. J., (2008) "Indirect Compensation Technique for Low-Voltage Op-Amps," *Proceedings of the 3<sup>rd</sup> Annual Austin Conference on Integrated Systems and Circuits (ACISC)*, May 7-9, 2008.
31. Cahoon, C., and Baker, R. J., (2008) "Low-Voltage CMOS Temperature Sensor Design using Schottky Diode-Based References," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 16-19, April, 2008.
30. Saxena, V., and Baker, R. J., (2006) "Indirect Feedback Compensation of CMOS Op-Amps," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 3-4, April, 2006.
29. Duvvada, K., Saxena, V., and Baker, R. J., (2006) High Speed Digital Input Buffer Circuits, *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 11-12, April, 2006.
28. Saxena, V., Plum, T. J., Jessing, J. R., and Baker, R. J., (2006) "Design and Fabrication of a MEMS Capacitive Chemical Sensor System," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 17-18, April, 2006.
27. Gorseth, T. L., Estrada, D., Kiepert, J., Ogas, M. L., Cheek, B. J., Price, P. M., Baker, R. J., Bersuker, G., and Knowlton, W.B., "Preliminary Study of NOR Digital Response to Single pMOSFET Dielectric Degradation," presented at the *Workshop on Microelectronic Devices* (Boise, Idaho; April 14, 2006)
26. Gribb, M., Plumlee, D., Moll, A. J., Hill, H. H., Hong, F., Baker, R. J., Loo, S. M., Walters, R. and Imonigie, J., (2006) "An In-Situ Ion Mobility Spectrometer Sensor System for Detecting Gaseous VOCs in the Vadose Zone," *Fourth International Conference on Unsaturated Soils (UNSAT '06) Conference, April 2-6, 2006, Carefree, AZ.*
25. Gribb, M., Hill, H. H., Baker, R. J., Loo, S. M., and Moll, A. J., (2005), "Ion Mobility Spectrometer (IMS) Sensor Project," presented at the *Environmental & Subsurface Science Symposium*, Inland Research Alliance, Sept. 19-21, 2005, Big Sky, Montana.
24. Ogas, M. L., Price, P. M., Kiepert J., Baker R. J., Bersuker G., and Knowlton W.B., (2005) *Degradation of Rise Time in NAND Gates Using 2.0 nm Gate Dielectrics*, oral presentation and publication at the 2005 IEEE Integrated Reliability Workshop, October 2005.
23. Butler, D. L. and Baker, R. J., (2005) *Low-Voltage Bandgap Reference Design Utilizing Schottky Diodes*, *Proceedings of the IEEE 48<sup>th</sup> International Midwest Symposium on Circuits and Systems*.
22. Cheek, B. J., Southwick III, R. G., Ogas, M. L., Nagler, P. E., Whelchel, D., Kumar, S., Baker, R. J., and Knowlton, W. B., (2004) "Preliminary Soft Breakdown (SBD) Effects In CMOS Building Block Circuits," poster presentation at *2004 IEEE International Integrated Reliability Workshop*, Oct. 18-21.
21. Ogas, M., Southwick, R. G., Cheek, B. J., Lawrence, C. E., Kumar, S., Haggag, A., Baker, R. J., and Knowlton, W. B., (2004) "Multiple Waveform Pulse Voltage Stress Technique for Modeling Noise in Ultra Thin Oxides," poster presentation at the *Workshop on Microelectronics and Electron Devices*, Boise, Idaho, April 16, 2004.
20. Ogas, M. L., Southwick III, R. G., Cheek, B. J., Baker, R. J., Bersuker, G., and Knowlton, W. B., (2004) "Survey of Oxide Degradation in Inverter Circuits Using 2.0nm MOS Devices," in *Proceedings of the 2004 IEEE International Integrated Reliability Workshop*, pp. 32-36.
19. Cheek, B. J., Stutzke, N., Santosh, K., Baker, R. J., Moll, A. J., and Knowlton, W. B., (2004) Investigation of Circuit-Level Oxide Degradation and its Effect on CMOS Inverter Operation Performance and MOSFET Characteristics, *2004 IEEE International Reliability Physics Symposium*, April, 25-29.
18. Stutzke, N., Cheek, B. J., Wiscombe, M., Lowman, T., Kumar, S., Baker, R. J., Moll, A. J., and Knowlton, W. B., (2003) *Effects of Circuit-Level Stress on Inverter Performance and MOSFET Characteristics*, 2003 IEEE International Integrated Reliability Workshop, Oct, 20-23.

17. Ogas, M. L., Southwick, R. G., Cheek, B. J., Lawrence, C. E., Kumar, S., Haggag, A., Baker, R. J., and Knowlton, W. B., (2003) *Investigation of Multiple Waveform Pulse Voltage Stress (MWPVS) Technique in Ultra-Thin Oxides*, poster presentation at the 2003 IEEE International Integrated Reliability Workshop Oct, 20-23.
16. Baker, R. J., (2003) *Mixed-Signal Design in the Microelectronics Curriculum*, IEEE University/Government/Industry Microelectronics (UGIM) Symposium, June 30 - July 2.
15. Hartman, J. A., Baker, R. J., Gribb, M., Hill, H. H., Jessing, J., Moll, A. J., Prouty, and W., Russell, D., (2003) *A Miniaturized Ion Mobility Spectrometer (IMS) Sensor for Wireless Operation*, FAME (Frontiers in Assessment Methods for the Environment) Symposium, Sponsored by NSF, Minneapolis, Minnesota, August 10-13, 2003.
14. Lawrence, C.E., Cheek, B. J., Lawrence, T. E., Kumar, S., Haggag, A., Baker, R. J., and Knowlton, W. B., (2003) *Gate Dielectric Degradation Effects on nMOS Devices Using a Noise Model Approach*, IEEE University/Government/Industry Microelectronics (UGIM) Symposium, June 30 - July 2.
13. Cheek, B., Lawrence, C., Lawrence, T., Gomez, J., Caldwell, T., Kiri, D., Kumar, S., Baker, R. J., Moll, A. J., and Knowlton, W. B., (2002) *Gate Dielectric Degradation Effects on nMOS Devices and Simple IC Building Blocks (SICBBs)*, IEEE Electron Devices Society Boise Meeting, Boise, ID Oct. 25.
12. Lawrence, C., Cheek, B., Caldwell, T., Lawrence, T., Kiri, D., Kumar, S., Baker, R. J., Moll, A. J., and Knowlton, W. B., (2002) *Pulse voltage stressing of ultrathin gate oxides in NMOS devices, poster session at IEEE International Integrated Reliability Workshop*, October 21-24.
11. Cheek, B., Lawrence, C., Lawrence, T., Caldwell, T., Kiri, D., Kumar, S., Baker, R. J., Moll, A. J., and Knowlton, W. B., (2002) *Circuit level reliability of ultrathin gate oxides for SICBBs: Preliminary study concentrated on the effect of stress on the NMOSFET of an inverter, poster session at the IEEE International Integrated Reliability Workshop*, October 21-24.
10. Baker, R. J., (2002) "Sensing Circuits for Resistive Memory," *IEEE Electron Devices Society Meeting*, Boise, Idaho October 25, 2002.
9. Rivera, B., Baker, R. J., Melngailis, J., (2001) "Design and Layout of Schottky Diodes in a Standard CMOS Process," 2001 International Semiconductor Device Research Symposium, Washington DC, Dec. 2001.
8. Hess, H. and Baker, R. J., (2000) "Easier Method to Simultaneously Trigger Series-Connected MOS Devices," *Power Systems World Conference 2000*, Boston, Massachusetts, September 2000.
7. Baker, R. J., and Hess, H., (1999) "Transformerless Capacitive Coupling of Gate Signals for Series Operation of Power MOSFET Devices." *International Electric Machines and Drives Conference*, Seattle, Washington, May 1999, pp. 673-676.
6. Baker, R. J., (1999) "A windows based integrated circuit design tool for distance education," *International Conference on Simulation and Multimedia in Engineering Education*."
5. Chen, H. and Baker, R. J., (1998) "A CMOS Standard-Cell Library for the PC-based LASI Layout System," *Proceedings of the 41<sup>st</sup> International Midwest Symposium on Circuits and Systems*," August 9-12, 1998.
4. Liu, S. and Baker, R. J., (1998) "Process and temperature performance of a CMOS beta-multiplier voltage reference," *Proceedings of the 41<sup>st</sup> International Midwest Symposium on Circuits and Systems*," August 9-12, 1998.
3. Boyce, D.E. and Baker, R. J., (1997) "A Complete Layout System for the PC," *IEEE 40<sup>th</sup> International Midwest Symposium on Circuits and Systems*.
2. Baker, R. J., and Blair, J.J., (1991) "Step response considerations and the design of a suitable step generator for high speed digitizer testing," *LLNL's Third Annual Workshop on High Speed Digitizers*, April 3-4, Las Vegas, Nevada.
1. Baker, R. J., (1990) "Step-recovery diodes sharpen pulses," *Engineering Design News Magazine*, pp. 154-156, May 10.