



[54] MPEG DECODER

[75] Inventors: Refael Retter, Haifa; Moshe Bublil, Netanya; Gad Shavit, Givat Ella; Aharon Gill, Haifa; Ricardo Jaliff, Neshet; Ram Ofir, Zichron Yaacov; Alon Boner, Hofit; Oded Ilan, Haifa; Eliezer Hassut, Kiryat Bialik, all of Israel

[73] Assignee: Zoran Microelectronics Ltd., Haifa, Israel

[21] Appl. No.: 245,469

[22] Filed: May 18, 1994

[51] Int. Cl.⁶ H04N 11/02; H04N 7/12; H04N 11/04

[52] U.S. Cl. 364/514 A; 348/402; 348/407; 395/114; 395/154

[58] Field of Search 364/514 A; 382/56; 395/114, 118, 154; 348/402, 403, 407

[56] References Cited

U.S. PATENT DOCUMENTS

4,293,920	10/1981	Merola .	
5,206,859	4/1993	Anzai	370/110.1
5,257,113	10/1993	Chen et al. .	
5,301,191	4/1994	Otani	370/84
5,319,447	6/1994	Garino et al.	368/708
5,325,423	6/1994	Lewis	379/90
5,371,547	12/1994	Siracusa et al. .	
5,377,266	12/1994	Katta et al.	380/20
5,379,070	1/1995	Retter et al.	348/403
5,379,356	1/1995	Purcell et al.	382/56
5,392,223	2/1995	Caci	364/514
5,394,189	2/1995	Motomura et al.	348/402
5,396,497	3/1995	Veltman	370/100.1
5,410,556	4/1995	Yeh et al. .	
5,414,469	5/1995	Gonzales et al.	348/408
5,422,674	6/1995	Hooper et al. .	
5,428,403	6/1995	Andrew et al.	348/699
5,432,900	7/1995	Rhodes et al.	395/157

OTHER PUBLICATIONS

Normile et al., "Image Compressions Using Course Grain Parallel Processing", IEEE, 1991, CH2977-7/91/0000-1121, 1121-1124.

Chang et al., "An Experimental Digital HDTV Video Decoder System", Int'l Broadcasting Conv., 16-20 Sep. 1994, 70-75.

Tsai et al., "An MPEG Audio Decoder Chip", IEEE, 0098 3065/95, 89-96.

Akiyama et al., "MPEG2 Video Codec Using Image Compression DSP" IEEE, 0098 3063/94, 466-472.

Razavi et al., "VLSI Implementation of an Image Compression Algorithm with a New Bit Rate Control Capability", IEEE, 0-7803-0532-9/92, 660-672.

Grunin, Image Compression For PC Graphics, PC Magazine, vol. 11, No. 8, Apr. 28, 1992, pp. 337-350.

Leonard, Silicon Solution Merges Video, Stills, And Voice, Electronic Design, Apr. 2, 1992, pp. 45-54.

Product Highlights, Video Compression Processor Handles Multiple Protocols, Electronic Products, Oct. 1991, pp. 85-86.

Wilson, One-Chip Video Engine, Electronic Engineering Times, Issue 659, Sep. 16, 1991, pp. 1, 8-9.

Preliminary Application Note, Using The IIT Vision Processor In JPEG Applications, Integrated Information Technology, Inc., Sep. 1991, pp. 1-15.

Preliminary Data Sheet, IIT Vision Processor—Single-Chip Microcode-Driven VSP For DCT-Based Algorithms, Integrated Information Technology, Inc., Sep. 1991, pp. 1-20.

Application Note, Video Compression Chip Set, LSI Logic Corporation, Sep. 27, 1990, pp. 1-16.


Tentative Data, ST13220 Motion Estimation Processor, SGS-Thomson Microelectronics, Jul. 1990, pp. 1-24.

Fandrianto et al., "A Programmable Solution for Standard Video Compression", 1992.

Primary Examiner—Emanuel T. Voeltz
 Assistant Examiner—Patrick J. Assouad
 Attorney, Agent, or Firm—Townsend and Townsend and Crew LLP

[57] ABSTRACT


An MPEG decoder which distributes the processing load to a plurality of processors and units including an external memory and a bus interface unit, a de-multiplexing data



processor, an image data processor, an inverse transform and reconstruction processor, and a prediction calculation unit. A video post-processing unit generates video data, and a serial

port unit provides an output for audio data.

3 Claims, 2 Drawing Sheets



MPEG DECODER
BLOCK DIAGRAM

FIG. 1




FIG. 2

MPEG DECODER

BACKGROUND OF THE INVENTION

This invention relates generally to the encoding and decoding of multimedia data, and more particularly the invention relates to a decoder of audio and video data which has been encoded in accordance with the MPEG (Motion Picture Experts Group) standard for full-motion video.

A real time processing system for MPEG decoding needs to perform a given number of "simple" operations per second and has some processing clock whose max frequency is determined by the current state of the art of the semiconductor implementation technology. In addition, the processing system needs some memory for buffering and storage of input data, intermediate results, output data, and sometimes also instruction data.

The semiconductor implementation technology imposes a practical limit on the cost effective size of a semiconductor device. The amount of processing and the amount of memory needed determine if one device can be used or multiple devices are needed. If multiple devices are needed, then there is an option to divide the processing and the memory to the various devices or to dedicate one (or more) of the devices for memory only, and dedicate the rest of the devices mainly for processing with some memory on board.

The advantage to utilize memory only devices is in the opportunity to use general purpose memory-devices which are made in huge quantities and hence have low price. The disadvantage is in the amount of data transfer needed between the processing devices and the memory devices. In some cases the amount of total needed memory divided by the number of needed processing devices is such that the amount of memory needed in each of the processing devices still exceeds the limits of a cost effective solution. In these cases, one (or more) devices dedicated to memory are needed. If the number of "simple" operations per second required is less than, or approximately equal to the max processing clock frequency, then one device can be used which contains one processing unit. If the number of "simple" operations per second required exceeds the max processing clock frequency, then one device with a number of processing units (not necessarily of the same function) can be used. If the number of processing units required is more than could be cost-effectively implemented within one device, then a number of devices are needed.

If the number of data units for MPEG decoding, such as the Huffman coded "events" and reconstructed picture color components "samples" processed by one of the processing units, is much smaller than the max processing clock frequency, and if the "simple" operations are different from each other (e.g., a mix of arithmetic and logic operations with loops and repeated sequences), a processing unit structure similar to a general purpose processor, which is programmed by an instruction set from a program memory, should be considered. Such a processing unit is denoted herein by the name "processor".

The processing tasks of the decoder device for MPEG system and video decoding and for audio synchronization are the following:

- a) Receive the system (or video only) bitstream. The data can enter the decoder at a constant bitrate or by demand.
- b) Demultiplex the system bitstream, extract the specified video and serial data streams (e.g., audio) and write them in the coded data buffers.

c) Read the video stream from the video code buffer and decode it. The video decoding can be broken down to the following tasks:

- 1) Decoding of the various headers.
- 2) Decoding of each sample block (Huffman decoding) to retrieve the quantized coefficients data.
- 3) Descale and dequantize the coefficients.
- 4) Inverse DCT transform the dequantized coefficients.
- 5) Read one or two picture reference data blocks (as needed).
- 6) Calculate the prediction block and add it to the result of the inverse DCT transform of the dequantized coefficients.

7) Write the results in the decoded picture data buffer.
d) Read the decoded picture data from the decoded picture data buffer, post-process it (as needed, e.g., conversion from progressive to interlaced format or color conversion from Y, U and V to the color space needed for display) and output it timed to the video synchronization signals or video demand signals.

e) Read the serial coded data from the serial data code buffer, reformat it as necessary (e.g., parallel to serial conversion) and output it timed to achieve the synchronization specified in the system bitstream at a constant rate specified in the serial data stream.

All the five processing tasks described above are not naturally synchronized within a picture decoding period, but only every picture decoding period. The MPEG decoding algorithm described above specifies several buffers for proper decoding. The first type of buffers are coded bitstream buffers. If the decoder decodes video only, then one coded bitstream buffer is needed. If the decoder decodes the multiplexed system bitstreams, then the number of coded bitstream buffers needed is equal to the number of bitstreams synchronized by the decoder. The second type of buffers are decoded pictures buffers used as reference data in the decoding process. Two picture buffers are needed for this purpose. When the coded pictures are progressive (as is the case in MPEG 1 and some subsets of MPEG 2) and the decoder has to support conversion of the decoded picture to interlaced display, at least a third picture buffer is needed.

Even for constrained MPEG 1 video bitstreams, the size of the needed coded video bitstream buffer (typically about 40 Kbytes) and SIF size picture buffers (typically about 125 Kbytes per picture) precludes a cost effective solution that supports the needed buffers inside the decoder device, so that an external buffer, composed of one or more memory devices, completely controlled by the decoder, is a better solution.

Of the common types of RAM devices (SRAM, VRAM and DRAM), the DRAM offers the most cost effective solution and indeed many of the decoders already implemented use external DRAM buffers. The requirements of the DRAM structure and mapping of the various buffers to the DRAM address space are described in copending application Ser. No. 08/245,465 filed May 18, 1995 for Dynamic Random Access Memory for MPEG Decoding.

MPEG and other processing requirements: A decoded picture is composed of three rectangular components: One (the Y component) is 1 lines by p samples by 8 bits, and the other two (the U and V components) are ½ lines by p/2 samples by 8 bits.

The pictures are written in 8*8 sample blocks as they are decoded. The order of decoding are by macroblocks which contain four Y blocks followed by one U block and then one V block.

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.