



DECLARATION OF GERARD P. GRENIER

I, Gerard P. Grenier, do hereby state that:

1. I am currently Senior Director of Publishing Technologies for the Institute of Electrical and Electronics Engineers (IEEE), 445 Hoes Lane, Piscataway, New Jersey.
2. I have been asked to confirm certain dates regarding the following article (the "Article"):

G. Wang, et al., "CMOS Video Cameras," Euro ASIC '91, Paris, France, May 27-31, 1991.
3. A true and correct copy of the Article accompany this declaration as Exhibit A.
4. IEEE is a neutral third party to the dispute in this IPR.
5. Neither I nor IEEE itself is being compensated for this declaration.
6. The Article was published by IEEE. Copies of the conference proceedings were made available to attendees of the conference. The Article is currently available for public download from the IEEE digital library, IEEE Xplore (www.ieeexplore.ieee.org).
7. IEEE maintains records of the dates on which articles were first made available for public download. These records are maintained as part of the ordinary course of business of the IEEE, are updated regularly as articles are published. I have personal knowledge of the records.
8. I have reviewed the IEEE records relating to the Article.
9. IEEE's records confirm the following:
 - a) "CMOS" Video Cameras" was presented as part of Euro SIC '91 which occurred May 27-31, 1991.
 - b) IEEE has registered this conference with U.S. Copyright Office.

I declare under penalty of perjury that the foregoing statements are true and correct.

Executed on:

June 30, 2014

VALEO EXHIBIT 1039

Valeo v. Magna
IPR2015-_____

EXHIBIT A



For Institutional Users:

Institutional Sign In
Athens/Shibboleth



Browse Conference Publications > Euro ASIC '91 ...

Back to Results |

CMOS video cameras

Full Text
[Sign-In or Purchase](#)

Wang, G. ; Dept. of Electr. Eng., Edinburgh Univ., UK ; Renshaw, D. ; Denyer, P.B. ; Lu, M.

Abstract

Authors

References

Cited By

Keywords

Metrics

Similar

A single chip CMOS video camera is presented, along with design technique and characterization results. The chip comprises a 312*287 pixel photodiode array together with all the necessary sensing, addressing and amplifying circuitry, as well as a 1000 gate logic processor, which implements synchronization timing to deliver a fully-formatted composite video signal and a further 1000 gate logic processor, which implements automatic exposure control over a wide range. There are also simple solutions for gamma correction and test.<>

Published in:

Euro ASIC '91

Date of Conference:

27-31 May 1991

Page(s):

100 - 103

Meeting Date :

27 May 1991-31 May 1991

Print ISBN:

0-8186-2185-0

INSPEC Accession Number:

4367802

Conference Location :

Paris, France

Digital Object Identifier :

10.1109/EUASIC.1991.212885

Publisher:

IEEE



Like

0

Tweet

0

Share

[Sign In](#) | [Create Account](#)

[Change Username/Password](#)

[Payment Options](#)

[Communications Preferences](#)

US & Canada: +1 800 678 4333

[Update Address](#)

[Order History](#)

[Profession and Education](#)

Worldwide: +1 732 981 0060

[Access Purchased Documents](#)

[Technical Interests](#)

[Contact & Support](#)

[About IEEE Xplore](#) | [Contact](#) | [Help](#) | [Terms of Use](#) | [Nondiscrimination Policy](#) | [Site Map](#) | [Privacy & Opting Out of Cookies](#)

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this Web site signifies your agreement to the terms and conditions.