



DECLARATION OF GERARD P. GRENIER

I, Gerard P. Grenier, do hereby state that:

1. I am currently Senior Director of Publishing Technologies for the Institute of Electrical and Electronics Engineers (IEEE), 445 Hoes Lane, Piscataway, New Jersey.
2. I have been asked to confirm certain dates regarding the following article (the "Article"):

G. Wang, et al., "CMOS Video Cameras," Euro ASIC '91, Paris, France, May 27-31, 1991.
3. A true and correct copy of the Article and Article abstract accompanies this declaration as Exhibit A.
4. IEEE is a neutral third party to the dispute in this IPR.
5. Neither I nor IEEE itself is being compensated for this declaration.
6. The Article was published by IEEE as part of the conference proceedings on the date of the conference. Copies of the conference proceedings were made available to attendees of the conference. The Article is currently available for public download from the IEEE digital library, IEEE Xplore (www.ieeexplore.ieee.org).
7. IEEE maintains records of the dates on which articles were first made available for public download. These records are maintained as part of the ordinary course of business of the IEEE, are updated regularly as articles are published. I have personal knowledge of the records.
8. I have reviewed the IEEE records relating to the Article.
9. IEEE's records confirm the following:
 - a) "CMOS" Video Cameras" was published and presented as part of Euro SIC '91 which occurred May 27-31, 1991.
 - b) IEEE has registered this conference with U.S. Copyright Office.

I declare under penalty of perjury that the foregoing statements are true and correct.

Executed on: 7/25/14

**VALEO EX. 1020
MAGNA V.
VALEO**

VALEO EX. 1020-001
445 Hoes Lane Piscataway, NJ 08854

VALEO EX. 1013

EXHIBIT A

VALEO EX. 1020-002



For Institutional Users:
Institutional Sign In
Athens/Shibboleth



Browse Conference Publications > Euro ASIC '91 ...

Back to Results |

CMOS video cameras

Full Text
Sign-In or Purchase

Wang, G. ; Dept. of Electr. Eng., Edinburgh Univ., UK ; Renshaw, D. ; Denyer, P.B. ; Lu, M.

Abstract

Authors

References

Cited By

Keywords

Metrics

Similar

A single chip CMOS video camera is presented, along with design technique and characterization results. The chip comprises a 312*287 pixel photodiode array together with all the necessary sensing, addressing and amplifying circuitry, as well as a 1000 gate logic processor, which implements synchronization timing to deliver a fully-formatted composite video signal and a further 1000 gate logic processor, which implements automatic exposure control over a wide range. There are also simple solutions for gamma correction and test.<>

Published in:

Euro ASIC '91

Date of Conference:

27-31 May 1991

Page(s):

100 - 103

Meeting Date :

27 May 1991-31 May 1991

Print ISBN:

0-8186-2185-0

INSPEC Accession Number:

4367802

Conference Location :

Paris, France

Digital Object Identifier :

10.1109/EUASIC.1991.212885

Publisher:

IEEE



Like

0

Tweet

0

Share

Sign In | Create Account

Change Username/Password

Payment Options

Communications Preferences

US & Canada: +1 800 678 4333

Update Address

Order History

Profession and Education

Worldwide: +1 732 981 0060

Access Purchased Documents

Technical Interests

Contact & Support

About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

VALEO EX. 1020-003



CMOS Video Cameras

G. Wang, D. Renshaw, P. B. Denyer and M. Lu

University of Edinburgh
Department of Electrical Engineering
Mayfield Road
Edinburgh, EH9 3JL, UK.

Abstract

A single chip CMOS video camera is presented, along with design technique and characterization results. The chip comprises a 312×287 pixel photodiode array together with all the necessary sensing, addressing and amplifying circuitry, as well as a 1,000 gate logic processor, which implements synchronization timing to deliver a fully-formatted composite video signal and a further 1,000 gate logic processor, which implements automatic exposure control over a wide range. There are also simple solutions for γ correction and test.

1. Introduction

We introduce a new capability that extends the CMOS ASIC marketplace in a sector of high growth rates. This market sector is that of image sensing and processing, covering applications from electronic cameras to 'smart' vision systems.

Camera and vision systems addressed by today's CCD technology appear cumbersome, power-hungry and expensive. The experimental work reported here demonstrates that high-quality image sensors can be implemented entirely in commodity ASIC CMOS technology, operating from single 5v supplies.

The reported chip is a highly-integrated CMOS VLSI camera, shown in Figure 1. Most of the core area is a 312×287 pixel image sensor array, together with the necessary sensing, addressing and amplifying circuitry. The output signal can be either linear or γ corrected. γ correction is achieved by a simple solution which uses the nonlinear I_D - V_{GS} characteristic of an MOS

transistor. The layout of the sensor is custom designed to make it as compact as possible.

At the top (Figure 1) is the 2,000 gate logic processor, laid out using a semi-custom standard-cell compiler. Half of these gates generate synchronization timing, including line-sync and frame-sync signals to format a 625line/50Hz standard composite video output. The other half of the gates are included to electronically control exposure over a wide range (40,000:1), enabling the use of a single fixed-aperture lens. The chip measures 7.58mm × 7.56mm, using 1.5 μ m, 2 level metal CMOS technology.





Figure 1. Photo-micrograph of single chip video camera

A video camera has been built using this chip along with a 6 MHz clock source, a 5 volt power supply, plus one bipolar transistor and a small number of resistors and capacitors required to match the line impedance to the monitor and decouple the power supply. The picture quality is subjectively excellent, and compares well with commercially available cameras.

2. Image Sensor Block

The architecture of the image sensor is shown in Figure 2. The light sensing area consists of a 312×287 diode array matrix, schematically indicated by the columns and rows of individual photodiodes. The pixel size is $19.6 \mu\text{m} \times 16 \mu\text{m}$, giving a light sensing area of $6.12\text{mm} \times 4.59\text{mm}$. This corresponds to the standard 1/2" format.



* CVO -- composite video output

Figure 2. Architecture of the image sensor

The photodiodes are accessed on the basis of sequential selection of each row through a verti-

cal shift register. At the top of each column is a sense amplifier. The sensed information is read out sequentially along the x-direction under control of a horizontal shift register. At the end of the path there is an output amplifier [1,2].

The sense amplifier is a single-ended differential charge integrator. Its performance demands an accurate capacitor, formed by metal1/metal2 and metal1/poly. However, commodity ASIC CMOS technology sometimes can not guarantee the resulting capacitance values. We designed a gain-controllable integrator, shown in Figure 3, which allows wide range of programmable variation of the capacitance value.




Figure 3. Integrator with programmable gain and self compensation

The main concern in the output stage design is the read-out speed required to achieve high resolution. A 6 MHz clock was chosen for this design; this gives a horizontal resolution of 312 pixels. The resultant picture quality is assured by a two stage output buffer with sample and hold function.

3. Automatic Exposure Control

The device automatically controls its exposure over a range of 40,000:1. Control is achieved by varying the integration time prior to reading each row of pixels. The integration time can be as long as one field, or as short as three cycles of the pixel clock (about 500ns).

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.