LINDA HALL LIBRARY
5109 CHERRY STREET
KANSAS CITY, MISSOURI
64110-2498
PHONE (816) 363-4600
FAX: (816) 926-8785

RUSH

1/20/16 DocServ #: 760423

16:29

E ©

SHIP TO:

Attn: Karen Sanchez
Kirkland & Ellis LLP

Fax:
Phone: 213680-8315
Ariel:
Email: karen.sanchez@kirkland.com

Rush

ElecDel ©26 ©33 $59

LHL ©Required

~~**CCL/CCC (Libraries Only)**~~ IEEE PG

Max Cost: 60.00

Reference Number:

Account Number:
FEDEX Account Number:

Notes: Without stamp will suffice. Need cover, TOC, and article.

Shelved as: TK7874.6.E87 1991

Location: LHL

Title: Euro ASIC '91 : Palais des congrès, Porte Maillot, Paris, France, May 27-31, 1991

Volume:

Issue:

Date:

Author: Wang

Article Title: CMOS video cameras

Pages: 100-103, cover, toc, (11)

Accept Non English? Yes

WEB

VALEO Ex. 1046
VALEO v. MAGNA
IPR2015-01410¹

DOCKET ALARM
Find authenticated court documents without watermarks at docketalarm.com.

EURO ASIC '91

ORGANIZED BY : BIRP com·tec

CONFERENCE ORGANIZED BY :
Le Club Conception de Circuits à la Demande
Institut National Polytechnique de Grenoble

In cooperation with :
IEEE Design Automation Technical Committee
Association for Computing Machinery/SIGDA

1951-1991

IEEE COMPUTER SOCIETY PRESS

THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

DOCKET ALARM
Find authenticated court documents without watermarks at docketalarm.com.

TABLE OF CONTENTS - EURO ASIC '91

WELCOME v
COORDINATION COMMITTEE vi
INTERNATIONAL PROGRAM COMMITTEE vi

SESSION: MIXED ANALOG DEVICES I
CHAIR: E. SCHÜTZ

Advances in High Speed ECL Technology and Interconnection Techniques 2
K.-I. Ohno
DBIMOS: The Mix in One Approach 8
E. Teck

SESSION: MIXED ANALOG DEVICES II
CHAIR: J.M. TISSANDIER

A Versatile Building-Block for High-Speed Current-Mode Analog ICS 14
R.B. Steck, A. Kostka, and K. Lehmann
DSP-ASIC Based Voltage Feedback Switching Regulator Chip for
Electromechanical Contactor 20
P. Solanti, T. Karema, and H. Tenhunen
A Smart Power IC for High Side Driver Applications 25
Y. Droinet
Algorithmic ADC for Use in ASIC Design 29
K. Deevy

SESSION: DIGITAL SIGNAL PROCESSING ASICS
CHAIR: C. PITOT

KISS-16: Realization of a DSP Optimized for Digital Mobile Radio Systems 36
H. Sahm, J. Schuck, H. Ebert, D. Weinsziehr,
J. Preissner, and G. Mahlich
A SIMD Machine for Beamforming on a Chip 41
J.-P. Giacalone and Y. Del Gallo
VLSI Implementation of a Cochlear Model 45
N. Avellana, F. Garrido, J. Carrabina,
E. Valderrama, and P. Gómez
Single Chip RNS Two-Port Parallel Adaptor for Wave Digital Filters 49
G.C. Cardarilli and F. Sargeni
A 16/24-Bit DSP-ASIC Coprocessor for AC Motor Modelling 53
S.J. Ovaska, O. Vainio, and J. Pasanen

SESSION: CHIP ARCHITECTURE
CHAIR: A. LORENZI

Processor Chip Design on Submicron ASICs 58
H. Schletter
Design and Implementation of a Dedicated Neural Network for
Handwritten Digit Recognition 63
P.-Y. Alla, L. Masse-Navette, J. Ouali, G. Saucier, S. Knerr,
L. Personnaz, and G. Dreyfus
SICURE®– A Crypto Chip for Rapid Encipherment 68
H.M. Deppermann, J. Gessner, S. Kösters, and S. Wallstab

DOCKET ALARM
Find authenticated court documents without watermarks at docketalarm.com.

Reduced Voltage Swing, High Speed CMOS Driver, Receiver Techniques for Multiple Chip Set Applications 74
P.D. Ta

SESSION: HIGH LEVEL LANGUAGES
CHAIR: F. RAMMIG

VHDL in Logic Synthesis–An Applications Perspective 78
W. Ries and K.M. Just
UDL/I Standardization Effort–Another Approach to HDL Standard 83
O. Karatsu

SESSION: GRAPHIC APPLICATION AND IMAGE PROCESSING ASICS
CHAIR: R.A. COTTRELL

An Image Decoding ASIC for Space-Based Applications 86
D.B. Kasle and G. DeMicheli
A Data-Flow Processor for Real-Time Low-Level Image Processing 92
G. Quénot and B. Zavidovique
A Dedicated Circuit for Real-Time Motion Estimation 96
O. Colavin, A. Artieri, J.-F. Naviner, and R. Pacalet
CMOS Video Cameras 100
G. Wang, D. Renshaw, P.B. Denyer, and M. Lu

SESSION: LOGIC SYNTHESIS
CHAIR: G. DUPENLOUP

A New Approach to Timing Driven Partitioning of Combinational Logic 106
N. Wehn and M. Glesner
Synthesis and Partitioning of Standard Cells for Floorplan Optimization 112
E. Chotin, T. Besson, and G. Saucier
VLSI-Oriented Asynchronous Controller Synthesis Based on a Flip-Flop Cell Array Structure 117
K.R. Cho, M. Ikeda, and K. Asada

SESSION: HIGH VOLUME ASICS
CHAIR: T. BAKER

A Mixed-Mode ASIC for Interface Control of Smart-Card Parcmeter 124
E. Compagne and F. Ilie
A Double-Sourced ASIC for Contactless Badges 128
R. Petigny and P. Cabon
VLSI ASIC Design for MAC Video Processing Integration in SGS-Thomson Microelectronics Chip Set 131
A. Lorenzi, G. Vanneuville, V. Verfaille, N. Chaumartin, G. Gerot, and J.M. Troude

SESSION: LOGIC SYNTHESIS II
CHAIR: G. DE MICHELI

An Efficient Program for Logic Synthesis of Mod-2 Sum Expressions 136
P.W. Besslich and M.W. Riege
Automatic Synthesis of Boolean Functions on Xilinx and Actel Programmable Devices 142
P. Sicard, M. Crastes, K. Sakouti, and G. Saucier

DOCKET ALARM Find authenticated court documents without watermarks at docketalarm.com.

Algebraic Decomposition of MCNC Benchmark FSMs for Logic Synthesis 146
T. Müller-Wipperfürth and M. Geiger

SESSION: ASICS FOR DEDICATED COMPUTATION AND ARCHITECTURES
CHAIR: J. HUERTAS

VLSI Chip Set for Floating Point Vector Processing 154
A. Laudenbach, M. Glesner, P. Windirsch, J. Plahl, and W. Clemens
VLSI Design of an 8-Bit Fixed Point Cordic Processor with
Extended Operation Set 158
D.E. Metafas, G.A. Krikis, and C.E. Goutis
Pipeline-Based Design for Numerically Controlled Oscillator 162
L. Ji, D. Li, S. Sheng, and Q. Liang
Design and Implementation of HRISC2 166
A. Bouaraoua, Y.I. el-Haffaf, and A. Amari
Searching Processor 167
J.B. Barbosa, M.B. Calha, and I.C. Teixeira

SESSION: HIGH LEVEL SYNTHESIS
CHAIR: S. MARZ

Resource Assignment with Different Target Architectures 172
A. Mignotte and M. Crastes de Paulet
Flexible Datapath Compilation for Phideo 178
A. van der Werf, B.T. McSweeney, J.L. van Meerbergen,
P.E.R. Lippens, and W.F.J. Verhaegh
A New Method for the Minimization of Memory Area in High Level Synthesis 184
B. Rouzeyre and G. Sagnes

SESSION: SIMULATION
CHAIR: D. AUVERGNE

High Precision SPICE Models for the Simulation of Analogue CMOS Circuits 192
B. Ankele and F. Schrank
Power Calculation for High Density CMOS Gate Arrays 198
W. Eisenmann and M. Kohl
ACC: Automatic Cell Characterization 204
K. Anshumali

SESSION: PLACE AND ROUTE
CHAIR: T. YANAGAWA

Timing Driven Pin Assignment in a Hierarchical Design Environment 212
G. Meixner and G. Zimmermann
A Genetic Algorithm for the Routing of VLSI Circuits 218
M. Geraci, P. Orlando, G. Vassallo, and F. Sorbello
A New Graph Theoretical Approach to the Selection of Rip-Ups 224
M. Bartholomeus and M. Raith
Optimal Module Orientation by Block Rotation and Wire Length Minimisation 230
P.J. Drenth, J.G.G.P. van Gisbergen, and M. Lousberg

DOCKET ALARM
Find authenticated court documents without watermarks at docketalarm.com.

DOCKET ALARM

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts

Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research

With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips

Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS
Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS
Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS
Sync your system to PACER to automate legal marketing.