IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re <i>Inter Partes</i> Review of:)
U.S. Patent No. 8,252,675)
Issued: August 28, 2012)
Application No.: 12/942,763)
Filing Date: November 9, 2010)

For: Methods of Forming CMOS Transistors with High Conductivity Gate Electrodes

FILED VIA PRPS

DECLARATION OF JACK LEE IN SUPPORT OF PETITION FOR *INTER PARTES* REVIEW OF U.S. PATENT NO. 8,252,675

For ease of reference, Dr. Lee refers to this declaration as being in support of "the '675 Petition" challenging all claims of the '675 patent.



TABLE OF CONTENTS

I.	INTRODUCTION AND QUALIFICATIONS		
II.	UNDERSTANDING OF THE GOVERNING LAW		
	A. Invalidity By Anticipation Or Obviousness		
	B. Interpreting Claims Before The Patent OfficeC. Relevant Time Period For The Obviousness Analysis		
	D. Basis For My Opinion		
III.	LEVEL OF ORDINARY SKILL IN THE ART IN THE RELEVANT TIMEFRAME.	6	
IV.	PERSPECTIVE APPLIED IN THIS DECLARATION	7	
V.	OVERVIEW OF THE '675 PATENT	7	
	A. Technology Background B. Forming the Gate Electrodes		
VI.	OVERVIEW OF THE PRIOR ART1		
	A. U.S. Pub. No. 2009/0065809 ("Yamakawa")	19	
	B. U.S. Patent No. 8,039,381 ("Yeh")	27	
	C. '675 Patent Prosecution History	32	
VII.	MOTIVATIONS TO COMBINE THE PRIOR ART REFERENCES		
	A. Motivation To Combine Yamakawa with Yeh	34	
VIII.	YAMAKAWA GLOSSARY	36	
IX.	CLAIM CONSTRUCTIONS	37	
	A. Legal Standard	37	
X.	SUMMARY OF OPINIONS	38	
XI.	FIRST GROUND OF INVALIDITY	38	



Petition for *Inter Partes* Review of USP 8,252,675

	A.	Claim 1	38
	B.	Claim 2	52
	C.	Claim 3	54
	D.	Claim 4	55
	E.	Claim 5	55
	F.	Claim 6	55
	G.	Claim 7	62
	H.	Claim 8	64
	I.	Claim 10	64
	J.	Claim 11	67
	K.	Claim 12	69
	L.	Claim 13	74
	M.	Claim 14	77
	N.	Claim 15	78
XII.	SEC	OND GROUND OF INVALIDITY	79
	Δ	Claim 9	79

I, Jack Lee, Professor of the Electrical and Computer Engineering

Department at The University of Texas at Austin, hereby declare as follows:

I. INTRODUCTION AND QUALIFICATIONS

- 1. I have been retained by NVIDIA Corporation ("NVIDIA") to provide my opinion concerning the validity of U.S. Patent No. 8,252,675 (Ex. 1001, "the '675 patent") in support of its Petition for *Inter Partes* Review of U.S. Patent No. 8,252,675 ("Petition").
- 2. I am an expert in the field of semiconductor process technology and semiconductor design. I have over 30 years of first-hand experience as a researcher, educator, and consultant in this field.
- 3. I received a B.S. degree in Electrical Engineering, with highest honors, in 1980, and an M.S. degree in Electrical Engineering in 1981, both from University of California, Los Angeles. I received a Ph.D. degree in Electrical Engineering in 1988 from University of California, Berkeley ("UC Berkeley").
- 4. From 1979 to 1984, I was a Member of Technical Staff at the TRW Microelectronics Center, in the High-Speed Bipolar Device Program. I worked on bipolar device/circuit design, fabrication, and testing. I was promoted to Engineering Group Leader level in 1983.
- 5. I received several academic honors while at UC Berkeley. For example, I won the Best Paper Award from the Institute of Electrical and



Electronics Engineers ("IEEE") International Reliability Physics Symposium in 1988. I was also awarded a Lectureship with my own teaching assistant from UC Berkeley.

- 6. After receiving my Ph.D. in August 1988, I joined the faculty at The University of Texas at Austin ("UT Austin"). As a faculty member, I have taught numerous courses in semiconductor device fabrication and design, at both the undergraduate and graduate levels. I have supervised 40 students who received a doctoral degree under my guidance. I am currently the Cullen Trust for Higher Education Endowed Professor in Engineering #4 in the Department of Electrical and Computer Engineering at UT Austin.
- 7. My current research interests include: high-K gate dielectrics and metal gate electrodes in semiconductor devices (CMOS/MOSFETs); semiconductor device fabrication processes, characterization and modeling; dielectric processes, characterization and reliability; and alternative transistor channel materials. My research has been partially supported by grants from the National Science Foundation, the Texas Advanced Research Program, the Semiconductor Research Corporation (SRC), SEMATECH, Texas Emerging Technology Funds, and others.
- 8. I have authored over 500 journal publications and conference proceeding papers, and have coauthored one book and two book chapters on



DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

