## United States Patent [19]

#### Hayashi et al.

#### [54] METHOD OF MAKING A THIN FILM TRANSISTOR

- [75] Inventors: Hisao Hayashi; Takeshi Matsushita, both of Shinagawa, Japan
- [73] Assignee: Sony Corporation, Tokyo, Japan
- [21] Appl. No.: 433,449
- [22] Filed: Nov. 13, 1989

#### Related U.S. Application Data

[63] Continuation of Ser. No. 265,798, filed as PCT JP88/00078 on Jan. 29, 1988, published as WO88/05961 on Aug. 11, 1988, abandoned.

#### [30] Foreign Application Priority Data

Jan. 30, 1987	[JP]	Japan		62-12445[U]
Sep. 25, 1987	[JP]	Japan	62	2-241932[U]

- [51] Int. CL<sup>5</sup> ..... H01L 21/70

[11] Patent Number: 4,980,308

#### [45] Date of Patent: Dec. 25, 1990

#### References Cited U.S. PATENT DOCUMENTS

3,624,463 4,131,909	11/1971 12/1978	Davidsohn Matsuda et al	437/974 437/974 437/974
4,468,857	9/1984	Christian et al.	437/225
4,784,970	11/1988	Solomon	437/974

#### FOREIGN PATENT DOCUMENTS

2752344 5/1979 Fed. Rep. of Germany . 55-179053 12/1980 Japan . 56-88354 7/1981 Japan .

Primary Examiner-Brian E. Hearn

[56]

[57]

Assistant Examiner-Tom Thomas

Attorney, Agent, or Firm—Hill, Van Santen, Steadman & Simpson

#### ABSTRACT

The present invention relates to a semiconductor device in which a semiconductor element is formed on a semiconductor layer (3) supported on a substrate (1) via at least insulating layers (2) and (4) as shown in FIGS. 1 and 2 and a method of fabricating the same. The semiconductor layer (3) has wiring layers (5) and (6) on both surfaces thereof, thus leading itself well for increasing the density of wiring and for increasing the operation speed in a large-scale integrated circuit device.

#### 1 Claim, 3 Drawing Sheets



.







FIG. 1B



F. I.G. 1C



DOCKET A L A R M Find authenticated

Find authenticated court documents without watermarks at <u>docketalarm.com</u>.

Sheet 2 of 3 • 4,980,308



Find authenticated court documents without watermarks at docketalarm.com.

Α





F1G. 2A

Α

F16. 2B

#### METHOD OF MAKING A THIN FILM TRANSISTOR

This is a continuation, of application Ser. No. 265,798, filed as PCT JP88/00078 on Jan. 29, 1988, published as WO88/05961 on Aug. 11, 1988, now 5 abandoned.

#### TECHNICAL FIELD

The present invention relates to a semiconductor device using a thin film semiconductor layer and a 10 method of fabricating the same and particularly to a semiconductor device which has high-density wiring layers such as a gate electrode, a wiring electrode and so on formed on both sides of a semiconductor layer and a method of fabricating the same.

Also, the present invention relates to a semiconductor device which is formed on a semiconductor layer on an insulating substrate and is capable of high-speed operation and a method of fabricating the same.

#### BACKGROUND ART

As a semiconductor device using a thin film semiconductor layer formed on an insulating substrate, the present applicant has proposed an MIS transistor having a 100 to 750 angstrom thick-semiconductor layer which 25 semiconductor device according to the present invencan be operated at high speed as is disclosed in U.S. Patent applications, Ser. Nos. 683860 and 683932.

Further, JOURNAL OF ELECTROCHEMICAL SOCIETY: SOLID-STATE SCIENCE AND TECH-NOLOGY (Journal of Electrochemical Society: SO- 30 LID-STATE SCIENCE AND TECHNOLOGY), Vol. 120, No. 11, pp. 1563 to 1566 discloses a method in which a silicon substrate is bonded on an insulating substrate and then the silicon substrate is lapped or polished to have a predetermined thickness.

This kind of semiconductor device formed on the insulating substrate can be operated at high speed because a parasitic capacitance between its semiconductor region and the substrate can be reduced.

requested to make its wiring in a multi-layer fashion or to make its wiring in a very small layout pattern with the increase of integration of semiconductor elements. In this case, the wiring is made only on the upper portion of the semiconductor layer so that due to a differ- 45 ence by the insulating film or contact-hole between the wiring on the under layer and the upper layer. There is caused a step-cut in the wiring on the upper layer. As a result, there is then a problem that reliability of the semiconductor device is lowered.

#### DISCLOSURE OF INVENTION

The present invention is to provide a semiconductor device which can be operated at high speed because it has a less parasitic capacitance for a substrate. 55

Also, the present invention is to provide a semiconductor device formed on a thin film semiconductor layer supported on an insulating substrate and a method of fabricating the same.

Particularly, the present invention is to provide an 60 MIS transistor formed on a thin film semiconductor layer supported on an insulating substrate and a method of fabricating the same.

Further, the present invention is to provide a semiconductor device which can increase the density of 65 bonded or the substrate 1 made of polycrystalline siliwiring and a method of fabricating the same.

Further, the present invention is to provide a semiconductor device which can prevent reliability from

DOCKE

being lowered by a step-cut in the multi-layer wiring and a method of fabricating the same.

Furthermore, the present invention is to provide a semiconductor device in which the wiring of semiconductor elements can be made with an increased freedom and a method of fabricating the same.

In addition, the present invention is to provide a semiconductor device having a multi-layer wiring which can be made with smaller pattern by making the upper portion of the wiring flat and a method of fabricating the same.

In order to achieve the above-mentioned objects, the present invention is to provide a semiconductor device in which semiconductor elements are formed on a semi-15 conductor layer supported on a substrate via at least an insulating layer and a method of fabricating the same. The semiconductor layer has wiring layers formed on both surfaces thereof, thus leading itself well for increasing the density of wiring and for increasing the 20 operation speed in a large-scale integrated circuit device.

#### BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 is a process diagram of an embodiment of a tion and a method of fabricating the same and FIG. 2 is a process diagram of another embodiment of a semiconductor device according to the present invention and a method of fabricating the same.

#### BEST MODE FOR CARRYING OUT THE **INVENTION**

A method of obtaining a double-side gate type MIS semiconductor device which can improve the effective 35 carrier mobility will be described with reference to FIG. 1. In this case, as shown in FIG. 1A, a single crystal silicon semiconductor substrate 21 of, for example,  $n^-$  type is provided. A gate insulating film 22 is formed on its one major surface by means of a surface Even this kind of semiconductor device is, however, 40 thermal oxidation treatment or the like, on which a first gate electrode 25, i.e., a first wiring layer 5 formed of a polycrystalline silicon layer having low resistivity is formed with a predetermined pattern, for example, with a predetermined wiring pattern covering the first gate electrode 25. The first wiring layer 5, i.e., the first gate electrode 25 in the illustrated example is formed by depositing a polycrystalline silicon layer on the entire surface by, for example, chemical vapor deposition method (CVD method) or the like and patterning the 50 same by means of a photolithography or the like.

> As shown in FIG. 1B, an intermediate layer 23 made of, for example, a polycrystalline silicon or the like of relatively large thickness is deposited on an insulating layer 2 by means of the CVD method or the like.

Then, as shown in FIG. 1C, the intermediate layer 23 is etched flat from its surface side to the position shown by a chain line a in FIG. 1B by techniques such as, for example, mechanical grading, mechanical and chemical polishing or the like.

As shown in FIG. 1D, an insulating layer 44 made of, for example, an  $SiO_2$  or the like is formed on the flat surface of the intermediate layer 23 by a surface thermal oxidation process or the like. On this insulating layer, a single crystal or polycrystalline silicon substrate 1 is con is grown by means of the CVD method or the like. Then, the semiconductor substrate 21 is supported on a supporting member 11 which includes this substrate 1.

Find authenticated court documents without watermarks at docketalarm.com

# DOCKET



# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

# **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

# **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

### LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

### **FINANCIAL INSTITUTIONS**

Litigation and bankruptcy checks for companies and debtors.

## **E-DISCOVERY AND LEGAL VENDORS**

Sync your system to PACER to automate legal marketing.

