1	UNITED STATES PATENT AND TRADEMARK OFFICE
2	BEFORE THE PATENT TRIAL AND APPEAL BOARD
3	
4	SHARP CORPORATION, :
5	SHARP ELECTRONICS :
6	CORPORATION, and SHARP :
7	ELECTRONICS : CaseIPR2015-00913
8	MANUFACTURING COMPANY : Patent No. 7,420,550
9	OF AMERICA, INC.,
10	Petitioners,
11	V.
12	SURPASS TECH
13	INNOVATION LLC,
14	Patent Owner.
15	
16	Deposition of MICHAEL J. MARENTIC
17	NEW YORK, NEW YORK
18	WEDNESDAY, NOVEMBER 11, 2015
19	10:30 A.M.
20	Job No.: 96195
21	Pages: 1 - 114
22	Reported By: Nancy Mahoney, RPR/CCR/CLR

Γ

1

1 Deposition of MICHAEL J. MARENTIC, held at the 2 offices of: 3 4 5 AMSTER ROTHSTEIN & EBENSTEIN LLP 6 90 Fark Avenue 7 New York, New York 10016 8 212.336.8000 9 10 11 12 12 Pursuant to agreement, before Nancy Mahoney, 13 Pursuant to agreement, before Nancy Mahoney, 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 17 18 19 20 21 21 22			
1 Deposition of MICHAEL J. MARENTIC, held at the 2 offices of: 3 4 4 5 5 AMSTER ROTHSTEIN & EBENSTEIN LLP 6 90 Park Avenue 7 New York, New York 10016 8 212.336.8000 9 10 10 11 12 13 13 Pursuant to agreement, before Nancy Mahoney, 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 17 18 19 20 21 21 22			2
2 offices of: 3	1	Deposition of MICHAEL J. MARENTIC, held at the	
3 4 5 AMSTER ROTHSTEIN & EBENSTEIN LLP 6 90 Park Avenue 7 New York, New York 10016 8 212.336.8000 9 10 10 11 12 13 13 Pursuant to agreement, before Nancy Mahoney, 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 11 17 11 18 19 20 21 21 22	2	offices of:	
 AMSTER ROTHSTEIN & EBENSTEIN LLP 90 Fark Avenue 90 Fark Avenue New York, New York 10016 212.336.8000 9 10 11 12 13 Pursuant to agreement, before Nancy Mahoney, 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 17 18 19 20 21 22 	3		
5AMSTER ROTHSTEIN & EBENSTEIN LLP690 Park Avenue7New York, New York 100168212.336.8000910109111012913Pursuant to agreement, before Nancy Mahoney,14CCR/RPR/CLR, Notary Public in and for the State of15New York.16111712181319202021	4		
6 90 Park Avenue 7 New York, New York 10016 8 212.336.8000 9 10 11 12 13 Pursuant to agreement, before Nancy Mahoney, 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 17 18 19 20 21 22	5	AMSTER ROTHSTEIN & EBENSTEIN LLP	
New York, New York 10016 8 212.336.8000 9 10 10 11 12 13 13 Pursuant to agreement, before Nancy Mahoney, 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 11 17 12 18 19 20 21 21 21	6	90 Park Avenue	
8 212.336.8000 9 10 11 12 13 Pursuant to agreement, before Nancy Mahoney, 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 17 18 19 20 21 22	7	New York, New York 10016	
9 10 11 12 13 Pursuant to agreement, before Nancy Mahoney, 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 17 18 19 20 21 22	8	212.336.8000	
<pre>10 11 12 12 13 Pursuant to agreement, before Nancy Mahoney, 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 17 18 19 20 21 22</pre>	9		
<pre>11 12 12 13 Pursuant to agreement, before Nancy Mahoney, 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 17 18 19 20 21 22</pre>	10		
Pursuant to agreement, before Nancy Mahoney, CCR/RPR/CLR, Notary Public in and for the State of New York. New York. 16 17 18 20 21 22	11		
13Pursuant to agreement, before Nancy Mahoney,14CCR/RPR/CLR, Notary Public in and for the State of15New York.16	12		
 14 CCR/RPR/CLR, Notary Public in and for the State of 15 New York. 16 17 18 19 20 21 22 	13	Pursuant to agreement, before Nancy Mahoney,	
 New York. New York. New York. New York. 	14	CCR/RPR/CLR, Notary Public in and for the State of	
 16 17 18 19 20 21 22 	15	New York.	
 17 18 19 20 21 22 	16		
 18 19 20 21 22 	17		
19 20 21 22	18		
20 21 22	19		
21 22	20		
22	21		
	22		

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

3 1 APPEARANCES 2 ON BEHALF OF PETITIONERS SHARP CORPORATION: 3 MARK BERKOWITZ, ESQUIRE 4 JUNG S. HAHM, ESQUIRE 5 AMSTER, ROTHSTEIN & EBENSTEIN LLP 6 90 Park Avenue 7 New York, New York 8 212.336.8000 9 9 10 ON BEHALF OF PATENT OWNER SURPASS 11 TECH INNOVATION: 12 WAYNE HELGE, ESQUIRE 13 DAVIDSON BERQUIST JACKSON & GOWDEY, LLP 14 8300 Greensboro Drive 15 McLean, VA 22102 16 571.765.7700 17 18 19 20 21 21 22 21				
1A P P E A R A N C E S2ON BEHALF OF PETITIONERS SHARP CORPORATION:3MARK BERKOWITZ, ESQUIRE4JUNG S. HAHM, ESQUIRE5AMSTER, ROTHSTEIN & EBENSTEIN LLP690 Park Avenue7New York, New York8212.336.80009010ON BEHALF OF PATENT OWNER SURPASS11TECH INNOVATION:12WAYNE HELGE, ESQUIRE13DAVIDSON BERQUIST JACKSON & GOWDEY, LLP148300 Greensboro Drive15McLean, VA 2210216571.765.7700172021212210				3
2 ON BEHALF OF PETITIONERS SHARP CORPORATION: 3 MARK BERKOWITZ, ESQUIRE 4 JUNG S. HAHM, ESQUIRE 5 AMSTER, ROTHSTEIN & EBENSTEIN LLP 6 90 Park Avenue 7 New York, New York 8 212.336.8000 9	1		A P P E A R A N C E S	
3MARK BERKOWITZ, ESQUIRE4JUNG S. HAHM, ESQUIRE5AMSTER, ROTHSTEIN & EBENSTEIN LLP690 Park Avenue7New York, New York8212.336.80009010ON BEHALF OF PATENT OWNER SURPASS11TECH INNOVATION:12WAYNE HELGE, ESQUIRE13DAVIDSON BERQUIST JACKSON & GOWDEY, LLP148300 Greensboro Drive15McLean, VA 2210216571.765.770017118119202121	2	ON BEHALF	OF PETITIONERS SHARP CORPORATION:	
4JUNG S. HAHM, ESQUIRE5AMSTER, ROTHSTEIN & EBENSTEIN LLP690 Fark Avenue7New York, New York8212.336.800091010ON BEHALF OF FATENT OWNER SURPASS11TECH INNOVATION:12WAYNE HELGE, ESQUIRE13DAVIDSON BERQUIST JACKSON & GOWDEY, LLP148300 Greensboro Drive15McLean, VA 2210216571.765.770017118119202121	3		MARK BERKOWITZ, ESQUIRE	
5AMSTER, ROTHSTEIN & EBENSTEIN LLP690 Park Avenue7New York, New York8212.336.80009010ON BEHALF OF PATENT OWNER SURPASS11TECH INNOVATION:12WAYNE HELGE, ESQUIRE13DAVIDSON BERQUIST JACKSON & GOWDEY, LLP148300 Greensboro Drive15McLean, VA 2210216571.765.770017119202121	4		JUNG S. HAHM, ESQUIRE	
 90 Park Avenue New York, New York 212.336.8000 01 ON BEHALF OF PATENT OWNER SURPASS 11 TECH INNOVATION: 12 WAYNE HELGE, ESQUIRE 13 DAVIDSON BERQUIST JACKSON & GOWDEY, LLP 14 8300 Greensboro Drive 15 McLean, VA 22102 16 571.765.7700 17 18 19 20 21 22 	5		AMSTER, ROTHSTEIN & EBENSTEIN LLP	
 New York, New York 212.336.8000 ON BEHALF OF PATENT OWNER SURPASS TECH INNOVATION: WAYNE HELGE, ESQUIRE DAVIDSON BERQUIST JACKSON & GOWDEY, LLP 8300 Greensboro Drive McLean, VA 22102 571.765.7700 	6		90 Park Avenue	
 8 212.336.8000 9 ON BEHALF OF PATENT OWNER SURPASS 11 TECH INNOVATION: 12 WAYNE HELGE, ESQUIRE 13 DAVIDSON BERQUIST JACKSON & GOWDEY, LLP 14 8300 Greensboro Drive 15 McLean, VA 22102 16 571.765.7700 17 18 19 20 21 22 	7		New York, New York	
 9 10 ON BEHALF OF PATENT OWNER SURPASS 11 TECH INNOVATION: 12 WAYNE HELGE, ESQUIRE 13 DAVIDSON BERQUIST JACKSON & GOWDEY, LLP 14 8300 Greensboro Drive 15 McLean, VA 22102 16 571.765.7700 17 18 19 20 21 22 	8		212.336.8000	
 ON BEHALF OF PATENT OWNER SURPASS TECH INNOVATION: WAYNE HELGE, ESQUIRE DAVIDSON BERQUIST JACKSON & GOWDEY, LLP 8300 Greensboro Drive McLean, VA 22102 571.765.7700 	9			
 11 TECH INNOVATION: 12 WAYNE HELGE, ESQUIRE 13 DAVIDSON BERQUIST JACKSON & GOWDEY, LLP 14 8300 Greensboro Drive 15 McLean, VA 22102 16 571.765.7700 17 18 19 20 21 22 23 	10	ON BEHALF	OF PATENT OWNER SURPASS	
 12 WAYNE HELGE, ESQUIRE 13 DAVIDSON BERQUIST JACKSON & GOWDEY, LLP 14 8300 Greensboro Drive 15 McLean, VA 22102 16 571.765.7700 17 18 19 20 21 22 	11	TECH INNO	VATION:	
13DAVIDSON BERQUIST JACKSON & GOWDEY, LLP148300 Greensboro Drive15McLean, VA 2210216571.765.77001711811920212	12		WAYNE HELGE, ESQUIRE	
 14 8300 Greensboro Drive 15 McLean, VA 22102 16 571.765.7700 17 18 19 20 21 22 	13		DAVIDSON BERQUIST JACKSON & GOWDEY, LLP	
 McLean, VA 22102 571.765.7700 17 18 19 20 21 22 	14		8300 Greensboro Drive	
16 571.765.7700 17	15		McLean, VA 22102	
17 18 19 20 21 22	16		571.765.7700	
 18 19 20 21 22 	17			
19 20 21 22	18			
20 21 22	19			
21 22	20			
22	21			
	22			

				4
1	C	ΟΝΤΕΝΤ S		
2	EXAMINATION OF MICHAEL	J. MARENTIC	PAGE	
3	By Mr. Helge		5	
4				
5	Е	ХНІВІТЅ		
6	(Attac	hed to transcript.)		
7	MARENTIC		PAGE	
8	Exhibit 1009 (Pre	viously marked.)	55	
9	U.S.	Patent Application		
10	Publ	ication, US 2003/0048249		
11	Exhibit 1007 (Pre	viously marked.)		
12	Decl	aration of	64	
13	Mich	ael J. Marentic in		
14	Supp	ort of Petition for		
15	Inte	r Partes Review of		
16	U.S.	Patent No. 7,240,550		
17	Exhibit 1002 (Pre	viously marked.)	102	
18	Cert	ification of Translation		
19	40 P.	ages		
20				
21				
22				

Γ

1	PROCEEDINGS
2	MICHAEL J. MARENTIC,
3	after having been first duly sworn or affirmed to
4	testify to the truth, was examined and
5	testified as follows:
6	EXAMINATION BY COUNSEL FOR THE PATENT OWNER
7	WAYNE HELGE:
8	Q Good morning, Mr. Marentic.
9	A Good morning.
10	Q Good to see you again.
11	Are you familiar with U.S. Patent No.
12	7,420,550?
13	A Yes.
14	Q That's the patent at issue in Sharp v.
15	Surpass Tech Innovation, Case No. IPR2015-00913. Is
16	that right?
17	A Yes, that is correct.
18	Q And you provided a declaration with some
19	opinions about that patent, correct?
20	A Yes.
21	Q We're here this morning to talk about those
22	opinions, correct?

Γ

	6
1	A Yes.
2	Q That's the purpose of your deposition?
3	A Yes.
4	Q Mr. Marentic, can you give your full name,
5	please, for the record.
6	A Michael James Marentic.
7	Q Mr. Marentic, we did this just about a
8	month ago, last deposition. I just want to check.
9	Is there any reason today that you would not be able
10	to give true and accurate testimony in this
11	deposition?
12	A No.
13	Q Mr. Marentic, I'm also going to read the
14	same paragraph that I read for you last time into the
15	record. We talked about this last time. I don't
16	think there will be any confusion. But this comes
17	from the Office Patent Trial Practice Guide. The
18	paragraph reads, Once the cross-examination of a
19	witness has commenced, and until cross-examination of
20	the witness has concluded, counsel offering the
21	witness on direct examination shall not: (a) consult
22	or confer with the witness regarding the substance of

1	the witness' testimony already given, or anticipated
2	to be given, except for the purposes of conferring
3	and whether to assert a privilege against testifying
4	or on how to comply with the Board order; or (b)
5	suggest to the witness the manner in which any
6	questions should be answered.
7	Do you recall that I had read that
8	paragraph for you before?
9	A I remember hearing a similar paragraph.
10	Q And you understand the prohibitions against
11	conferring with your counsel today until your entire
12	deposition is concluded, correct?
13	A I do.
14	Q Okay, thank you.
15	Mr. Marentic, has there been any change to
16	your CV since October, since early October?
17	A No.
18	Q Have you given any further depositions or
19	undertaken any further engagements since your last
20	deposition?
21	A No.
22	Q In preparing for this deposition, who did

Γ

			8
1	you talk to	o?	
2	A	I talked to attorneys at ARE.	
3	Q	Anybody else?	
4	A	No.	
5	Q	And what documents did you review in	
6	preparation	n for this deposition?	
7	A	My declaration, the '550 patent, the Sharp	
8	reference,	and Kamizono.	
9	Q	Did you review the petition also?	
10	A	No.	
11	Q	When was the last time you reviewed the	
12	petition in	n this case?	
13	A	A long time ago. I can't attach a date to	
14	it.		
15	Q	Was it before it was filed or after it was	
16	filed?		
17	A	It was after it was filed.	
18	Q	Did you prepare your declaration without	
19	seeing the	petition?	
20		MR. BERKOWITZ: Objection to form.	
21	A	The declaration was prepared	
22		MR. BERKOWITZ: I'll just interrupt the	

	g
1	witness. To the extent that it involves any
2	privileged communication not to reveal that.
3	Again, if you can answer the question
4	without revealing any privileged communication,
5	please go ahead.
6	A I did not see the petition prior to the
7	filing date of March 20 exactly.
8	Q How many days before March 20, 2015 did you
9	see your petition excuse me. How many days before
10	March 20, 2015 did you first see your declaration?
11	MR. BERKOWITZ: Objection to form,
12	relevance.
13	A I worked on my declaration most of the
14	month of March.
15	Q In preparation for today's deposition, did
16	you look at any documents from any of the other IPRs
17	filed against Surpass?
18	MR. BERKOWITZ: Objection to form, outside
19	the scope.
20	A No, not that I'm aware of.
21	Q Are you aware that there was a deposition
22	earlier this month excuse me, it was actually late

Γ

				10
1	last	month	in a case also against the '550 patent?	
2		A	I was not aware of that.	
3		Q	So you didn't review a transcript of that	
4	depo	sition	?	
5		A	No.	
6		Q	Mr. Marentic, when did you last look at	
7	your	decla	ration?	
8		A	Last night.	
9		Q	Was that the first time you'd reviewed it	
10	since	e it wa	as filed?	
11		A	No.	
12		Q	You'd been reviewing it in preparation of	
13	this	depos	ition over a series of days then?	
14		A	Yes.	
15		Q	You reviewed your declaration against the	
16	' 843	patent	t in preparation for your October	
17	depo	sition	, correct?	
18		A	Yes.	
19		Q	And you reviewed your declaration against	
20	the	'550 pa	atent in preparation for this deposition,	
21	corre	ect?		
22		A	Correct.	

	11
1	Q Having recently reviewed both of those
2	declarations, do you believe that your methodologies
3	were consistent in those two cases?
4	MR. BERKOWITZ: Objection to form.
5	A The last time I looked at the '843
6	declaration was the date of the deposition. I've not
7	looked at it since. Would you ask the question
8	again?
9	Q My question was whether you felt that your
10	methodologies in these two declarations were
11	consistent.
12	A Consistent with what, each other?
13	Q Yes.
14	A I believe so.
15	Q Did you spot any errors in the '550
16	declaration when you reviewed it in preparation for
17	this deposition?
18	A I didn't find any errors. There was a
19	point of clarification and that is about Claim 5 that
20	speaks to the integrated gate drivers. The claim
21	chart relies upon Kamizono, and in the text there was
22	a discussion of Sharp showing integrated gate drivers

	12
1	as well as Kamizono showing integrated gate drivers.
2	Both of those references show it. The claim chart
3	seemed to have a stronger description, and I relied
4	upon Kamizono claim chart, but both Kamizono and both
5	Sharp show integrated gate driver technology as a way
6	of implementing the drivers that drive the gates.
7	Q So, Mr. Marentic, how would you how
8	would you have revised that declaration to capture
9	this clarification that you want to make?
10	MR. BERKOWITZ: Objection to form.
11	A I may reorganize the material a little
12	different in sequence and paragraphs, but both of
13	them strongly show a path towards integrated gate
14	drivers.
15	Q So are you saying you would have changed
16	organization but not changed the content?
17	A Generally, yes.
18	Q Is there anything you want to add to what I
19	just said?
20	A I don't believe so.
21	Q Are there any other changes to the
22	declaration that you would have made based on your

Г

	13
1	recent review?
2	A Somewhere was a misspelling. Gate, I think
3	was spelled g-a-t-d, obvious what it was, and I can't
4	recall where it is.
5	Q Anything else you'd want to change?
6	A No.
7	Q So everything else is technically accurate
8	and you stand by those words. Is that right?
9	A That is correct.
10	Q Mr. Marentic, we're going to talk a lot
11	today I think about drivers, gate drivers, source
12	drivers. Let's talk about source drivers first.
13	Generally speaking, in a LCD panel what is
14	the purpose of a source driver?
15	A The purpose of the source driver is to
16	provide an analog voltage on the source lines, source
17	spots, that represents the video input signal.
18	Q Does the source driver have to drive an
19	analog voltage?
20	MR. BERKOWITZ: Objection to form.
21	A For the larger content or larger
22	displays displaying video, they would be analog

	14
1	voltage.
2	Q So it has to be analog voltage?
3	A There are certain applications where it
4	wouldn't need to be. It could be an on/off, but then
5	that display wouldn't be capable of displaying gray
6	scale. It would be full on, full off. There aren't
7	displays out there that require just that.
8	Q And an analog voltage has to be sufficient
9	to do certain things in the pixel. Is that right?
10	MR. BERKOWITZ: Objection to form.
11	A The output range of an analog output needs
12	to match the liquid crystal cell characteristics.
13	Q And what goes into those characteristics,
14	what factors are there?
15	A Making sure that the cell can be driven to
16	a full off state and a full on state. So, for
17	instance, it wouldn't be biased in such a way that
18	the cell is always on or the cell is always off.
19	Q Well, let me ask you this. Is it common
20	for an LCD panel to include a storage capacitor?
21	MR. BERKOWITZ: Objection to form.
22	A There is a number of components that appear

Γ

	15
1	as capacitors. Certainly the liquid crystal material
2	itself between the two electrodes appears as a
3	capacitor.
4	Q How would you describe that, that liquid
5	crystal material acting as a capacitor?
6	MR. BERKOWITZ: Objection.
7	Q Is there a term that we can use to describe
8	that?
9	MR. BERKOWITZ: Objection to form. Please
10	let him finish the answer.
11	A There is a second capacitor in each pixel,
12	a holding capacitor that is formed during the process
13	of forming the TFTs. So there's two capacitors in
14	parallel, and then there's an array of parasitic
15	capacitances throughout the panel. The easiest to
16	consider would be the crossover of a gate and a
17	source bus at that intersection would be a parasitic
18	capacitance.
19	Q Is there a term we use to describe or we
20	can use to describe the capacitance resulting from
21	the LC material?
22	A Clc.

Γ

		16
1	Q	And that would be a liquid crystal
2	capacitance	e?
3	A	Yes.
4	Q	And then what about the hold capacitor?
5		MR. BERKOWITZ: Objection to form.
6	А	That could be called I'd like to be
7	consistent	. Sometimes it's called S shunt. The '550
8	uses the C	s shunt.
9	Q	Is that the same thing as a storage
10	capacitor?	
11	А	Yes.
12	Q	How is the storage capacitor charged within
13	a frame?	
14	A	It's in parallel with the Clc.
15	Q	How do you get a potential difference
16	across tha	t storage capacitor?
17		MR. BERKOWITZ: Objection to form,
18	foundation	
19	А	Through the drain of a TFT on that pixel.
20	Q	And where does the drain get voltage to
21	charge the	storage capacitor?
22		MR. BERKOWITZ: Objection to form,

	17
1	foundation.
2	A There is a voltage presented by a driver
3	output to a source bus and a gate signal will turn on
4	the TFT and allow charging of the parallel Clc and Cs
5	capacitance.
6	Q You said just a moment ago a driver. Would
7	that be a source driver?
8	MR. BERKOWITZ: Objection to form.
9	A The term source driver or data driver are
10	equivalent for purposes of this patent. The driver
11	output would generate the voltage that is present on
12	the source bus and that output could be part of
13	another device that's also called a driver and that
14	driver would be a monolithic integrated circuit. So
15	the term driver can refer to an integrated circuit or
16	a driver can refer to a single output that is present
17	within an integrated circuit or IC.
18	Q When you say output, you're talking about
19	that analog voltage?
20	A A circuit that outputs the analog voltage
21	that is presented to the TFT array.
22	Q And that is the analog voltage, correct, in

	18
1	a video displaying LCD?
2	A In a display displaying video, that would
3	be an analog voltage or stepped in increments of say
4	256 grade levels.
5	Q Did you say "or stepped in increments"?
6	A Yes.
7	Q What would be stepped in increments?
8	A The output voltage of a stage or a single
9	output.
10	Q What is a stage?
11	A A driver output. There is a couple of ways
12	of supplying the video. One would be an infinite
13	number of combinations between two voltages. The
14	other would be a set of commonly 256 gray levels
15	between two voltages, but for purposes of the drivers
16	that we're talking about, it's sort of driver
17	meaning IC or driver meaning output stage, that's a
18	level of detail that really isn't discussed in these
19	patents.
20	Q You had me confused now because you've
21	talked about a driver, a driver stage and a stage
22	separately in all different ways. Can you clarify

Γ

	19
1	the meaning among those three things?
2	A Well, the '550 is a little confusing. It
3	uses drivers to mean discrete integrated circuits,
4	and it also uses the term driver to mean an output,
5	an output stage of which there are multiple within an
6	integrated circuit driver.
7	So, yes, it is confusing as a result of the
8	language that was used in the '550 and also generally
9	the terminology used among technologists and the
10	context would be obvious whether it was the IC or a
11	single output.
12	Q And so when you talk about a single output,
13	are you talking about a single output from an IC
14	driver?
15	A An output could mean that, yes.
16	Q How have you been using the term?
17	A I will usually in the declaration I was
18	careful to call out monolithic or chip versus output
19	or driver output. I believe I am consistent in doing
20	that.
21	Q I want to understand how you've been using
22	it already this morning. What are you referring to

Γ

	20
1	when you talk about an output?
2	MR. BERKOWITZ: Objection to form.
3	A An output is a port or a signal point that
4	is present within an integrated circuit.
5	Q So there could be multiple outputs on one
6	integrated circuit?
7	A There frequently are, yes.
8	Q And the distance between those outputs, is
9	that measured in pitch?
10	MR. BERKOWITZ: Objection to form,
11	foundation.
12	A The distance between them? I'd have to
13	scratch my head. I'm not sure that's a relevant
14	parameter for driver outputs.
15	There is a pitch but if I were to be buying
16	drivers, I would look at a number of electrical
17	characteristics and pitch would be low in
18	consideration.
19	Q Do you know what pitch means in a driver
20	context?
21	A I do.
22	Q What does that mean?

	21
1	A To me it means the distance between the
2	center line of a output pad between adjacent driver
3	stages or driver outputs.
4	Q In the 2004 time frame, are you aware of
5	what the standard pitch was for driver ICs?
6	MR. BERKOWITZ: Objection to form,
7	relevance, scope.
8	A I don't have that number on the top of my
9	head.
10	Q Did you investigate that issue when you
11	were preparing your declaration?
12	MR. BERKOWITZ: Objection to form.
13	MR. HELGE: What's wrong with the question?
14	MR. BERKOWITZ: He already said he's not
15	familiar with it.
16	MR. HELGE: I'm asking if he investigated
17	it in preparation for his deposition. I'd like you
18	to answer it.
19	MR. BERKOWITZ: You asked him earlier
20	before this deposition.
21	MR. HELGE: And I'm asking him in
22	preparation for his declaration.

Γ

	22
1	MR. BERKOWITZ: I didn't instruct he can
2	answer.
3	MR. HELGE: One person talking at a time,
4	please.
5	Q Mr. Marentic, can I get an answer to that
6	question, please?
7	A I did not concern myself with pitch during
8	this declaration. The term pitch, although used in
9	the art, is not in the claim language of the '550
10	patent, so I didn't concern myself with it.
11	Q We talked earlier about different terms for
12	source driver, and I think you mentioned data driver
13	and source driver. Is that right?
14	A Yes.
15	Q Are there other terms that we could use for
16	that same concept, those are the most common terms?
17	Are they ever called column drivers?
18	A Occasionally.
19	Q Is there any difference between a source
20	driver, a data driver or a column driver, in your
21	estimation?
22	MR. BERKOWITZ: Objection to form.

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

Γ

	23
1	A For a liquid crystal display, a large area
2	displaying video the term that I've always heard is
3	source or data driver. Column driver could be used.
4	It's frequently used in other display technologies
5	like plasma or polymer dispersed liquid crystal or in
6	film electroluminescence or super-twist nematic, STN
7	technology.
8	Q So in the context of LCD technology, do you
9	believe that a source driver and a data driver are
10	synonymous?
11	A Generally, yes.
12	Q Is there an instance where they wouldn't be
13	synonymous?
14	A If you have some test cases, I'd like to
15	look at them.
16	Q I just want to understand in your
17	experience.
18	A In terms of the '550 patent, the patent
19	calls out data drivers and then the claim calls out
20	source driver, and to me the source driver refers to
21	the data driver. Within this ball of confusion of is
22	it an integrated circuit or is it just a driver

Γ

	24
1	output.
2	Q In your experience, is one of those terms
3	better than the other, is source driver better than
4	data driver or vice versa?
5	MR. BERKOWITZ: Objection to form.
6	A Different factories will tend to call
7	use one term or the other term. The IC manufacturers
8	will use both terms, I believe, also. In the context
9	of larger area display displaying video with a TFT
10	active matrix array, the source and the data driver
11	would be equivalent terms.
12	Q In LCD display, do the LC molecules emit
13	light?
14	A No.
15	Q What do they do with respect to light?
16	A They interact with polarized light and
17	modulate the amount of light that passes through a
18	liquid crystal cell. The light is generated for
19	these types of displays by backlight, and the liquid
20	crystal pixel modulates the amount of light that
21	reaches the viewer's eyes.
22	Q Is it accurate to say that liquid crystal

Г

	25
1	molecules act as a sort of shutter to allow light
2	passing through it?
3	A A variable shutter.
4	Q Have you heard of the term ramp retrace in
5	the context of LCD technology?
6	MR. BERKOWITZ: Objection, relevance,
7	scope.
8	A Sitting here today, I can't recall that
9	term.
10	Q It's not familiar to you?
11	A I can't recall it right now.
12	Q How about hold drive?
13	MR. BERKOWITZ: Objection to form,
14	relevance and scope.
15	A Well, Sharp reference uses a sample and
16	hold method.
17	Q What does that mean, sample and hold?
18	A A video signal is sampled at a specific
19	point in time, and that sample is held on a storage
20	capacitor.
21	Q What happens if you don't have a storage
22	capacitor in a pixel, can it hold that signal in the

Г

	26
1	pixel?
2	MR. BERKOWITZ: Objection to form.
3	A There is an additional capacitor outside
4	the Clc and the Cs parallel combination. The sampling
5	device will have an additional hold capacitor.
6	Q And so am I correct in saying that that's
7	the third capacitor that we're talking about within a
8	pixel region?
9	A It's the third discrete capacitor that
10	we've been talking about. There's some scattered
11	parasitics that are always present but it would be a
12	third discrete capacitor.
13	Q Have you seen a hold capacitor modeled in
14	any of the documents that you reviewed for this
15	deposition?
16	MR. BERKOWITZ: Objection to the form.
17	A To me modeled means a spice simulation.
18	And no, I've seen no SPICE simulation for this area
19	of the '550 patent.
20	Q Have you seen any graphic representations
21	of the hold capacitor in any of these documents that
22	you reviewed for deposition?

	27
1	MR. BERKOWITZ: I'm sorry, could you read
2	that back.
3	(Pending question read.)
4	A The Sharp reference has some capacitors
5	that are shown. I refer to them in my report as part
6	of the sample hold circuit.
7	Q We'll have to come back to that in a little
8	bit.
9	Any others that you recall?
10	A The Sharp reference has additional
11	embodiments where there's extra additional
12	capacitors.
13	Q Is that it?
14	A That's all I recall.
15	Q So you've been talking about what you've
16	referred to as a sample and hold circuit. Is that
17	right?
18	A That's what the Sharp reference describes,
19	a transistor and a capacitor.
20	Q Do you have any professional opinion as to
21	whether sample and hold is the same thing as a hold
22	drive?

	28
1	MR. BERKOWITZ: Objection to form. I've
2	not really heard the term hold drive. It doesn't
3	ring a bell.
4	Q In your CV you talk about Alien Technology.
5	Do you remember we talked about that last month?
6	A We did.
7	Q It says in your CV that you were involved
8	with the design of custom drivers. Is that right?
9	A That's correct.
10	Q What kind of drivers were those, custom
11	drivers?
12	A Those were drivers designed by engineers at
13	Alien. They were for organic LED, they were for
14	cholesteric liquid crystal and for polymer dispersed
15	liquid crystal. They also had the additional
16	requirement that they be roughly square or just
17	slightly rectangular, and Alien Technology had a
18	method of assembling silicon dye on to a substrate
19	called fluidic self-assembly. The driver ICs, or
20	chips, were made on a standard wafer run through
21	standard wafer processing. They were etched and
22	broken and the result was their shape looked like a

	29
1	truncated pyramid with the circuitry transistors
2	diffused in at the top of the truncated pyramid. The
3	circuits were held in a fluid and passed over a
4	substrate with the opposite shape of a pyramid,
5	dimples, and the dye would reliably and quickly
6	insert themselves upside down into the dimples, and
7	we could do tremendous number of assemblies per
8	minute. I don't remember the number, but million
9	kind of number. And these displays were ultralow
10	cost and they were flexible, typically for a credit
11	card or additional security for a chipped credit
12	card.
13	Q So Alien Technology produced these custom
14	drivers for various types of displays. Were you
15	producing and designing these drivers according to
16	customer specifications?
17	A The customer was Alien. We as a company
18	Alien had a customer base or a prospective
19	customer base and they needed so many digits, such a
20	size, such an optical characteristic and that would
21	get transferred into a couple of different
22	departments, one that was concerned with the display

	30
1	material, another department with creating the dimple
2	substrates and the department that I worked in was
3	the IC design group and they would design the dye
4	which would have multiple output stages.
5	Q Would I be wrong to characterize those
6	custom drivers as a source driver, a gate driver,
7	something like that?
8	A There was no TFT array, so the term source
9	and gate doesn't have meaning in that context. Those
10	would be called more segment or row drivers and digit
11	or column drivers. I can't remember the term we used
12	for them, but we were consistent.
13	Q Do you have design experience for drivers
14	for active matrix LCD panels?
15	A I have experience with the custom drivers
16	that were being in this case going to be used by
17	Hitachi and were being designed in Silicon Valley,
18	and I was the technical go-between between the
19	factory engineers and Mobara, Japan, and the Silicon
20	Valley.
21	Q So that's not an Alien Technology, right,
22	that's at Hitachi?

Γ

	31
1	A That is at Hitachi. There was also at
2	Philips we were designing a couple of ICs. One was a
3	very low cost timing controller for source and gate
4	drivers. The other was a complex timing controller
5	that had some enhancement, and there may have been
6	some source drivers that were source driver ICs
7	that were being developed for one of the Philips
8	factories.
9	Q What do you mean
10	A Excuse me. There was also I was the
11	go-between for an investment in E Ink, the
12	electrophoretic display and the design group in
13	Philips Semiconductor out of Zurich, Switzerland.
14	Q When you mentioned Hitachi and Philips, you
15	talked about a timing controller for drivers. What
16	do you mean by timing controller?
17	A That would be a circuit that would talk to
18	a graphics chip or a motherboard processor and would
19	also communicate retimed information to the source
20	ICs and the gate ICs.
21	Q So is it accurate to say that the timing
22	controller is separate from the source IC or a gate

	3	32
1	IC?	
2	MR. BERKOWITZ: Objection to form.	
3	A It is a separate integrated circuit, yes.	
4	Q For your work at Hitachi and Philips you	
5	were involved in designing timing controllers for	
6	these drivers I'll ask this question again.	
7	In your work at Hitachi and Philips, were	
8	you ever concerned with the type of signal coming	
9	into the driver for your design work?	
10	MR. BERKOWITZ: Objection to form.	
11	A Yes, always concerned with signal, timing,	
12	voltage levels, integrity, of course.	
13	Q And so you'd be concerned when I talk	
14	about signal coming into the driver, are we talking	
15	about digital data at that point?	
16	MR. BERKOWITZ: Objection to form.	
17	A In the case of Hitachi it was digital data	
18	coming into the driver IC. Is there a section of the	
19	question I didn't answer? You've got a look on your	
20	face like you're expecting more from me and I'm	
21	expecting something from you.	
22	Q Got it. I just wanted to make sure you	

1		
		33
1	were done.	
2	What about Philips, was it also digital	
3	data coming into the driver?	
4	A It was a wide range of projects that we	
5	worked on. We pulled R&D material from Philips	
6	research and moved it into Philips factories. It was	
7	a large amount of quick-turn projects.	
8	My recollection is most of it was digital	
9	data going into the drivers. There may have been an	
10	analog project. There were 30 or 40 engineers that	
11	reported to me, some in the U.S., some not in the	
12	U.S. As I said, there was a lot of projects.	
13	Q And for each project you'd need to know	
14	what type of data was coming into the driver to	
15	understand the design requirement, right?	
16	A We would have a specification that ironed	
17	down everything that we could at the onset of the	
18	design so that when the design was complete and parts	
19	made, it could be tested against the design	
20	requirements and verified to meet them, typical	
21	engineering practice.	
22	Q In the 2004 time frame do you know the	

		34
1	maximum number of signal lines that could be	
2	connected to an IC driver action area?	
3	MR. BERKOWITZ: Objection to form.	
4	A It would depend on what the interconnect	
5	technique was, whether it was tape automated bonding	
6	or chip on glass or discrete package that was mounted	
7	on a circuit card. Regardless of what the technology	
8	is, I don't have that number at the tip of my tongue	
9	sitting here today.	
10	Q In your declaration you say that	
11	large-sized LCD panels with pixel dimensions of 800	
12	by 600 had multiple driver ICs.	
13	Do you recall that testimony?	
14	A Yes.	
15	Q Why would you need multiple driver ICs for	
16	that pixel dimension?	
17	A That was a common display size around that	
18	period of time. It was a standard I believe called	
19	out initially by IBM. At the time there were	
20	management manufacturers that would make driver ICs,	
21	and these driver ICs would have some number of output	
22	stages. For instance, if a source driver IC had 200	

	35
1	outputs, then you would need four of them to drive
2	800 lines, and they would be placed along a
3	horizontal edge.
4	Q In the 2004 time frame was it possible to
5	manufacture a driver IC with 800 outputs?
6	A Certainly it was possible to manufacture
7	it. The question would be was it economically
8	viable, in which case people, factories, companies
9	that made the ICs might not go to that large a
10	number.
11	My experience is there would be a few
12	hundred outputs at that time frame so you would need
13	at least a couple of ICs. And usually these ICs had
14	a very high aspect ratio. They were the outputs
15	along one of the long edges and two of the shorter
16	edges, maybe a little bit the opposing edge and then
17	the power, the data, the clock, the service signals
18	would come in to the middle of the side away from the
19	panel. And if there were an 800 output IC, it would
20	tend to have this very high aspect ratio and would
21	tend to be fragile especially in a notebook
22	application where there was a little bit of bending

	36
1	of the lid transferring a little bit of bending to
2	the liquid crystal display, and if there was a long
3	slender IC mounted along the top driving all 800
4	outputs, it would be easy to crack. Also, in a
5	manufacturing environment it's not unusual for ICs to
6	be hooked up to a panel, that completed panel as it
7	would be sold to the customer turned on and burned in
8	at a higher temperature for a period of time and
9	failures would develop, and they'd have to be
10	repaired. It was easier to pull off smaller
11	individual ICs, not damage the underlying panel
12	structure and then reattach a smaller IC.
13	MR. BERKOWITZ: We have been going about an
14	hour. Is now a good time for a break?
15	Q Mr. Marentic, you want a break or do you
16	want to keep going?
17	A Break sounds good.
18	MR. HELGE: Off the record at 11:32.
19	(A recess was taken.)
20	MR. HELGE: Back on the record at 11:47.
21	BY MR. HELGE:
22	Q Mr. Marentic, earlier you were talking
	37
----	---
1	about the types of connections and you used a few
2	terms that I want to clarify. Chip on glass is COG,
3	correct?
4	A It's abbreviated as COG. It's a monolithic
5	silicon dye that's made with conventional IC
6	fabrication technology and it's attached on the edge
7	of the panel and the inputs and outputs bonded
8	appropriately.
9	Q What are the types of bonding methods that
10	you could use?
11	A You could use aluminum wedge bonding, gold
12	ball bonding, and ACF, and anisotropic conductive
13	film.
14	Q Are there different types of ACF methods?
15	A There's different manufacturers and they
16	have different properties, but generically they're a
17	thermoplastic with conductive spheres, and these
18	spheres are at such a density so that when a bumped
19	dye is pressed against the panel, there will be
20	multiple spheres that are connecting the bump to the
21	corresponding pad on the panel and yet the density of
22	the conductive sphere is low enough that there won't

Г

	38
1	be lateral shorting.
2	Q Are there types of ACFs I'll take that
3	away.
4	When you mentioned properties, different
5	properties for different manufacturers of ACFs, is
6	temperature one of those properties?
7	A The bonding temperature and pressure
8	profile and the conductivity of the spheres.
9	Q And do any of those properties affect
10	whether the IC could be removed and replaced for
11	repair?
12	MR. BERKOWITZ: Objection to form,
13	relevance.
14	A From a manufacturing point of view the ACFs
15	I'm familiar with can be heated up and the silicon IC
16	removed for repair. Should a fault or failure occur
17	late in the process when all of the money has been
18	invested and a single line is not functioning
19	properly rather than throw that completed display
20	away, it will be reworked.
21	Q Are there any ACFs that you're aware of
22	where heat will actually increase the bond rather

Γ

	39)
1	than allowing the IC to be removed?	
2	MR. BERKOWITZ: Read back the last	
3	question.	
4	(Pending question read.)	
5	MR. BERKOWITZ: Objection to relevance and	
6	scope.	
7	A There are a number of companies making ACF	
8	and a number of applications. I don't know all of	
9	the properties of all of the ACFs, but there are	
10	clever material scientists that will put together	
11	materials for use in ACF that will suit a certain	
12	application.	
13	Q So you're not specifically aware of the	
14	type of ACF that I was asking about?	
15	A I wouldn't be surprised if there is any.	
16	Q But you're not specifically aware of them?	
17	A I can't name a manufacturer and a part	
18	number here today, no.	
19	Q Is there any other type of bonding method	
20	that we haven't talked about for chip on glass	
21	technology?	
22	A Those are the ones that I'm aware of that	

Γ

	40
1	were in volume manufacture in 2004 time frame.
2	Q What about wire bonding?
3	A I mentioned those too.
4	Q So the aluminum wedge and the gold ball,
5	are those types of wire bonding?
6	A Yes.
7	Q And does wire bonding allow the removal of
8	a damaged IC?
9	A Yes.
10	MR. BERKOWITZ: Objection to form,
11	relevance.
12	Q Are there properties of the wire bonding
13	technique that affect whether the IC could be removed
14	and replaced?
15	MR. BERKOWITZ: Objection, relevance,
16	scope.
17	A There's a material selection in all of
18	this, so if there is an IC put on to the edge of the
19	panel and wire bonded, the material set around that
20	process would certainly include materials with
21	properties that allow rework.
22	Q Is that because rework is important?

	41
1	MR. BERKOWITZ: Objection to form.
2	A Rework is is important. In a
3	theoretical point of view, in an ideal world, you
4	don't need that. In the actual factory of making
5	displays, as I mentioned earlier, one would not be
6	thrown away because of a single errant line. The
7	display assembly will be repaired, different
8	techniques, different factories, different
9	technologies, but there would be a method of
10	repairing a failed line in the very last stage.
11	Q So the concern for a rework would have been
12	known by a person of ordinary skill in the art in
13	2004. Is that right?
14	MR. BERKOWITZ: Objection to form,
15	foundation.
16	A I believe under my definition of a person
17	having ordinary skill in the art in 2004, they would
18	have known about rework issues.
19	Q Was rework was the concern for rework
20	known in 2003?
21	MR. BERKOWITZ: Objection to form,
22	foundation, relevance, scope.

Γ

	42
1	A I first stumbled on to rework in the late
2	'60s. It's a vulgarity of manufacturing. Everything
3	doesn't come out identical and perfect.
4	Q So somebody coming up with a design in LCD
5	technology would have considered rework as part of
6	that design. Is that right?
7	MR. BERKOWITZ: Objection to form,
8	relevance, outside of scope.
9	A The design of what?
10	Q LCD technology, LCD driver.
11	A An LCD driver IC?
12	Q Well, I think we're talking about
13	rework, let me make sure I understand.
14	Rework is includes the need to be able
15	to replace a damaged IC with a new IC once
16	manufacturing is substantially complete. Is that
17	right?
18	A That's correct.
19	Q And so that need to be able to replace a
20	damaged IC is something that's known within LCD
21	technology since the 1960s. Is that right?
22	A The need for rework at multiple levels,

Γ

	43
1	whether it's lines in the photolithographic process,
2	whether it's failed backlight, a failed IC, there is
3	an awareness that there is rework that is done. I
4	believe your earlier question hinted at exclusively
5	IC, and the IC designer is less concerned with the
6	rework. They make an IC that meets certain
7	electrical and physical specifications, and their
8	concern is yield of that dye at electrical test.
9	Q And that's because if you're going to
10	rework an IC, you're going to replace it in kind,
11	correct?
12	MR. BERKOWITZ: Objection to form.
13	A Generally, yes.
14	Q And so people who are making determinations
15	about bonding methods, they will also be concerned
16	about rework, correct?
17	MR. BERKOWITZ: Objection to form,
18	relevance, scope.
19	A The panel design is such that repair can be
20	accomplished at a couple of high failure modes.
21	Q So the designers of that panel design will
22	have rework in their mind. Is that right?

	44
1	MR. BERKOWITZ: Objection to form,
2	relevance, scope.
3	A The panel designers and manufacturers will
4	have rework considered in the product flow and final
5	costing.
6	Q What about at the design stage, will they
7	have that in their mind at that time as well?
8	MR. BERKOWITZ: Objection to form.
9	A They should.
10	Q You mentioned another bonding method I
11	think it's bonding no, actually it's not a bonding
12	method. T-A-B, TAB, can you tell me what TAB stands
13	for?
14	A Tape automated bonding.
15	Q So is it a bonding method?
16	A It's a class of packaging where the silicon
17	dye is connected to a flexible substrate and that
18	flexible substrate is then attached to the panel edge
19	and the circuitry wrapped around to the opposite side
20	of the panel.
21	Q And does tape automated bonding allow for
22	rework?

	45
1	MR. BERKOWITZ: Objection to form, scope,
2	relevance.
3	A The TAB is usually attached with ACF, so
4	the same scenarios of loosening the ACF, heat,
5	solvent, shock, something. The TAB method also
6	requires rework for an economical product to be
7	manufactured at a factory.
8	Q When you were talking earlier about a
9	hypothetical 800 output driver IC, you talked about
10	risk of damage. Where did you acquire that knowledge
11	about risk of damage based on such a large IC?
12	A I might have broken some at SAIC when we
13	were putting high performance backlights behind
14	display LCD panels. I was certainly aware of it at
15	Hitachi and at Philips also.
16	Q Do you agree that a driver IC well,
17	generally speaking, do you agree that driver ICs have
18	been improving over time?
19	MR. BERKOWITZ: Objection to form.
20	A Driver ICs have been evolving so that they
21	meet the panel manufacturer's requirements which meet
22	OEM requirements and can be marketed competitively

		46
1	against other OEM products.	
2	Q How have they been evolving?	
3	A They would have used different processes,	
4	semiconductor fab processes	
5	MR. BERKOWITZ: Just for clarification.	
6	Why don't you just read the question back and start	
7	over.	
8	Q The question was how have they been	
9	evolving. He said they have been evolving.	
10	MR. BERKOWITZ: I just want to make sure	
11	she got it down correctly.	
12	(Pending question read.)	
13	A semiconductor fabrication processes,	
14	different handling methods, different data input	
15	structures.	
16	Q So is that in order to perform more	
17	computations?	
18	MR. BERKOWITZ: Objection to form.	
19	A These ICs don't perform computations.	
20	Q Have the number of output stages for one	
21	driver IC changed over time?	
22	A Yes.	

Г

		47
1	Q How have they changed?	
2	A It generally increased.	
3	Q Today what's a common number of output	
4	stages for a driver IC?	
5	A I actually don't know today.	
6	Q You knew 2004 though, right?	
7	A There were a few hundred.	
8	Q More than a dozen, right?	
9	A More than a dozen for the types of large	
10	area video displays that we're talking about.	
11	Q How would you define large area video	
12	display, just so we understand the context of what	
13	we're discussing?	
14	A A video display would be at least the	
15	standard definition, the one prevalent since World	
16	War II. That was 525 lines by about 400, 480 lines,	
17	so that was a standard definition. And in the early	
18	days those were a few inch diagonal. Those were	
19	unsuitable for family viewing in a living room, for	
20	instance.	
21	The need for a living room experience said	
22	that the displays needed to be at least 16, 20, 24	

	48
1	inch diagonal, and the number of pixels was less
2	expensive product SKUs, the standard definition.
3	When the high definition standard came out, there
4	were still multiple addressabilities that were
5	allowed under the current TV standard, I think it's
6	ATSC, but in that time I believe the ATSC went live
7	2008, 2009, but in preparation TV manufacturers were
8	trying to get larger screens, both in physical size
9	and in pixel addressability.
10	So to me a large area would be at least a
11	thousand pixels left to right and the appropriate
12	ratio up and down to meet the 4 by 3 or the 16 by 9
13	aspect ratio, and at least some diagonal of 16, 20,
14	24 inches that would allow for almost multiple
15	viewers to watch it.
16	Q Two LCD panels of different sizes can still
17	have the same number of pixels, right?
18	A Yes.
19	Q So the number of pixels is not always
20	variable with the change in size, correct?
21	MR. BERKOWITZ: Objection to form.
22	A To some degree both are independent. It

Γ

	49
1	relates to a particular factory's mother glass size,
2	and that's the starting glass that goes into the
3	factory. For a given factory they can fit so many
4	displays on the mother glass and have a less than
5	optimal number or size of substrate LCDs flowing
6	through the TFT fabrication process would cause a
7	price increase for that particular size. So each
8	factory has optimal sizes that they're able to run.
9	Q And you mean optimal size based on the
10	physical dimension of the glass, right?
11	A The physical dimension.
12	Q Is it true that there is an electrical
13	circuit element that drives each gate line and source
14	line?
15	MR. BERKOWITZ: Objection to form.
16	A I think I understand that. Would you
17	repeat it?
18	Q Sure. Is it true that there is an
19	electrical circuit element that drives each gate line
20	or source line?
21	A There is a cluster of electrical components
22	that drives each source line and gate line.

Γ

	50
1	Q What is that cluster of components called?
2	MR. BERKOWITZ: Objection to form.
3	A That could be an output driver.
4	Q Is there any other term that's used for
5	that.
6	A Well, we've talked about some of those
7	earlier. Output stage, output of a driver IC.
8	Q What about a buffer?
9	A A buffer is a narrowed definition of a
10	circuit. Typically the input equals the output.
11	Occasionally it can be inverted, hence the term
12	inverting buffer. Occasionally the output impedence
13	is low, called a stiff buffer. Sometimes it just
14	cleans up a signal and there's no particular need to
15	have extra driving strength.
16	Q In a LCD panel is there a need for extra
17	driving strength on a column line or gate line?
18	MR. BERKOWITZ: Objection to the form.
19	A The TFT array will have been modeled prior
20	to fabrication with certain line capacitances and
21	line resistances and target output specifications.
22	Frequently the manufacturer of the whole LCD assembly

	51
1	who designs the TFT array would have a range of
2	suppliers that they buy from, and they would be able
3	to give an early specification to the manufacturers
4	to let them know what they were looking for in terms
5	of drive characteristics. And reciprocal is also
6	true, the manufacturers of the driver ICs would have
7	preliminary specifications that they would send out
8	to industry outlining the characteristics of their
9	new driver IC. So that when it was time to deliver
10	prototype displays to an OEM manufacturer, they would
11	be able to have close to final display performance.
12	Q What would happen if you had an LCD panel
13	that demanded a certain driving strength and a driver
14	IC that could not provide the requisite driving
15	strength?
16	MR. BERKOWITZ: Objection to form.
17	A The display manufacturer could search for
18	other drivers. If the particular company had
19	in-house capability, they could modify an existing
20	design. And depending on what type of technology the
21	LCD active matrix fab had available, they might be
22	able to come up with a merged solution.

Γ

	52
1	Q So you understand the hypothetical I'm
2	presenting, right?
3	A I think you're arriving at you selected
4	an IC, you've designed a panel, the two don't work
5	together and you're proposing putting a buffer at
6	each output to lower the output impedence as it
7	appears reflected into the source lines. That's a
8	pretty far hypothetical.
9	Q All right. I think you've gone a little
10	bit further than I had intended. What I'm really
11	thinking about is an LC panel that has a certain need
12	for drive strength, right, you talked earlier about
13	drive strength, and then a source driver has been
14	provided that does not have the requisite drive
15	strength.
16	Now, follow me with this hypothetical.
17	These two components are assembled together and then
18	tested. What would happen in the pixel region when
19	an insufficient drive strength is provided from the
20	driver IC, how would that affect the display?
21	MR. BERKOWITZ: Objection to form.
22	A Well, this is a hypothetical. I think I'd

	53
1	want to think about that a little bit more. That's a
2	good question.
3	Q Is it possible that the necessary gray
4	scale would not be achieved within a frame under that
5	hypothetical?
6	MR. BERKOWITZ: Objection to form,
7	relevance, scope.
8	A Another good question. I'd like to study
9	that closer and have some discrete numbers, what
10	driver and what's the active matrix, input
11	characteristics, what's the timing, what's what's
12	available. Part of it is the I'd like to look at
13	it. Another good scenario. It's intriguing to me.
14	I'd like to sit down and examine it.
15	Q So is it correct that these sorts of things
16	don't happen in panel manufacturing; is that right?
17	MR. BERKOWITZ: Objection to form.
18	Q I'll ask the question again.
19	Is it correct that source drivers and panel
20	displays are always compatible?
21	MR. BERKOWITZ: Objection to form.
22	A The first time they're hooked up, they may

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

	54
1	not function properly. Sometimes some compensation
2	can be made in other portions of the process.
3	Sometimes there's a range of solutions available
4	for the within the factory that builds the final
5	LCD modules, the TFT array, driver chips, the
6	backlight, and that gets sold to an OEM that would
7	incorporate it in a monitor, television, notebook
8	computer.
9	Q So you mentioned that the first time these
10	components are connected together they may not
11	function properly. Is it possible that the image may
12	decay during the frame because voltage isn't
13	maintained?
14	MR. BERKOWITZ: Objection to form.
15	A There is a whole array of visual artifacts
16	in displays and they're called by fairly creative
17	terms and they're certainly not uniform across the
18	industry. In fact, I worked at one place where
19	within the factory there were two buildings and both
20	buildings called visual artifacts by different names.
21	So your description of graying and
22	decaying, I wouldn't even hazard a guess as to what

	55
1	that would look like. The only way to look at visual
2	artifacts is with a pair of eyeballs. Words never do
3	it justice.
4	MR. BERKOWITZ: What time you think you're
5	going to break for lunch?
6	MR. HELGE: That's what I was just
7	wondering.
8	Q Mr. Marentic, do you want to take a break
9	or do you want to go a little bit longer?
10	A Maybe another five, ten minutes.
11	(PREVIOUSLY MARKED Deposition Exhibit 1009
12	marked for identification and was attached to the
13	transcript.)
14	Q Mr. Marentic, I'm going to hand to you
15	what's already been marked as Sharp Exhibit 1009 in
16	this case. Does this document look familiar to you?
17	A Yes.
18	Q And what is this document?
19	A This was Exhibit 9 in my declaration.
20	Q So you reviewed this document in
21	preparation for your declaration. Is that right?
22	A For the declaration, yes.

Γ

		56
1	Q	But you didn't review it again in
2	preparation	n for deposition, right?
3	А	Correct.
4	Q	Do you recall who found this reference when
5	you were p	reparing for your declaration?
6		MR. BERKOWITZ: Objection to the form,
7	relevance.	
8	А	This was provided to me by ARE.
9	Q	Do you see three inventors listed on the
10	cover page	up near the top left?
11	А	Yes, I do.
12	Q	Do you know any of those inventors?
13		MR. BERKOWITZ: Objection, relevance.
14	A	I don't recognize any of those three
15	individuals	5.
16	Q	Do you know Patrick Burns at Greer Burns &
17	Crain, Ltd	.?
18	A	I don't believe I
19		MR. BERKOWITZ: Objection, relevance.
20	Q	I'm sorry, Mr. Marentic?
21	А	I don't believe so.
22	Q	Can you please turn to Page 10. The bottom

	57
1	of Page 10, left-hand side we have Paragraph 8 which
2	then continues up to the top of the right-hand
3	column.
4	Do you see that?
5	A Yes.
6	Q If you are on the top of column 2, the
7	right-hand side about five lines down, there's a
8	sentence that begins with the word "especially."
9	Do you see that?
10	A Yes.
11	Q Do you see that that sentence I'm going
12	to read a portion of this out loud: "Especially
13	along the upsizing of the screen the number of the
14	driver ICs will be increased."
15	Did I read that correctly?
16	A Yes.
17	Q Is that always the case?
18	MR. BERKOWITZ: Objection to form.
19	A We've talked earlier about increasing the
20	screen size. This is another one of those imprecise
21	terms. Screen size can relate to physical diagonal
22	or the screen size can refer to the addressability,

	58
1	the number of pixels by the number of pixels.
2	Q So, Mr. Marentic, is it true that changing
3	the size of the screen does not necessarily require a
4	change in the number of driver ICs?
5	MR. BERKOWITZ: Objection to form.
6	A Changing the screen physical size slightly
7	would not require a change in the number of ICs.
8	Changing the screen size considerably, doubling it,
9	might require different ICs, and those different ICs
10	may have a different number of outputs. So there
11	would need to be a different number of driver ICs
12	along the edge.
13	Q So your conclusion about the differing
14	number of driver ICs along the edge is dependent upon
15	the required number of outputs, right?
16	MR. BERKOWITZ: Objection to form.
17	A It's based on the matching of the output
18	characteristics of a driver to a line source line
19	of an LCD with a TFT array and, similarly, that would
20	be the case for the gate side also.
21	So there's no my sense is you want a
22	yes/no answer and there is no yes/no answer. These

	59
1	are tradeoffs that are made based on requirements of
2	what does the panel need, what can the IC drive.
3	If the if the panel were to grow left to
4	right, it would be a case where extra ICs would be
5	added and they would be the same as the ICs on the
6	original section of the panel.
7	Q Why would you need those extra ICs if the
8	number of scan line excuse me if the number of
9	data lines has not changed?
10	A I assumed the number of data lines was
11	changed so the format of the display was 800 lines
12	left to right and that was increased to 1,024 kind of
13	number. It would be normal to take the same IC that
14	was driving the 800 and apply more of them so that
15	you got to the 1024 number of driven lines, and that
16	would be just using the same driver IC, driving the
17	same source line, except there are additional source
18	lines, and there would be no unexpected changes in
19	the performance.
20	Q Sir, if you had two panels of different
21	physical dimensions but both with 800 source lines,
22	those two panels could have the same number of driver

	60
1	ICs, correct?
2	MR. BERKOWITZ: Objection to form.
3	A In one case they could and in one case they
4	might not.
5	Q Do you see Paragraph 6 on the left-hand
6	side, last sentence? I'm going to read this allowed:
7	"Therefore, in order to drive many gate bus lines and
8	the source bus lines on the display circuit board,
9	the plurality of the gate drivers and source drivers
10	must be connected to the area around the liquid
11	crystal display panel."
12	Do you see that?
13	A Yes.
14	Q Do you agree that if the number of source
15	lines can be provided by one driver IC, then you
16	wouldn't need a plurality of source drivers?
17	MR. BERKOWITZ: Objection to form.
18	A It depends what the electrical load of the
19	TFT array is, both the source line and the gate line,
20	and it would depend on what was available for source
21	drivers and whether that source driver was suitable
22	for driving each of those.

Γ

	61
1	MR. HELGE: Probably good time to break.
2	Off the record at 12:41.
3	(A lunch recess was taken.)
4	MR. HELGE: We're back on the record 1:36.
5	BY MR. HELGE:
6	Q Mr. Marentic, I'm going to hand you
7	A Could I go back to the last couple of
8	minutes prior to lunch?
9	Q Okay.
10	A We had talked about the Sekido and you read
11	a single sentence outside of Paragraph 8, and
12	generally this patent is for reduction in
13	electromagnetic interference or EMI or they call it
14	electromagnetic wave. And there is a description in
15	Paragraph 8 that the higher resistance and
16	capacitance and the lack of ground wiring means that
17	when the service signals to the source drivers and
18	gate drivers go at frequencies that are required,
19	there's a lot of electromagnetic noise, and that's a
20	concern with all flat panel displays. Liquid crystal
21	displays are not unique, but the paragraph that you
22	or the sentence you read, especially along the

	62
1	upsizing of the screen, the number of driver ICs is
2	increased and further the signal lines for
3	propagation of the signal clock and control becomes
4	longer so that power consumption in the
5	electromagnetic wave is increased. So it generally
6	as a display has a larger number of lines and if you
7	define the number of lines as the display size, as
8	more and more ICs are added, there will be more
9	parasitic capacitance and resistance to deal with and
10	more of the EMI.
11	So I think there was questions along the
12	line of a screen and upsizing the screen, what does
13	that mean. The upsizing the screen could be physical
14	size or the addressable matrix size. If the one axis
15	were to increase in size, then it would be normal to
16	add extra driver ICs onto it and with that would come
17	more electromagnetic interference.
18	There was also some discussion on the
19	strength of the driver ICs and the requirements of
20	the panel. There isn't a hard threshold where if you
21	add another line suddenly the displayed performance
22	deteriorates to unusable. It's a gradual change.

	63
1	And there may be some applications where for a low
2	cost product that might be acceptable.
3	So that's a long-winded explanation of
4	it's a complex trade space and there's many design
5	options that are available. If a product is late for
6	introduction, there could be some accommodations
7	elsewhere in the liquid crystal gap, in the liquid
8	crystal chemistry or with some other wiring changes
9	in the timing controller to make it meet the end
10	customer's requirements.
11	Q So matching a driver IC with a panel
12	requires compatibility of many different factors,
13	right?
14	A Many different factors. However, it is
15	common if a factory has an existing supply chain of
16	drivers coming in and a notebook manufacturer comes
17	to them and says we would like to have this size
18	panel, would you be able to do it, and they'll look
19	at it and possibly use the same drivers even though
20	it's larger. They would add more drivers.
21	Q If necessary, right?
22	A If necessary, yeah.

	64
1	Q And they would look at more than just the
2	panel size to determine if a driver was compatible
3	with a panel array?
4	A The matrix size would be of paramount
5	importance and then the load of each source line
6	presented to the driver would need to be considered
7	and then also the end customer's requirements. Some
8	customers have LCD technologists on their staff and
9	they have a series of tests that they look for
10	artifacts. Other display other OEM manufacturers
11	will just take a display at the lowest price they can
12	get and put it out into the marketplace. So there's
13	a range of what OEM users will accept.
14	Q Mr. Marentic, why don't we take a look at
15	Exhibit 1007 here.
16	(PREVIOUSLY MARKED Deposition Exhibit 1007
17	marked for identification and was attached to the
18	transcript.)
19	Q Mr. Marentic, does this document look
20	familiar to you?
21	A This is my declaration from last March on
22	the '550 patent.

Γ

		65
1	Q So if you turn to the last page of this	
2	document, that's your signature there?	
3	A Yes, it is.	
4	Q And you read this entire document before	
5	you signed it, right?	
6	A Yes, I did.	
7	Q And you read the entire document in	
8	preparation for this deposition, correct?	
9	A I did. I concentrated principally on the	
10	arguments of obviousness of Sharp and Kamizono.	
11	Q Why did you focus on that portion of the	
12	declaration?	
13	A Because the Patent Trial and Review Board	
14	instituted the review based on those two prior arts.	
15	Q You're free to reference this document if	
16	you'd like in answering the question, but what is it	
17	that's missing from Sharp that we then look to	
18	Kamizono to provide in this ground that's been	
19	instituted by the board?	
20	MR. BERKOWITZ: Objection to form.	
21	A I believe Sharp shows everything, also	
22	noteworthy it was ten years prior, but if an argument	

	66
1	is made that somehow Sharp doesn't adequately teach
2	multiple driver ICs, then Kamizono clearly shows
3	multiple driver ICs and describes how to mount and
4	rework those.
5	Q So is it correct that we're only relying on
6	Kamizono to provide the plurality of driver ICs; is
7	that right?
8	MR. BERKOWITZ: Objection to form.
9	A No, I believe Sharp shows everything, but
10	if an argument is made that it doesn't, then there's
11	no question that Kamizono does.
12	Q You understand that the board did not
13	institute on the ground based solely on Sharp,
14	correct?
15	MR. BERKOWITZ: Objection to form.
16	A Would you ask that again, please.
17	Q You understand I'll say it one step at a
18	time.
19	You understand that there was a ground
20	presented against claims of the '550 patent based
21	solely on Sharp, correct?
22	MR. BERKOWITZ: Objection to form.

	67
1	A There was again, I'm sorry. The
2	question again?
3	Q Well, you're referring to Paragraph 5 of
4	your declaration, correct?
5	A Yes.
6	Q And do you see Paragraph 5a where there is
7	an anticipation argument based on what's called the
8	Sharp reference or Exhibit 1002? Do you see that?
9	A I do, and I was questioning whether you
10	were including anticipation as invalidation or
11	obviousness, and my ear wasn't attuned to it.
12	Q Understood, understood. So you see
13	Paragraph A is an anticipation argument based on the
14	Sharp reference and Paragraph B is an
15	obviousness-based argument in view of the Sharp
16	reference, correct?
17	A I do.
18	Q You understand that the board did not
19	institute on those two challenges, correct?
20	MR. BERKOWITZ: Objection to form.
21	A The board did not rule that those were not
22	good arguments. They just chose to implement on

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

	68
1	Sharp and Kamizono. I don't see Claims 1 through 5
2	are invalid as obvious.
3	Q I'm sorry, can you explain your last
4	sentence? You don't see that Claims 1 through 5 are
5	obvious?
6	A The board ruled that this case should
7	pursue Claims 1 through 5 invalidity as obvious in
8	view of Sharp and Kamizono. The others, A, B and D,
9	were just passed over.
10	Q Okay, that's fine.
11	So I want to come back to something you
12	said earlier, which was, if an argument is made that
13	Sharp doesn't disclose everything, then it's in
14	Kamizono. What I want to understand is what you mean
15	by argument.
16	A So, for instance, my Paragraph 130 shows
17	that Sharp shows path to an integrated gate driver,
18	as is required by the fifth claim, and Kamizono also
19	shows and discusses an integrated gate driver. So
20	both of those could be used for Claim 5.
21	Also, Paragraph 98, the Sharp reference
22	anticipates Claims 1 through 3.

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

- -

	69
1	Q Mr. Marentic, you understand that ground
2	has not been instituted by the board, correct?
3	A You're correct.
4	Q Can I ask you to turn to Paragraph 148
5	actually 147 as well. Do you have those there?
6	A I do.
7	Q Why don't you read through 147 and 148 to
8	yourself and let me know when you finished.
9	A Okay, I've read both of those.
10	Q So based on those paragraphs, or any other
11	portion of your declaration, what modification are
12	you proposing to the Sharp reference based on
13	Kamizono?
14	A It's not a modification, rather or an
15	argument made that somehow Sharp shows only one
16	source driver, Kamizono extends that to show that
17	were it not obvious, there is documented a method of
18	Kamizono to extend that and use multiple driver ICs.
19	Q So you're not proposing a modification to
20	the Sharp reference based on Kamizono. Is that
21	right?
22	MR. BERKOWITZ: Objection to form.

	70
1	A I'm not suggesting that Sharp reference
2	needs to be modified. I believe the Sharp reference
3	shows multiple drivers, which is what's required in
4	Claim 1 and 2 of the '550. I believe the Sharp
5	reference teaches multiple drivers, multiple gate
6	drivers, multiple source drivers, and that somehow if
7	an argument was made that Sharp only taught a single
8	driver with multiple outputs, then Kamizono would
9	teach that you could take multiple ICs each with
10	multiple driver outputs and put them on the edge of a
11	panel.
12	Q So are you relying on Kamizono solely for
13	the number of driver ICs that are shown?
14	MR. BERKOWITZ: Objection to form.
15	A No. If I believe Sharp shows multiple
16	drivers, as required in Claims 1 and 2, but should
17	driver be argued that is Sharp only shows one driver
18	for some reason, I would disagree with that. Then
19	Kamizono clearly shows that for an LCD you could have
20	multiple drivers.
21	Q So are you using Kamizono solely for the
22	definition of driver?

Γ

	71
1	MR. BERKOWITZ: Objection to form,
2	foundation.
3	MR. HELGE: How is that a foundation
4	objection?
5	MR. BERKOWITZ: It's not clear what claim
6	you're talking about.
7	MR. HELGE: I'm talking about ground 3
8	based on Sharp and Kamizono, which applies to all
9	Claims 1 through 5.
10	Q I want to understand, Mr. Marentic, exactly
11	why you need Kamizono. As I understand your
12	testimony now and we don't have to go through it
13	again if it's the same testimony but as I
14	understand it right now, the only reason you're
15	looking to Kamizono is for the number of drivers
16	shown in the reference.
17	Is that correct or not?
18	MR. BERKOWITZ: Objection to form.
19	A No.
20	Q What else are you looking for from
21	Kamizono?
22	A I believe Sharp shows multiple drivers

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

	7	2
1	Q You understand that the board did not	
2	institute on ground 1 based solely on Sharp, correct?	
3	MR. BERKOWITZ: Objection to form.	
4	A I do.	
5	Q So what else are you relying on Kamizono	
6	for?	
7	A There is the plural/singular of what	
8	driver, drivers, plural, means and there's also	
9	ambiguity as to what a driver means. Is a driver an	
10	output or is a driver an IC or a collection of	
11	circuitry?	
12	So if an argument is made that somehow	
13	Sharp only shows a driver, I disagree with that, but	
14	if an argument is made that Sharp only shows a	
15	driver, then Kamizono teaches that you can put	
16	multiple drivers on a panel edge were that not	
17	obvious to a person having ordinary skill in the art	
18	in 2004, and I believe that would have been	
19	self-evident. You have more lines, you need more	
20	circuitry to drive the lines, and you can use driver	
21	chips with more outputs, you can use more driver	
22	chips. It's a design tradeoff based on cost,	
Γ

	73
1	performance, time to market.
2	Q But you're not looking to modify Sharp with
3	Kamizono at all. Is that right?
4	MR. BERKOWITZ: Objection to form.
5	A I believe Sharp teaches everything that's
6	necessary to invalidate Claim 1 and 2, but should an
7	argument somehow be made that Sharp only shows a
8	driver, then I rely upon Kamizono to demonstrate that
9	you can have multiple drivers on a panel edge.
10	Q How would the Sharp reference implement
11	multiple drivers in the panel edge?
12	MR. BERKOWITZ: Objection to form.
13	A I believe it already shows multiple
14	drivers.
15	Q So it's your testimony that you don't need
16	Kamizono to reach Claims 1 through 5?
17	MR. BERKOWITZ: Objection to form.
18	A It depends on the final resolution of what
19	a driver is, and if a peculiar argument is made that
20	somehow Sharp does not show multiple drivers, and I
21	disagree with that, then I would use Sharp in
22	combination with Kamizono to show that one having

	74
1	ordinary skill in the art in 2004 would be able to
2	very easily understand you could put multiple drivers
3	on a glass edge and increase the addressability size
4	of an LCD active matrix display.
5	Q And to put multiple drivers on the driver
6	edge, would that look like what's in Kamizono in
7	Kamizono's figures?
8	MR. BERKOWITZ: Objection to form.
9	A It could, depends what the interconnect
10	technology is. Or in the case of 4 and 5, what the
11	gate structure looks like.
12	Q Mr. Marentic, you've said a number of times
13	that if an argument is made, you would look to
14	Kamizono to show that you can use multiple driver
15	ICs. Did I understand that testimony correctly?
16	A Yes, I believe I've tried to be consistent
17	and say the same thing multiple times.
18	Q It's almost like you had it memorized.
19	A I feel a little stressed and I feel the
20	need to be very precise and I like my first answer,
21	so I see no need to deviate from it.
22	Q So let me ask you this. If an argument is

	75
1	not made about the number of drivers in Sharp
2	reference, is there any need to look to Kamizono?
3	MR. BERKOWITZ: Objection to form.
4	A It just adds for Claims 1, 2 and 3 an extra
5	layer of insurance, and then for Claims 4 and 5
6	Kamizono was relied upon for the integrated driver
7	and the chip on glass.
8	Q And the insurance that you're talking for
9	Claims 1, 2 and 3 relates to the number of drivers
10	only. Is that right?
11	A It relates to what a driver is, and there
12	can be some future definition of what a driver is.
13	And I believe no matter what definition, the '550
14	Claims 1, 2 and 3 are invalid as are 4 and 5.
15	Q So Mr. Marentic, I just want to make sure I
16	understand what you're saying.
17	Kamizono is being used for insurance to
18	show that multiple driver ICs could be used for
19	Claims 1 through 3. And your testimony on that has
20	been that if an argument is made about the number of
21	drivers shown in Sharp. And so if no argument is
22	made about the number of drivers in Sharp, do we need

Γ

	76
1	to look to Kamizono at all
2	MR. BERKOWITZ: Objection to form.
3	Q for Claims 1 through 3?
4	MR. HELGE: I understand that's
5	objectionable.
6	MR. BERKOWITZ: I have other grounds for it
7	but
8	A If I refer to my claim chart at the top of
9	56, for instance, Claim 1, the requirement is that M
10	groups of data lines connected to source drivers and
11	insulated with each other, and then they go through
12	and describe this even/odd combination. So the Sharp
13	reference discloses groups two groups of source
14	bus lines connected to source driver 71.
15	Then reading on, the groups of the data
16	lines are insulated with each other by being spaced
17	apart from and parallel to each other. The first and
18	the second source lines source bus lines 5 of the
19	first group of source bus lines are respectively
20	connected with the sources of all of the thin film
21	transistor 7 on the even and odd rows and similarly
22	the first and second bus lines 5 of the nth group are

	77
1	respectively connected, and it goes on.
2	So I believe Sharp anticipates the
3	structure that was described in the '550 patent by a
4	long time, and then additionally Kamizono describes
5	signal lines connected to multiple driving ICs.
6	So it's really the I'll leave it at
7	that.
8	Q So in this chart for Claim 1 you rely on
9	Kamizono for multiple scan line driving ICs and
10	multiple signal line driving ICs, and that's all I
11	see. Are you relying on those for anything else
12	excuse me, are you relying on Kamizono for anything
13	else?
14	A In Claim 1, later on the second page, yes,
15	I'm relying on Kamizono as it's described in the
16	claim chart to demonstrate that the '550 is
17	anticipated by the Sharp in combination with
18	Kamizono.
19	Q Is there anything that you've left out of
20	this claim chart for your reliance on Kamizono?
21	MR. BERKOWITZ: Objection to form.
22	A I don't believe so. Both are actually

Γ

	78
1	all three references are for larger video displaying
2	LCDs and both the Sharp and the '550 patent relate to
3	overcoming certain visual artifacts and both describe
4	this even/odd gate combination, and Kamizono also
5	describes how to apply multiple ICs in the case of
6	the larger displays for video, television.
7	Q And you're not relying on Kamizono to
8	modify Sharp reference at all. Is that right?
9	MR. BERKOWITZ: Objection.
10	A I'm relying on Kamizono to let's look at
11	Kamizono, Figure 15 I could find it faster in
12	Kamizono.
13	Kamizono shows multiple drivers should a
14	driver be defined as an IC and each IC has multiple
15	outputs.
16	Q And so are you proposing a modification to
17	the Sharp reference based on that teaching?
18	MR. BERKOWITZ: Objection to form.
19	A I'm not suggesting that the Sharp reference
20	be modified at all.
21	Q So are you relying on Kamizono to disclose
22	what is meant by the term driver?

	79
1	MR. BERKOWITZ: Objection to form.
2	A No. I believe we discussed earlier the
3	ambiguity not only in the '550 but in the industry of
4	precisely what a driver means.
5	Q And you stand by that prior testimony,
6	right?
7	A I do.
8	Q Can you turn to Paragraph 149 of your
9	declaration, please. It's on Page 52. You see that
10	paragraph there?
11	A Yes.
12	Q In the second sentence you state,
13	"Moreover, for the reasons discussed above, there was
14	a clear motivation to combine these references."
15	What did you mean by "clear motivation"?
16	A Both were directed to larger active matrix
17	displays that were used for video images, television,
18	DVD playback, suitable for family viewing. There was
19	a need in the marketplace to increase the size in
20	2004. In 2004 plasma was able to easily achieve
21	larger diagonal displays. Liquid crystal industry at
22	that time was a little behind, and as they tried to

	80
1	increase the size physically and addressability,
2	there were difficulties that were encountered. And
3	true to the liquid crystal industry, the engineers
4	came up with a number of techniques to overcome
5	these.
6	Sharp describes one of the techniques of
7	hooking up the TFTs in alternating rows as one
8	technique for an apparatus to get rid of or help
9	eliminate visual artifacts.
10	There was a market need, there was
11	competition by plasma, there were artifacts as you
12	increase the size of the screen in both physical size
13	and in addressability, and those needed to be solved.
14	As I say in the first sentence, Kamizono
15	teaches the use of multiple source and gate drivers,
16	as does the Sharp reference, and the Sharp reference
17	discloses all the other limitations of Claims 1
18	through 3, as shown in the above claim charts.
19	So, thus, to the extent that the Patent
20	Owner argues that the Sharp reference does not teach
21	multiple gate and multiple source drivers, which is
22	contrary to my opinion as we've discussed here quite

	81
1	a few times, I believe that, as a minimum, Claims 1
2	through 3 of the '550 patent are obvious over Sharp
3	in view of Kamizono.
4	So there was a motivation to combine of
5	adding extra ICs for a larger addressable display
6	matrix size and it would have been well within a
7	person having ordinary skill in the art in 2004 to
8	add extra drivers, and were that not just obvious
9	from prior work, one could look to Kamizono.
10	I believe that, in my experience, if you
11	need extra lines driven, you get extra ICs. I came
12	across that in college in the sixties and, as an
13	example, if there was a quad NAND gate and you needed
14	a bus of eight bits, you would use two quad NAND
15	gates. It just was taught in school, it would have
16	been obvious. And if some kind of argument is made
17	that somehow Sharp does not teach multiple drivers,
18	that somehow they teach only one driver with multiple
19	outputs, then Kamizono, as a minimum, teaches the
20	commonsense that you would add more drivers to extend
21	that addressable matrix size.
22	Q Do you know the priority date for the Sharp

	82
1	reference?
2	MR. BERKOWITZ: Objection to form.
3	A I could look through here and find it. I
4	know I wrote about it in the reference. My
5	recollection is it was about a decade earlier, but
6	let's find the precise date.
7	Q Do you want me to give you the reference?
8	You can just talk about Sharp if you'd like.
9	A Show me what paragraph
10	Q Well, this is Exhibit 1002.
11	(PREVIOUSLY MARKED Deposition Exhibit 1002
12	marked for identification and was attached to the
13	transcript.)
14	A There's some legal items in terms of
15	priority date that I'm not that familiar with. I'd
16	like to find out what I wrote in the Sharp reference.
17	Q Well, Mr. Marentic, I'll withdraw that
18	question about the priority date because I'm not
19	concerned about the legal implication. If you look
20	at Exhibit 1002, second page, does this this looks
21	like the Sharp reference to you, correct? Let's
22	confirm that first.

Γ

	83
1	A Yes, this is the Sharp reference.
2	Q If you look at the middle of Page 2 on the
3	left-hand side, do you see a filing date there?
4	A Yes.
5	Q What date is that?
6	A That date is May 10, 1995.
7	Q And in the 1995 time period what was the
8	maximum size for an LCD panel?
9	MR. BERKOWITZ: Objection to form.
10	A In the '95 time frame LCDs with TFT arrays
11	were principally used in notebooks, the largest
12	market share was for notebooks. There was the start
13	of some displays getting larger and used for
14	monitors. They cost a premium over an old CRT, and
15	there were some of the companies showing television
16	at technical conferences.
17	So there's what was manufactured in volume,
18	what was specialty manufactured that would be used as
19	learning so that it could ramp up later into other
20	product lines, and then there was what was cooking in
21	the back lab in the R&D group.
22	So your question of what's the largest is

1	
	84
1	kind of ill-defined.
2	Q Well, with those three categories that you
3	just mentioned, basically a commercially available
4	panel and then sort of I take that as being for
5	notebook computers maybe 15 inches, do you think?
6	MR. BERKOWITZ: Objection to form.
7	A I don't recall precisely, but XGA was a
8	very popular size.
9	Q And what is XGA?
10	A 1024 by 768.
11	Q That's a pixel dimension, right?
12	A That's an addressability dimension.
13	Q Would you call that a resolution?
14	A There were a couple of lawsuits over what's
15	resolution with an LCD display. It is the best
16	technical term is the addressability size.
17	Q Do you recall in the 2004 time frame how
18	many lines were contained in your standard high
19	definition LCD panel?
20	MR. BERKOWITZ: Objection to form, scope.
21	A I don't recall exactly but there would
22	still be these same categories: What was sold to the

	85
1	mass market still at a premium, what was sold to the
2	enthusiasts where price is really not an object, and
3	then what was available in the R&D facility and shown
4	in technical conferences, and I
5	Q In the 2004 time frame were there LCD
6	panels being manufactured with addressability numbers
7	of 1024 by 768?
8	A Yes.
9	Q And so that number means that in 1995 an
10	XGA panel would have the same number of scan lines
11	and signal lines as an LCD panel in 2004 having the
12	same addressability, correct?
13	MR. BERKOWITZ: Objection to form.
14	A In 2004 at the time of the '550 patent,
15	there was this even/odd configuration of rows. So
16	that would require additional drivers on the source
17	side to drive each and every row I'm sorry
18	additional source drivers to drive every other column
19	or source line of the TFT array.
20	Q But isn't that what's shown in the Sharp
21	reference too, even/odd
22	A It is, the wiring of the pixels was the

Γ

	86
1	same on the TFT array size.
2	Q So the number of signal lines in an XGA
3	notebook monitor having a 1024 by 768 addressability
4	value in 1995 would be the same as the number of
5	signal lines in an LCD panel having 1024 by 768
6	addressability in 2004, correct?
7	MR. BERKOWITZ: Objection to the form.
8	A If that was for a notebook panel, yes. If
9	it were for a video panel, it may have had additional
10	drivers, as is disclosed in the Sharp and as the '550
11	wires, the TFTs.
12	Q How come a notebook panel is not a video
13	panel, according to your words?
14	MR. BERKOWITZ: Objection to form.
15	A The notebook panel uses the majority of
16	Windows or a Macintosh operating system and is for
17	productivity enhancement, uses an office suite that
18	includes a word processor, a presentation program, a
19	spreadsheet, sometimes project management, and these
20	are stationary images where the data is typed in or a
21	window collapsed and expanded.
22	So there is no particular video requirement

	87
1	nor an expectation that video would look really good
2	on LCDs and notebooks.
3	Additionally, notebooks had a little bit
4	different color filter, a little bit different
5	backlight so that the battery life was increased and,
6	as such, the color gamut wasn't as good as
7	state-of-the-art television monitors of today.
8	So the expectation of showing video on a
9	notebook is not high.
10	Q But a notebook display is capable of
11	displaying video, right?
12	A Depending on the program, the operating
13	system, the performance of the rest of the components
14	in the notebook, you can display video. It would be
15	one could argue what's acceptable and what's not
16	acceptable. It would be less technically perfect
17	when compared to 2004 state-of-the-art television
18	monitor.
19	Q So based on your claim chart that addresses
20	the combination of Sharp and Kamizono, you're relying
21	on Kamizono for the number of source drivers and gate
22	drivers.

Г

	88
1	Is that right?
2	MR. BERKOWITZ: Objection to form.
3	A No.
4	Q So you're not relying on Kamizono for the
5	number of source drivers and gate drivers. Is that
6	right?
7	MR. BERKOWITZ: Objection to form. Wait,
8	hang on a second. You've asked this question a dozen
9	times today. If you want to keep asking it, you have
10	to call the board. This is a little bit out of
11	control.
12	MR. HELGE: First of all, we know that
13	today is Veterans Day. I don't think the board is
14	open. So my question to you is: Are you going to
15	stop the deposition because I'm asking this question?
16	MR. BERKOWITZ: I'm not going to stop the
17	deposition, but this is completely inappropriate,
18	just for the record. You've asked him at least a
19	dozen times the same question. He's answered it.
20	I'm not sure what else you're looking for at this
21	point. At this point you are harassing the witness.
22	MR. HELGE: I totally disagree because

	89
1	MR. BERKOWITZ: Go ahead.
2	MR. HELGE: I'm trying to get a clear
3	answer.
4	BY MR. HELGE:
5	Q You're either modifying Sharp with Kamizono
6	or you're not?
7	MR. BERKOWITZ: Are you testifying?
8	MR. HELGE: I'm asking the question.
9	MR. BERKOWITZ: Again, if you want to
10	continue this, we'll bring it up with the board
11	later.
12	Q Mr. Marentic, if I ask that question again,
13	do you have a different answer?
14	MR. BERKOWITZ: Let me finish. We will
15	move to strike the rest of this. This is completely
16	inappropriate. Go ahead.
17	A I believe Sharp in the paragraph we just
18	went through that I was searching for earlier
19	Q Are you referring to Paragraph 149
20	Mr. Marentic, I'll withdraw the question.
21	Is there any change that you would like to
22	make right now to your declaration in the ground that

	90
1	you are presenting based on Sharp reference and
2	Kamizono?
3	MR. BERKOWITZ: Objection to form.
4	A For Claims 1 through 3, no.
5	Q Let's take a look at Exhibit 1002, Page 18,
6	this is the Sharp reference.
7	A 18 of 40?
8	Q That's correct.
9	Do you see Figure 13 on that page?
10	A I see Figure 13.
11	Q Do you see reference numeral 120?
12	A I see 120.
13	Q Do you know what reference numeral 120
14	represents in the Sharp reference?
15	MR. BERKOWITZ: Objection, relevance,
16	outside the scope.
17	A I'd search through the text and try and
18	find 13 and around it should be ideally 120.
19	Q Take a look at Page 40, Paragraphs 17 and
20	18, which are on the top right-hand column.
21	A My 40
22	Q I'm sorry, Page 4 of 40, top right,

	91
1	Paragraphs 17 and 18.
2	A Okay. Okay, I've read Paragraph 17 and 18.
3	These refer to another embodiment that I didn't
4	select. I believe there were eight embodiments, and
5	the seventh embodiment was the one that was closest.
6	Q So you're not relying on Figure 13 for your
7	challenge, correct?
8	A I don't think so.
9	Q So element 120, did you see what Sharp
10	reference refers to element 120 as?
11	A A transfer circuit.
12	Q And do you see that element 120 includes a
13	actually a number of triangles, one of which is
14	referred to as element 118; you see that?
15	A Yes.
16	Q And do you know what Sharp reference uses
17	to describe element 118, what terminology?
18	MR. BERKOWITZ: Objection, outside the
19	scope, form.
20	A Sharp is fairly consistent in their
21	numbering. I haven't looked at this in a while, but
22	that 118 they call a buffer circuit, looks to be a

	92
1	buffer, doesn't have a little circle on the output,
2	so I'd say it's a non-inverting buffer.
3	Q Do you see what Sharp refers to as element
4	105? It's right below 118 in the figure.
5	A In this figure they call 105 source bus
6	lines.
7	Q Do you understand those to be the source
8	lines that supply voltage to the TFT matrix?
9	MR. BERKOWITZ: Objection to form,
10	relevance, outside the scope.
11	A I'd like to read through and make sure that
12	that is the case. Sharp disclosed a number of
13	different ways of driving source lines in a TFT
14	array. Some were polyphase clocks, some were, as you
15	called out in 13, kind of a double sample hold. 9
16	shows another method where there's a buffer at each
17	pixel site. There's really a number of things that
18	they disclose.
19	In the case of the 105, I'd want to go
20	through and make sure everything is similar to item
21	5, which is what's used in Figure 10, which is what I
22	used in the analysis.

	93
1	Q Would it make it easier if I asked you a
2	question that dealt with item 5?
3	A Yes.
4	Q Let's take a look at Figures 8 and 9 on
5	this same page. You just referred to Figure 9
6	specifically, which shows a buffer circuit 67 in the
7	pixel region, correct?
8	MR. BERKOWITZ: Objection to form. Again,
9	outside the scope.
10	A What I'm doing is going back and verifying
11	that 67 is, in fact, a buffer.
12	Q Are you on Paragraph 124?
13	A No, I'm not there yet, but thank you for
14	the help. Yes, 67 are called buffer circuits.
15	Q Why would there need to be a buffer circuit
16	I don't want to ask that.
17	From your professional experience, why
18	might there be a buffer circuit arranged in each
19	pixel region?
20	MR. BERKOWITZ: Objection to form, outside
21	the scope.
22	A I'll have to read through this a little bit

	94
1	closer, but this looks like an embodiment for, again,
2	a larger area display, higher pixel content, and as
3	it increased in size there was some visual artifacts.
4	This disclosure has eight different embodiments. The
5	one we're looking at is embodiment 6, which is not
6	the one that I chose for the analysis.
7	Q So your answer is, you don't know the
8	answer unless you read through. Is that right?
9	A I'd like to read through and get
10	comfortable, not speculate.
11	Q So if you answered now, it would be
12	speculation about the purpose of a buffer circuit in
13	each pixel region of Figure 9?
14	MR. BERKOWITZ: Objection to form.
15	A Well, if we were sitting around coffee and
16	just talking, I'd be fine speculating or using my
17	opinion, but since we're in a formal deposition, I'd
18	like to be really sure of my answers, so I'd rather
19	not answer. It's also an item that I didn't use in
20	the analysis of invalidity, and I haven't really
21	looked at this section closely since March.
22	Q Let's take a look at Figure 10 on Page 19.

Γ

	95
1	Just for the record you're looking at the annotation
2	of Figure 10 in your declaration rather than Figure
3	10 in Exhibit 1002, correct?
4	A I am. It's on my report, Page 29. It's
5	the same figure. It used the Japanese figure. It
6	seems to be clearer and then expanded and then it was
7	later annotated. So I can read the numbers, the
8	small callouts a little bit better.
9	Q Do you speak Japanese?
10	A I do not.
11	Q Do you read Japanese?
12	A I do not.
13	Q So you're relying solely on the English
14	translation for the description of the Sharp
15	reference. Is that right?
16	A That is correct.
17	Q Take a look at Figure 10. Do you see
18	elements 77, 78, 79 and 80?
19	A I do see those.
20	Q What are those?
21	A I believe those are buffers.
22	Q Why are those included in Figure 10, why

Г

	96
1	does Sharp include those?
2	MR. BERKOWITZ: Objection to form.
3	A For the design they had they thought there
4	should be a buffer there.
5	Q What purpose would those buffers provide?
6	MR. BERKOWITZ: Objection to form.
7	A Those buffers would charge up the Clc and
8	the Cs capacitances when each particular TFT is
9	energized, and they would help reduce a voltage
10	change as the video image changes. They would help
11	ensure an accurate voltage as presented to the column
12	lines I think those are 5.
13	Q At the top of Figure 10 there are three
14	lines going into element 10: SP, CK and /CK, maybe
15	inverse CK?
16	A Bar CK.
17	Q What do those three elements represent?
18	A The drive clock is clock and bar clock, the
19	SP I believe they just call it out as a signal
20	input to the shift register.
21	Q What do they refer to element 10 as?
22	A The shift register.

		97
1	Q	Outputs from shift register go to element
2	72. Is	s that correct?
3	A	72 and 72A.
4	Q	And what is 72?
5	A	72 is a AND buffer, and circuit.
6	Q	What about 72A?
7	A	72A is an inverter.
8	Q	And the output from 72 leads where?
9	A	It leads to the two sampling transistors 19
10	and 20	in the case of driver 1, and AND gate 2 the
11	output	leads to sampling transistors 21 and 22.
12	Q	Does it lead to the source of those
13	transis	stors?
14		MR. BERKOWITZ: Objection to form.
15	A	The gate output for the AND output is
16	connect	ted to the gates at those transistors.
17	Q	Do you see line 73?
18	A	Yes.
19	Q	What is that?
20	А	That's the data signals 73 and 74.
21	Q	So the analog voltages that are being
22	delive	red to signal lines 5 are coming from where?

	98
1	MR. BERKOWITZ: Objection to form.
2	A They're coming from the sample hold circuit
3	29, 24 combination, 25, 20 combination, 21 there's
4	another sampling capacitor there. It's not on this
5	figure.
6	Q Let's focus just on the first column and
7	that way we don't have to worry about that second
8	column of capacitors.
9	Is that okay?
10	A Okay.
11	Q So the analog voltages to signal lines 5 in
12	the first column come from the sample and hold
13	circuits that you just identified, including a
14	combination of the TFT and the capacitor in each
15	in each line.
16	Is that right?
17	MR. BERKOWITZ: Objection to form.
18	A It comes from transistor 19 and capacitor
19	24, it's not clear that 19 is a TFT.
20	Q Where does transistor 19 and capacitor 24
21	receive the analog voltages that are then to be
22	applied to signal line 5?

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

	99
1	MR. BERKOWITZ: Objection to form.
2	A The signal line 73 is sampled when AND gate
3	1 turns on, it charges capacitor 24 and then the AND
4	output goes low, the sampling transistor turns off
5	and the charge is held on capacitor 24.
6	Q Where does that charge in capacitor 24 come
7	from during the sampling process?
8	A Comes from the signal input line or data
9	signal line 73.
10	Q And what is element 75?
11	A 75 is I believe they call it again a
12	buffer.
13	Q Why would there need be a buffer 75 on the
14	signal line 73?
15	MR. BERKOWITZ: Objection to form.
16	A We don't know the output impedence that's
17	driving the input of the buffer nor how far away that
18	is. So it's not unusual to have a buffer circuit in
19	that position.
20	Q So a designer might include a buffer
21	circuit based on output impedence. Is that right?
22	MR. BERKOWITZ: Objection to form.

	100
1	A They would typically model what the source
2	is in both frequency and impedence and voltage and
3	then look at what the load is on the 73 and 74 line
4	and make a determination as to whether to put that in
5	or not.
6	Q And here they decided to include them on
7	each line?
8	A They did.
9	Q Are source lines usually high impedence or
10	low impedence?
11	MR. BERKOWITZ: Objection to form.
12	A It's all relative.
13	Q Relative to source line 5 let's talk
14	about the output of AND gate 72. Again, we'll look
15	at just the first column here.
16	How would you compare the impedence of that
17	output line running from AND gate to the gate of the
18	transistor compared to source line 5?
19	MR. BERKOWITZ: Objection to form.
20	A The impedence of the output of AND 1 to a
21	source line, was that your question?
22	Q No, to the gate of the transistor.

	101
1	A Depends on how big they sized the
2	transistor which will have input capacitance and a
3	number of parasitic capacitances. Difficult to say
4	what that impedence looks like. It would need to be
5	modeled with SPICE and have an accurate voltage
6	versus capacitance of the gate terminal.
7	Q You agree that AND gate does not drive an
8	analog voltage on signal line 5, correct?
9	MR. BERKOWITZ: Objection to form.
10	A The AND gate 72 causes the analog signal on
11	line 73 to charge up capacitor 24, and then the
12	analog voltage is held on 24 as AND gate 1 goes low
13	and turns off the transfer switch 19.
14	Q So when transistor 19 turns off, the analog
15	voltage to be provided to source line 5 comes from
16	capacitor 24.
17	Is that right?
18	MR. BERKOWITZ: Objection to form.
19	A That voltage is what will be used to $$
20	will be present on lines 5.
21	Q And that will be used to drive line 5?
22	A Yes.

Г

	102
1	Q And the capacitor 25 will be used to drive
2	line 5 of the second signal line in the first column.
3	Is that right?
4	A That's correct.
5	MR. BERKOWITZ: We've been going more than
6	an hour and a half, so is this a good time for a
7	break?
8	MR. HELGE: Off the record at 3:10.
9	(A recess was taken.)
10	MR. HELGE: Back on the record at 3:25.
11	BY MR. HELGE:
12	Q Mr. Marentic, I'm going to read a sentence
13	to you. I'm just curious if you agree with this or
14	not.
15	"The purpose of the data driver is to
16	convert serial input into parallel output signals and
17	provide the appropriate output signals or analog
18	voltages on to the data lines."
19	Is that correct?
20	MR. BERKOWITZ: Objection to form, outside
21	the scope.
22	A Could you point me to the reference or read

	103
1	it again?
2	Q Sure. "The purpose of the data driver is
3	to convert serial input into parallel output signals
4	and provide the appropriate output signals or analog
5	voltages on to the data lines."
6	MR. BERKOWITZ: Same objections.
7	A I think I understand that.
8	Q Do you agree with that sentence?
9	A I believe that's a sentence from the Sharp
10	reference and without more context, I would say I
11	believe that is the sample and hold technique that
12	they disclose, but I'd like to look at it closer.
13	Do you have the reference and line number?
14	Q Well, I don't from the Sharp reference, but
15	I'm trying to understand just generally if that is
16	the purpose of a data driver.
17	So do you think the answer depends upon the
18	context, whether that's accurate or not?
19	MR. BERKOWITZ: Objection to form.
20	A It could be true in certain cases, and
21	there might be cases where it's not true.
22	Q Figure 10 of the Sharp reference does not

104 1 show any digital to analog converters. Is that 2 correct? MR. BERKOWITZ: Objection to form. 3 Figure 10 of the Sharp reference does not Α 4 5 have digital to analog converters. Q And why is that? 6 7 MR. BERKOWITZ: Objection to form. А Their driver circuit that they describe in 8 9 a good amount of detail is a sample and hold driver scheme. 10 And that means it doesn't require a digital 11 Q to analog converter? 12 13 MR. BERKOWITZ: Objection to the form. That may be on the left-hand side of the 14 А 15 schematic. So it's outside the picture? 16 Q Outside of the picture. I don't know what 17 А method they used to drive signal buffers 76, maybe 75 18 and 76. That's somewhere upstream, not relative to 19 the '550 and the Sharp reference because it's really 20 about wiring of TFTs to gate, to source drivers. 21 22 You would agree that the signals on lines Q

	105
1	73 and 74 are analog though, right?
2	MR. BERKOWITZ: Objection to form.
3	A The signals on 73 and 74 are described as
4	video input.
5	Q Could they be digital signals?
6	MR. BERKOWITZ: Objection to form.
7	A They would not be digital signals for
8	displaying moving TV imagery.
9	Q Could they be any sort of digital signals
10	on lines 73 and 74?
11	MR. BERKOWITZ: Objection to form.
12	A They could be a stepped signal that goes in
13	256 steps between the voltage to ensure the LCD is
14	off and the voltage to ensure the LCD is on, or they
15	may be analog with an infinite number of intermediate
16	values.
17	Q So the stepped signal you just described,
18	is that an analog signal or a digital signal?
19	A I'd call it an analog signal with certain
20	characteristics.
21	Q Looking at Figure 10, do you believe that
22	there must be a digital to analog converter for each

-	106
1	signal line 5?
2	MR. BERKOWITZ: Objection to form, outside
3	of scope.
4	A I'm not sure what is to the left of Figure
5	10. That's not described. In fact, I think the
6	Sharp reference even says not shown here.
7	Q And you aren't relying on anything that's
8	not described in Figure 10, are you?
9	MR. BERKOWITZ: Objection to form.
10	Q Let's turn this into a positive statement
11	instead of a negative statement.
12	You're only relying on what's actually
13	shown and described in this reference, correct?
14	MR. BERKOWITZ: Objection to form.
15	A That's correct.
16	Q And so
17	A And described in the text, translated text
18	of the Sharp reference.
19	Q Understood, understood.
20	We talked last time you were here about the
21	theory of inherency and you're not relying on any
22	sort of theory of inherency based on the Sharp

Г

		107
1	reference, are you?	
2	MR. BERKOWITZ: Objection to form.	
3	A I don't believe so. The inherency is an	
4	anticipation situation and this is an obvious	
5	argument.	
6	Q When you were providing your analysis in	
7	your declaration, did you consider the burden of	
8	proof in reaching any of your opinions?	
9	MR. BERKOWITZ: Objection to form.	
10	A I didn't have to.	
11	Q Why is that?	
12	A Because it was clear-cut. There was no	
13	need to have a imaginary scale and make sure that I	
14	had 51 percent on one side and 49 on the other. It	
15	was clear-cut, straightforward.	
16	Q Can you turn to Paragraph 64 of your	
17	declaration. Do you see that paragraph,	
18	Mr. Marentic?	
19	A 64, yes.	
20	Q Do you see that what you said here, "Most	
21	of the terms of Claims 1 to 5 of the '550 patent are	
22	clear to me except for the following terms"? Did I	

		108
1	read that correctly?	
2	A Yes.	
3	Q And after that you then provide some	
4	opinions on a couple of different terms, right?	
5	A Yes.	
6	Q Are you performing claim construction	
7	there?	
8	MR. BERKOWITZ: Objection to form.	
9	A I'm providing an opinion to clarify those	
10	terms.	
11	Q And that opinion is what those terms mean	
12	to you. Is that right?	
13	A Yes. And what they would mean to someone	
14	having an ordinary skill in the art in 2004.	
15	Q And the standard of a person having	
16	ordinary skill in the art in 2004 is described in	
17	your Paragraph 74, correct?	
18	A Yes.	
19	Q And in that first sentence of Paragraph 7	4
20	you talk about a person of ordinary skill in the art	
21	having an undergraduate degree in electrical	
22	engineering or equivalent work experience, correct?	
Deposition of Michael J. Marentic Conducted on November 11, 2015

	109
1	A Correct.
2	Q So someone with a different degree may
3	still have work experience that then satisfies the
4	requirement of this standard, correct?
5	A That's correct, or it could be someone that
6	was in the Navy and went through a series of Navy
7	technical training schools that would have not a
8	conferred bachelor degree but would have enough
9	experience to be an electrical engineer.
10	Q Would that equivalent work experience need
11	to cover all facets of electrical engineering
12	training or could it be focused on LCD technology?
13	MR. BERKOWITZ: Objection to form.
14	A It's probably varied work experience, but
15	some of it in gaining the equivalent of an electrical
16	engineering degree would need to be in that field, in
17	addition to later the experience of two to five
18	years.
19	So, for instance, a person would need to be
20	able to generate a schematic, plug in values, maybe
21	with help have parasitic values and then run SPICE
22	simulations.

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

Γ

	110
1	Q That's an example of equivalent work
2	experience?
3	A That would be some of the an example of
4	the specialized training that perhaps is not peculiar
5	to just LCD training but to general equivalent work
6	experience.
7	Q Equivalent to electrical engineering?
8	A To an equivalent EE degree, yes.
9	Q If you look at Paragraph 79, top of
10	Paragraph 79 I'm sorry, top of Page 28, do you see
11	that?
12	A Yes.
13	Q You say, "As of the filing date of the '550
14	patent workers in the field of LCD devices were aware
15	of several developments."
16	What do you mean by workers?
17	A Person having ordinary skill in the art at
18	the time of 2004, not the people that mount driver
19	chips to the edge of an LCD.
20	Q Could you please turn one more page
21	you're already there actually, Page 29. In this
22	Figure 10 the drivers that you're identifying are

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

Deposition of Michael J. Marentic Conducted on November 11, 2015

Γ

	111
1	defined by dotted lines and shaded areas.
2	Is that correct?
3	A Correct, my copy is black and white, but
4	the original is colored, orange and purple, red and
5	green.
6	Q And those are the boundaries of the drivers
7	that you're identifying, correct?
8	A Correct.
9	MR. HELGE: No other questions.
10	MR. BERKOWITZ: So let's take five minutes
11	and see if we have anything else.
12	MR. HELGE: So we'll be off record, 3:41.
13	(A recess was taken.)
14	MR. HELGE: Go back on the record at 3:47.
15	MR. BERKOWITZ: I have no questions for the
16	witness.
17	COURT REPORTER: Do you want a copy of the
18	transcript?
19	MR. BERKOWITZ: Yeah, there's no rush on
20	it, no emergency at all.
21	MR. HELGE: Actually, there kind of is.
22	MR. BERKOWITZ: We might need it, though.

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

Deposition of Michael J. Marentic Conducted on November 11, 2015

	112
1	MR. HELGE: We'd like it by we'll take a
2	final by Friday. Are you reserving the right to have
3	Mr. Marentic review and sign?
4	MR. BERKOWITZ: Yes, of course.
5	MR. HELGE: We are off the record at 3:48.
6	
7	(Time noted: 3:48 p.m.)
8	
9	
10	
11	
12	
13	
14	MICHAEL J. MARENTIC
15	
16	Subscribed and sworn to
17	before me this day
18	of, 2015.
19	
20	Notary Public
21	
22	

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

Γ

	113
1	CERTIFICATE OF SHORTHAND REPORTER - NOTARY PUBLIC
2	
3	I, Nancy Mahoney, Certified Court Reporter and
4	Registered Professional Reporter and Notary Public
5	within and for the State of New York do hereby
6	certify:
7	
8	That Michael J. Marentic, the witness whose
9	deposition is hereinbefore set forth, was duly sworn
10	by me before the commencement of such deposition and
11	that such deposition was taken before me and is a
12	true record of the testimony given by such witness.
13	
14	I further certify that the adverse party,
15	Sharp Corporation, was represented by counsel at the
16	deposition.
17	
18	I further certify that the deposition of
19	Michael J. Marentic, occurred at the offices of
20	Amster Rothstein & Ebenstein, on Wednesday, November
21	11, 2015, commencing at 10:30 a.m. to 3:48 p.m.
22	

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

Deposition of Michael J. Marentic Conducted on November 11, 2015

	114
1	I further certify that I am not related to any
2	of the parties to this action by blood or marriage, I
3	am not employed by or an attorney to any of the
4	parties to this action, and that I am in no way
5	interested, financially or otherwise, in the outcome
6	of this matter.
7	
8	IN WITNESS WHEREOF, I have hereunto set my hand
9	this 12th day of November 2015.
10	
11	
12	
13	My commission expires:
14	June 10, 2018
15	1 A Maria
16	May Manag
17	NOTARY PUBLIC IN AND FOR THE
18	STATE OF NEW YORK
19	
20	
21	
22	

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

	53.4	adequately	39.1
abbrovioted	acquire	66:1	almost
	45:10	adiacent	48:14 74:18
37.4 abla	across	21:2	along
able	16.16 54.17 81.12	adverse	35.2 15 36.3 57.13
6:9 42:14,19 49:8 51:2	act	113.14	58.12 14 61.22 62.11
51:11,22 65:18 74:1	25.1	affect	already
79:20 109:20	acting	38.9 40.13 52.20	7.1 19.22 21.14 55.15
about	15.5	affirmed	73.13 110.21
5:19,21 6:7,15 11:19	action	5.3	also
13:11,12 10:4 17:18	34.2 114.2 4	after	6·13 8·9 10·1 17·13
18:10,21 19:12,13	active	5.3 8.15 17 108.3	19.4 8 24.8 28.15
20:1 22:11 25:12	24.10 30.14 51.21	again	31.1 10 19 33.2 36.4
20:7,10 27:13 28:4,3	53.10 74.4 79.16	5.10 9.3 11.8 32.6	43.15 45.5 15 51.5
31.13 32.14,13 35.2	actual	53:18 56:1 66:16	58:20 62:18 64:7
30.13 37.1 39.14,20 40.2 41.18 42.12	41:4	67:1.2 71:13 89:9.12	65:21 68:18.21 72:8
40.2 41.10 42.12	actually	93:8 94:1 99:11	78:4 94:19
45.11,10,44.0,45.8,9	9:22 38:22 44:11 47:5	100:14 103:1	alternating
43.11 47.10,10 30.0,8	69:5 77:22 91:13	against	80:7
58.12 61.10 71.6 7	106:12 110:21 111:21	7:3.10 9:17 10:1.15.19	although
75.1 20 22 82.4 5 8	add	33:19 37:19 46:1	22:8
82.18 10 04.12 07.6	12:18 62:16.21 63:20	66:20	aluminum
98.7 100.14 104.21	81:8,20	ago	37:11 40:4
106.20 108.20	added	6:8 8:13 17:6	always
above	59:5 62:8	agree	14:18,18 23:2 26:11
79.13 80.18	adding	45:16,17 60:14 101:7	32:11 48:19 53:20
accent	81:5	102:13 103:8 104:22	57:17
64·13	addition	agreement	ambiguity
accentable	109:17	2:13	72:9 79:3
63:2 87:15.16	additional	ahead	AMERICA
accommodations	26:3,5 27:10,11 28:15	9:5 89:1,16	1:9
63:6	29:11 59:17 85:16,18	Alien	among
accomplished	86:9	28:4,13,17 29:13,17,18	19:1,9
43:20	additionally	30:21	amount
according	77:4 87:3	all	24:17,20 33:7 104:9
29:15 86:13	addressabilities	18:22 27:14 36:3 38:17	Amster
accurate	48:4	39:8,9 40:17 52:9	2:5 3:5 113:20
6:10 13:7 24:22 31:21	addressability	61:20 71:8 73:3 76:1	analog
96:11 101:5 103:18	48:9 57:22 74:3 80:1	76:20 77:10 78:1,8,20	13:16,19,22 14:2,8,11
ACF	80:13 84:12,16 85:6	80:17 88:12 100:12	17:19,20,22 18:3
37:12,14 39:7,11,14	85:12 86:3,6	109:11 111:20	33:10 97:21 98:11,21
45:3,4	addressable	allow	101:8,10,12,14
ACFs	62:14 81:5,21	17:4 25:1 40:7,21	102:17 103:4 104:1,5
38:2,5,14,21 39:9	addresses	44:21 48:14	104:12 105:1,15,18
achieve	87:19	allowed	105:19,22
79:20	adds	48:5 60:6	analysis
achieved	75:4	allowing	92:22 94:6,20 107:6

anisotropic	1.2	58.19.60.19.64.3	automated
37·12	appear	85.19 86.1 92.14	34.5 44.14 21
annotated	14·22	arrays	available
95:7	appears	83:10	51:21 53:12 54:3 60:20
annotation	15:2 52:7	arriving	63:5 84:3 85:3
95:1	application	52:3	Avenue
another	4:9 35:22 39:12	art	2:6 3:6
17:13 30:1 44:10 53:8	applications	22:9 41:12.17 72:17	aware
53:13 55:10 57:20	14:3 39:8 63:1	74:1 81:7 108:14,16	9:20,21 10:2 21:4
62:21 91:3 92:16	applied	108:20 110:17	38:21 39:13,16,22
98:4	98:22	artifacts	45:14 110:14
answer	applies	54:15,20 55:2 64:10	awareness
9:3 15:10 21:18 22:2,5	71:8	78:3 80:9,11 94:3	43:3
32:19 58:22,22 74:20	apply	arts	away
89:3,13 94:7,8,19	59:14 78:5	65:14	35:18 38:3,20 41:6
103:17	appropriate	asked	99:17
answered	48:11 102:17 103:4	21:19 88:8,18 93:1	axis
7:6 88:19 94:11	appropriately	asking	62:14
answering	37:8	21:16,21 39:14 88:9,15	a.m
65:16	area	89:8	1:19 113:21
answers	23:1 24:9 26:18 34:2	aspect	
94:18	47:10,11 48:10 60:10	35:14,20 48:13	<u> </u>
anticipated	94:2	assembled	b
7:1 77:17	areas	52:17	4:5 7:4 67:14 68:8
anticipates	111:1	assemblies	bachelor
68:22 77:2	argue	29:7	109:8
anticipation	87:15	assembling	DACK
67:7,10,13 107:4	argued	28:18	2/:2,/ 30:20 39:2 40:0
any	70:17	assembly	01:4,700:1100:21 02:10,102:10,111:14
6:9,16 7:5,15,18,19 9:1	argues	41:7 50:22	95.10 102.10 111.14 heal/light
9:4,16,16 11:15,18	80:20	assert	24.10 43.2 54.6 87.5
12:21 22:19 26:14,20	argument	1:3	24.19 45.2 54.0 67.5 backlights
26:21 27:9,20 38:9,21	65:22 66:10 67:7,13,15	assumed	15.13
39:15,19 50:4 56:12	68:12,15 69:15 70:7	59:10	hall
50:14 69:10 /5:2	72:12,14 73:7,19		23.21 37.12 40.4
89:21 104:1 105:9	/4:15,22 /5:20,21	48:0,0	bar
100:21 107:8 114:1,5	81:10 107:5		96·16 18
	65.10 67.22	0.13 attached	hase
o.J onything	03.10 07.22 around	A.6 37.6 AA.18 A5.3	29.18.19
12.18 13.5 77.11 12 10	31.17 10.10 11.10	55.12 64.17 82.12	based
106.7 111.11	60.10 90.18 94.15	attornev	12:22 45:11 49:9 58:17
anart	arranged	114·3	59:1 65:14 66:13.20
76.17	93.18	attornevs	67:7,13 69:10,12,20
annaratus	arrav	8.2	71:8 72:2,22 78:17
80:8	15:14 17:21 24:10 30:8	attuned	87:19 90:1 99:21
APPEAL	50:19 51:1 54:5.15	67:11	106:22
AFFEAL	50:19 51:1 54:5,15	67:11	106:22 basically

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

		_
- 1	1	- 7

84.3	02.1	105.13	huffor
battery	bending	hiased	50.8 9 12 13 52.5
87.5	35.22 36.1	14·17	91.22 92.1 2 16 93.6
because	BERKOWITZ	hig	93.11 14 15 18 94.12
18.20 40.22 41.6 43.9	3.3 8.20 22 9.11 18	101.1	96.4 97.5 99.12 13 17
54.12 65.13 82.18	11.4 12.10 13.20	bit	00.18 20
88.15 22 104.20	14.10 21 15.6 9 16.5	27.8 35.16 22 36.1	buffers
107.12	16.17 22 17.8 20.2 10	52.10 53.1 55.9 87.3	95.21 96.5 7 104.18
hecomes	21.6 12 14 19 22.1 22	87.4 88.10 93.22	buildings
62.3	24.5 25.6 13 26.2 16	07.4 00.10 75.22	54.19.20
heen	27.1 28.1 32.2 10 16	hits	builds
5.3 7.15 10.12 10.16	34.3 36.13 38.12	81·14	54.4
19:21 26:10 27:15	39.2 5 40.10 15 41.1	black	bumn
31.5 33.9 36.13	41.14 21 42.7 43.12	111.3	37.20
38.17 41.11 45.18 20	43.17 44.1 8 45.1 19	blood	humped
46.2 8 9 50.19 52.13	46.5 10 18 48.21	114.2	37.18
55:15 65:18 69:2	49.15 50.2 18 51.16	hoard	burden
72:18 75:20 81:6 16	52.21 53.6 17 21	1.27.460.865.1319	107.7
102.5	54.14 55.4 56.6 13 19	66.12 67.18 21 68.6	hurned
hefore	57:18 58:5 16 60:2 17	69.2 72.1 88.10 13	36.7
1.2 2.13 7.8 8.15 9.8 9	65.20 66.8 15 22	89.10	Burns
21.20.65.4 112.17	67.20 69.22 70.14	bond	56.16.16
113.10.11	71.1 5 18 72.3 73.4	38.22	hus
hegins	73.12 17 74.8 75.3	bonded	15.17 17.3 12 60.7 8
57:8	76:2.6 77:21 78:9.18	37:7 40:19	76:14.18.19.22.81:14
BEHALF	79:1 82:2 83:9 84:6	bonding	92:5
3:2.10	84:20 85:13 86:7.14	34:5 37:9.11.12 38:7	buv
behind	88:2,7,16 89:1,7,9,14	39:19 40:2,5,7,12	51:2
45:13 79:22	90:3,15 91:18 92:9	43:15 44:10,11,11,14	buying
being	93:8,20 94:14 96:2,6	44:15,21	20:15
30:16,17 31:7 75:17	97:14 98:1,17 99:1,15	both	
76:16 84:4 85:6	99:22 100:11,19	11:1 12:2,4,4,12 24:8	<u> </u>
97:21	101:9,18 102:5,20	48:8,22 54:19 59:21	С
believe	103:6,19 104:3,7,13	60:19 68:20 69:9	3:1 4:1 5:1
11:2,14 12:20 19:19	105:2,6,11 106:2,9,14	77:22 78:2,3 79:16	call
23:9 24:8 34:18	107:2,9 108:8 109:13	80:12 100:2	19:18 24:6 61:13 84:13
41:16 43:4 48:6	111:10,15,19,22	bottom	88:10 91:22 92:5
56:18,21 65:21 66:9	112:4	56:22	96:19 99:11 105:19
70:2,4,15 71:22 72:18	BERQUIST	boundaries	called
73:5,13 74:16 75:13	3:13	111:6	16:6,7 17:13 22:17
77:2,22 79:2 81:1,10	best	break	28:19 30:10 34:18
89:17 91:4 95:21	84:15	36:14,15,17 55:5,8	50:1,13 54:16,20 67:7
96:19 99:11 103:9,11	better	61:1 102:7	92:15 93:14
105:21 107:3	24:3,3 95:8	bring	callouts
bell	between	89:10	95:8
28:3	15:2 18:13,15 20:8,12	broken	calls
below	21:1,2 22:19 30:18	28:22 45:12	23:19,19
			came
1			•

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

40.2 00.4 01.11		ala aut	90.17 91.1 00.4
48:3 80:4 81:11	certain	chart	80:17 81:1 90:4
	14:3,9 39:11 43:6	11:21 12:2,4 /6:8 //:8	10/:21
51:19	9 50:20 51:13 52:11 7/:16,20 8/:19		clarification
capable	78:3 103:20 105:19	charts	11:19 12:9 46:5
14:5 87:10	certainly	80:18	clarify
capacitance	15:1 35:6 40:20 45:14	check	18:22 37:2 108:9
15:18,20 16:2 17:5	54:17	6:8	class
61:16 62:9 101:2,6	CERTIFICATE	chemistry	44:16
capacitances	113:1	63:8	Clc
15:15 50:20 96:8 101:3	Certification	chip	15:22 16:14 17:4 26:4
capacitor	4:18	19:18 31:18 34:6 37:2	96:7
14:20 15:3,5,11,12	Certified	39:20 75:7	cleans
16:4,10,12,16,21	113:3	chipped	50:14
25:20,22 26:3,5,7,9	certify	29:11	clear
26:12,13,21 27:19	113:6,14,18 114:1	chips	71:5 79:14,15 89:2
98:4,14,18,20 99:3,5	chain	28:20 54:5 72:21,22	98:19 107:22
99:6 101:11,16 102:1	63:15	110:19	clearer
capacitors	challenge	cholesteric	95:6
15:1,13 27:4,12 98:8	91:7	28:14	clearly
capture	challenges	chose	66:2 70:19
12:8	67:19	67:22 94:6	clear-cut
card	change	circle	107:12,15
29:11,12 34:7	7:15 13:5 48:20 58:4,7	92:1	clever
careful	62:22 89:21 96:10	circuit	39:10
19:18	changed	17:14,15,17,20 19:6	clock
case	12:15,16 46:21 47:1	20:4,6 23:22 27:6,16	35:17 62:3 96:18,18,18
5:15 8:12 10:1 30:16	59:9,11	31:17 32:3 34:7	clocks
32:17 35:8 55:16	changes	49:13,19 50:10 60:8	92:14
57:17 58:20 59:4	12:21 59:18 63:8 96:10	91:11,22 93:6,15,18	close
60:3,3 68:6 74:10	changing	94:12 97:5 98:2	51:11
78:5 92:12,19 97:10	58:2,6,8	99:18,21 104:8	closely
CaseIPR2015-00913	characteristic	circuitry	94:21
1:7	29:20	29:1 44:19 72:11,20	closer
cases	characteristics	circuits	53:9 94:1 103:12
11:3 23:14 103:20,21	14:12,13 20:17 51:5,8	19:3 29:3 93:14 98:13	closest
categories	53:11 58:18 105:20	СК	91:5
84:2,22	characterize	96:14,14,15,16	cluster
cause	30:5	claim	49:21 50:1
49:6	charge	11:19,20 12:2,4 22:9	coffee
causes	16:21 96:7 99:5,6	23:19 68:18,20 70:4	94:15
101:10	101:11	71:5 73:6 76:8,9 77:8	COG
CCR/RPR/CLR	charged	77:14,16,20 80:18	37:2,4
2:14	16:12	87:19 108:6	collapsed
cell	charges	claims	86:21
14:12,15,18,18 24:18	99:3	66:20 68:1,4,7,22	collection
center	charging	70:16 71:9 73:16	72:10
21:2	17:4	75:4,5,9,14,19 76:3	college

91.12	aammuniasta	61.20	11.2 11 12 16.7 10.10
81:12	communicate	01:20	11:3,11,12 16:7 19:19
color	31:19	concernea	30:12 /4:16 91:20
87:4,6	communication	29:22 32:8,11,13 43:5	construction
colored	9:2,4	43:15 82:19	108:6
111:4	companies	concluded	consult
column	35:8 39:7 83:15	6:20 7:12	6:21
22:17,20 23:3 30:11	company	conclusion	consumption
50:17 57:3,6 85:18	1:8 29:17 51:18	58:13	62:4
90:20 96:11 98:6,8,12	compare	conductive	contained
100:15 102:2	100:16	37:12,17,22	84:18
combination	compared	conductivity	content
26:4 73:22 76:12 77:17	87:17 100:18	38:8	12:16 13:21 94:2
78:4 87:20 98:3,3,14	compatibility	confer	context
combinations	63:12	6:22	19:10 20:20 23:8 24:8
18:13	compatible	conferences	25:5 30:9 47:12
combine	53:20 64:2	83:16 85:4	103:10,18
79:14 81:4	compensation	conferred	continue
come	54:1	109:8	89:10
27:7 35:18 42:3 51:22	competition	conferring	continues
62:16 68:11 86:12	80:11	7:2,11	57:2
98:12 99:6	competitively	configuration	contrary
comes	45:22	85:15	80:22
6:16 63:16 98:18 99:8	complete	confirm	control
101:15	33:18 42:16	82:22	62:3 88:11
comfortable	completed	confused	controller
94:10	36:6 38:19	18:20	31:3,4,15,16,22 63:9
coming	completely	confusing	controllers
32:8,14,18 33:3,14	88:17 89:15	19:2,7	32:5
42:4 63:16 97:22	complex	confusion	conventional
98:2	31:4 63:4	6:16 23:21	37:5
commenced	comply	connected	convert
6:19	7:4	34:2 44:17 54:10 60:10	102:16 103:3
commencement	components	76:10,14,20 77:1,5	converter
113:10	14:22 49:21 50:1 52:17	97:16	104:12 105:22
commencing	54:10 87:13	connecting	converters
113:21	computations	37:20	104:1,5
commercially	46:17,19	connections	cooking
84:3	computer	37:1	83:20
commission	54:8	consider	сору
114:13	computers	15:16 107:7	111:3,17
common	84:5	considerably	Corporation
14:19 22:16 34:17 47:3	concentrated	58:8	1:4,6 3:2 113:15
63:15	65:9	consideration	correct
commonly	concept	20:18	5:17,19,22 7:12 10:17
18:14	22:16	considered	10:21,22 13:9 17:22
commonsense	concern	42:5 44:4 64:6	26:6 28:9 37:3 42:18
81:20	22:7,10 41:11,19 43:8	consistent	43:11,16 48:20 53:15
	1	1	

52 10 56 2 60 1 65 0	56.17	76 10 15 06 00 07 00	
53:19 56:3 60:1 65:8	56:17	/6:10,15 86:20 97:20	deliver
66:5,14,21 6/:4,16,19	creating	99:8 102:15,18 103:2	51:9
69:2,3 /1:1/ /2:2	30:1	103:5,16	delivered
82:21 85:12 86:6	creative	date	97:22
90:8 91:7 93:7 95:3	54:16	8:13 9:7 11:6 81:22	demanded
95:16 97:2 101:8	credit	82:6,15,18 83:3,5,6	51:13
102:4,19 104:2	29:10,11	110:13	demonstrate
106:13,15 108:17,22	crossover	DAVIDSON	73:8 77:16
109:1,4,5 111:2,3,7,8	15:16	3:13	density
correctly	cross-examination	day	37:18,21
46:11 57:15 74:15	6:18,19	88:13 112:17 114:9	department
108:1	CRT	days	30:1,2
corresponding	83:14	9:8,9 10:13 47:18	departments
37:21	crystal	deal	29:22
cost	14:12 15:1,5 16:1 23:1	62:9	depend
29:10 31:3 63:2 72:22	23:5 24:18,20,22	dealt	34:4 60:20
83:14	28:14,15 36:2 60:11	93:2	dependent
costing	61:20 63:7,8 79:21	decade	58:14
44:5	80:3	82:5	depending
could	Cs	decay	51:20 87:12
14:4 16:6 17:12 19:15	16:8 17:4 26:4 96:8	54:12	depends
20:5 22:15 23:3 27:1	curious	decaying	60:18 73:18 74:9 101:1
29:7 33:17,19 34:1	102:13	54:22	103:17
37:10,11 38:10 40:13	current	decided	deposition
50:3 51:14,17,19	48:5	100:6	1:16 2:1 6:2,8,11 7:12
59:22 60:3 61:7	custom	declaration	7:20,22 8:6 9:15,21
62:13 63:6 68:20	28:8,10 29:13 30:6,15	4:12 5:18 8:7,18,21	10:4,13,17,20 11:6,17
70:9,19 74:2,9 75:18	customer	9:10,13 10:7,15,19	21:17,20 26:15,22
78:11 81:9 82:3	29:16,17,18,19 36:7	11:6,16 12:8,22 19:17	55:11 56:2 64:16
83:19 87:15 102:22	customers	21:11,22 22:8 34:10	65:8 82:11 88:15,17
103:20 105:5,9,12	64:8	55:19,21,22 56:5	94:17 113:9,10,11,16
109:5,12 110:20	customer's	64:21 65:12 67:4	113:18
counsel	63:10 64:7	69:11 79:9 89:22	depositions
5:6 6:20 7:11 113:15	CV	95:2 107:7,17	7:18
couple	7:16 28:4,7	declarations	describe
18:11 29:21 31:2 35:13		11:2,10	15:4,7,19,20 76:12
43:20 61:7 84:14	D	define	78:3 91:17 104:8
108:4	D	47:11 62:7	described
course	5:1 68:8	defined	77:3,15 105:3,17 106:5
32:12 112:4	damage	78:14 111:1	106:8,13,17 108:16
Court	36:11 45:10,11	definition	describes
111:17 113:3	damaged	41:16 47:15,17 48:2,3	27:18 66:3 77:4 78:5
cover	40:8 42:15,20	50:9 70:22 75:12,13	80:6
56:10 109:11	data	84:19	description
crack	17:9 22:12,20 23:3,9	degree	12:3 54:21 61:14 95:14
36:4	23:19,21 24:4,10	48:22 108:21 109:2,8	design
Crain	32:15,17 33:3,9,14	109:16 110:8	28:8 30:3,3,13 31:12
	35:17 46:14 59:9,10		
			1

	l	1	l
32:9 33:15,18,18,19	63:12,14 87:4,4 89:13	18:18 79:2,13 80:22	doubling
42:4,6,9 43:19,21	92:13 94:4 108:4	discusses	58:8
44:6 51:20 63:4	109:2	68:19	down
72:22 96:3	differing	discussing	29:6 33:17 46:11 48:12
designed	58:13	47:13	53:14 57:7
28:12 30:17 52:4	Difficult	discussion	dozen
designer	101:3	11:22 62:18	47:8,9 88:8,19
43:5 99:20	difficulties	dispersed	drain
designers	80:2	23:5 28:14	16:19,20
43:21 44:3	diffused	display	drive
designing	29:2	14:5 18:2 23:1,4 24:9	3:14 12:6 13:18 25:12
29:15 31:2 32:5	digit	24:12 29:22 31:12	27:22 28:2 35:1 51:5
designs	30:10	34:17 36:2 38:19	52:12,13,14,19 59:2
51:1	digital	41:7 45:14 47:12,14	60:7 72:20 85:17,18
detail	32:15,17 33:2,8 104:1	51:11,17 52:20 59:11	96:18 101:7,21 102:1
18:18 104:9	104:5,11 105:5,7,9,18	60:8,11 62:6,7 64:10	104:18
deteriorates	105:22	64:11 74:4 81:5	driven
62:22	digits	84:15 87:10,14 94:2	14:15 59:15 81:11
determination	29:19	displayed	driver
100:4	dimension	62:21	12:5 13:14,15,18 17:2
determinations	34:16 49:10,11 84:11	displaying	17:6,7,9,9,10,13,14
43:14	84:12	13:22 14:5 18:1,2 23:2	17:15,16 18:11,16,17
determine	dimensions	24:9 78:1 87:11	18:21,21 19:4,6,14,19
64:2	34:11 59:21	105:8	20:14,19 21:2,3,5
develop	dimple	displays	22:12,12,13,20,20,20
36:9	30:1	13:22 14:7 24:19 29:9	23:3,3,9,9,20,20,21
developed	dimples	29:14 41:5 47:10,22	23:22 24:3,4,10 28:19
31:7	29:5,6	49:4 51:10 53:20	30:6,6 31:6 32:9,14
developments	direct	54:16 61:20,21 78:6	32:18 33:3,14 34:2,12
110:15	6:21	79:17,21 83:13	34:15,20,21,22 35:5
deviate	directed	distance	42:10,11 45:9,16,17
74:21	79:16	20:8,12 21:1	45:20 46:21 47:4
device	disagree	document	50:3,7 51:6,9,13
17:13 26:5	70:18 72:13 73:21	55:16,18,20 64:19 65:2	52:13,20 53:10 54:5
devices	88:22	65:4,7,15	57:14 58:4,11,14,18
110:14	disclose	documented	59:16,22 60:15,21
diagonal	68:13 78:21 92:18	69:17	62:1,16,19 63:11 64:2
47:18 48:1,13 57:21	103:12	documents	64:6 66:2,3,6 68:17
79:21	disclosed	8:5 9:16 26:14,21	68:19 69:16,18 70:8
difference	86:10 92:12	doing	70:10,13,17,17,22
16:15 22:19	discloses	19:19 93:10	72:8,9,9,10,13,15,20
different	76:13 80:17	done	72:21 73:8,19 74:5,14
12:12 18:22 22:11 24:6	disclosure	33:1 43:3	75:6,11,12,18 76:14
29:21 37:14,15,16	94:4	dotted	78:14,22 79:4 81:18
38:4,5 41:7,8,8 46:3	discrete	111:1	97:10 102:15 103:2
46:14,14 48:16 54:20	19:3 26:9,12 34:6 53:9	double	103:16 104:8,9
58:9,9,10,11 59:20	discussed	92:15	110:18
		1	

Deposition of Michael J. Marentic Conducted on November 11, 2015

dutuona	aggingt	alaa	aguivalant
arivers		else 9.2 12.5 7 71.20 72.5	equivalent
11:20,22 12:1,0,14	15:15	8:5 15:5,7 71:20 72:5	17:10 24:11 108:22
15:11,11,12,12 18:15	easily	111.11	109:10,13 110:1,3,7,8
19:3 20:16 22:17	74:2 79:20		
23:19 28:8,10,11,12	easy	elsewhere	41:0
29:14,15 30:6,10,11	36:4	63:7	errors
30:13,15 31:4,6,15	Ebenstein	embodiment	11:15,18
32:6 33:9 51:18	2:5 3:5 113:20	91:3,5 94:1,5	especially
53:19 60:9,9,16,21	economical	embodiments	35:21 57:8,12 61:22
61:17,18 63:16,19,20	45:6	27:11 91:4 94:4	ESQUIRE
70:3,5,6,6,16,20	economically	emergency	3:3,4,12
71:15,22 72:8,16 73:9	35:7	111:20	estimation
73:11,14,20 74:2,5	edge	EMI	22:21
75:1,9,21,22 76:10	35:3,16 37:6 40:18	61:13 62:10	etched
78:13 80:15,21 81:8	44:18 58:12,14 70:10	emit	28:21
81:17,20 85:16,18	72:16 73:9,11 74:3,6	24:12	even
86:10 87:21,22 88:5,5	110:19	employed	54:22 63:19 76:21
104:21 110:22 111:6	edges	114:3	106:6
drives	35:15,16	encountered	even/odd
49:13,19,22	EE	80:2	76:12 78:4 85:15,21
driving	110:8	energized	ever
36:3 50:15,17 51:13,14	eight	96:9	22:17 32:8
59:14,16 60:22 77:5,9	81:14 91:4 94:4	engagements	every
77:10 92:13 99:17	either	7:19	85:17,18
dulv	89:5	engineer	everything
5:3 113:9	electrical	109:9	13:7 33:17 42:2 65:21
during	20:16 43:7.8 49:12.19	engineering	66:9 68:13 73:5
15:12 22:7 54:12 99:7	49:21 60:18 108:21	33:21 108:22 109:11	92:20
DVD	109:9.11.15 110:7	109:16 110:7	evolving
79:18	electrodes	engineers	45:20 46:2.9.9
dve	15.2	28.12.30.19.33.10.80.3	exactly
28.18 29.5 30.3 37.5	electroluminescence	English	9.7 71.10 84.21
37.19 43.8 44.17	23.6	95.13	examination
37.19 13.0 11.17	electromagnetic	enhancement	4.2 5.6 6.21
E	61·13 14 19 62·5 17	31.5 86.17	evamine
Ē	FLECTRONICS	enough	53.14
3:1.1 4:1.5 5:1.1 31:11	1.5 7	37.22 100.8	evenined
ear	alactrophoratic	57.22 109.0	5.A
67.11	31.12	$06.11 \ 105.13 \ 14$	J.4
earlier	olomont	90.11 105.13,14	81.12 110.1 2
9.22 21.19 22.11 36.22	40.12 10 01.0 10 12 14		01.13 110.1,3
41.5 43.4 45.8 50.7	49.13,19 91.9,10,12,14	83.2 antino	7.2 50.17 107.22
52.12 57.10 68.12	91:17 92:3 90:14,21	enure 7.11 65.4 7	7.2 39:17 107:22
70.2 82.5 80.18	9/:199:10	/:11 05:4,/	
17.2 02.3 07.10	elements	environment	43:4
Cally 7.16 17.17 51.2	95:18 96:17	30:5	excuse
7.10 47.17 31:3	eliminate	equals	9:9,22 31:10 59:8
26.10.02.1	80:9	50:10	77:12
50.10 95.1			

Exhibit	109:11	92:4,5,21 93:5 94:13	flowing
4:8,11,17 55:11,15,19	facility	94:22 95:2,2,5,5,17	49:5
64:15,16 67:8 82:10	85:3	95:22 96:13 98:5	fluid
82:11,20 90:5 95:3	fact	103:22 104:4 105:21	29:3
existing	54:18 93:11 106:5	106:4,8 110:22	fluidic
51:19 63:15	factories	figures	28:19
expanded	24:6 31:8 33:6 35:8	74:7 93:4	focus
86:21 95:6	41:8	filed	65:11 98:6
expectation	factors	8:15,16,17 9:17 10:10	focused
87:1,8	14:14 63:12,14	filing	109:12
expecting	factory	9:7 83:3 110:13	follow
32:20,21	30:19 41:4 45:7 49:3,3	film	52:16
expensive	49:8 54:4,19 63:15	23:6 37:13 76:20	following
48:2	factory's	filter	107:22
experience	49:1	87:4	follows
23:17 24:2 30:13,15	failed	final	5:5
35:11 47:21 81:10	41:10 43:2,2	44:4 51:11 54:4 73:18	form
93:17 108:22 109:3,9	failure	112:2	8:20 9:11,18 11:4
109:10,14,17 110:2,6	38:16 43:20	financially	12:10 13:20 14:10,21
expires	failures	114:5	15:9 16:5,17,22 17:8
114:13	36:9	find	20:2,10 21:6,12 22:22
explain	fairly	11:18 78:11 82:3,6,16	24:5 25:13 26:2,16
68:3	54:16 91:20	90:18	28:1 32:2,10,16 34:3
explanation	familiar	fine	38:12 40:10 41:1,14
63:3	5:11 21:15 25:10 38:15	68:10 94:16	41:21 42:7 43:12,17
extend	55:16 64:20 82:15	finish	44:1,8 45:1,19 46:18
69:18 81:20	family	15:10 89:14	48:21 49:15 50:2,18
extends	47:19 79:18	finished	51:16 52:21 53:6,17
69:16	far	69:8	53:21 54:14 56:6
extent	52:8 99:17	first	57:18 58:5,16 60:2,17
9:1 80:19	faster	5:3 9:10 10:9 13:12	65:20 66:8,15,22
extra	78:11	42:1 53:22 54:9	67:20 69:22 70:14
27:11 50:15,16 59:4,7	fault	74:20 76:17,19,22	71:1,18 72:3 73:4,12
62:16 75:4 81:5,8,11	38:16	80:14 82:22 88:12	73:17 74:8 75:3 76:2
81:11	feel	98:6,12 100:15 102:2	77:21 78:18 79:1
eyeballs	74:19,19	108:19	82:2 83:9 84:6,20
55:2	felt	fit	85:13 86:7,14 88:2,7
eyes	11:9	49:3	90:3 91:19 92:9 93:8
24:21	few	five	93:20 94:14 96:2,6
	35:11 37:1 47:7,18	55:10 57:7 109:17	97:14 98:1,17 99:1,15
F	81:1	111:10	99:22 100:11,19
fab	field	flat	101:9,18 102:20
46:4 51:21	109:16 110:14	61:20	103:19 104:3,7,13
fabrication	fifth	flexible	105:2,6,11 106:2,9,14
37:6 46:13 49:6 50:20	68:18	29:10 44:17,18	107:2,9 108:8 109:13
face	figure	flow	formal
32:20	78:11 90:9,10 91:6	44:4	94:17
facets			
	1	1	1

£	100.15	6.12 12.10 20 16 22 0	
Iormat	109:15	0:13 13:10 30:16 33:9	guess
<u>59:11</u>	gamut	36:13,16 43:9,10 55:5	54:22
formed	87:6	55:14 57:11 60:6	Guide
15:12	gap	61:6 88:14,16 93:10	6:17
forming	63:7	96:14 102:5,12	g-a-t-d
15:13	gate	gold	13:3
forth	11:20,22 12:1,5,13	37:11 40:4	U
113:9	13:2,11 15:16 17:3	gone	
found	30:6,9 31:3,20,22	52:9	H
56:4	49:13,19,22 50:17	good	4:5
foundation	58:20 60:7,9,19 61:18	5:8,9,10 36:14,17 53:2	
16:18 17:1 20:11 41:15	68:17,19 70:5 74:11	53:8,13 61:1 67:22	3:4
41:22 71:2,3	78:4 80:15,21 81:13	87:1,6 102:6 104:9	
four	87:21 88:5 97:10,15	GOWDEY	102:6
35:1	99:2 100:14,17,17,22	3:13	hand
fragile	101:6,7,10,12 104:21	go-between	55:14 61:6 114:8
35:21	gates	30:18 31:11	handling
frame	12:6 81:15 97:16	grade	46:14
16:13 21:4 33:22 35:4	general	18:4	hang
35:12 40:1 53:4	110:5	gradual	88:8
54:12 83:10 84:17	generally	62:22	happen
85:5	12:17 13:13 19:8 23:11	graphic	51:12 52:18 53:16
free	43:13 45:17 47:2	26:20	happens
65:15	61:12 62:5 103:15	graphics	25:21
frequencies	generate	31:18	harassing
61:18	17:11 109:20	gray	88:21
frequency	generated	14:5 18:14 53:3	hard
100:2	24:18	graying	62:20
frequently	generically	54:21	hazard
20:7 23:4 50:22	37:16	green	54:22
Friday	getting	111:5	head
112:2	83:13	Greensboro	20:13 21:9
full	give	3:14	heard
6:4 14:6,6,16,16	6:4,10 51:3 82:7	Greer	23:2 25:4 28:2
function	given	56:16	hearing
54:1,11	7:1,2,18 49:3 113:12	ground	7:9
functioning	glass	61:16 65:18 66:13,19	heat
38:18	34:6 37:2 39:20 49:1,2	69:1 71:7 72:2 89:22	38:22 45:4
further	49:4,10 74:3 75:7	grounds	heated
7:18,19 52:10 62:2	g 0	76:6	38:15
113:14,18 114:1	9:5 35:9 55:9 61:7,18	group	held
future	71:12 76:11 89:1,16	30:3 31:12 76:19.22	2:1 25:19 29:3 99:5
75:12	92:19 97:1 111:14	83:21	101:12
	goes	groups	Helge
G	14:13 49:2 77:1 99:4	76:10,13,13.15	3:12 4:3 5:7 21:13,16
G	101:12 105:12	grow	21:21 22:3 36:18,20
5:1	going	59:3	36:21 55:6 61:1,4,5
gaining	0 ·0	· · · · ·	71:3,7 76:4 88:12,22
		l	

	1 .		
89:2,4,8 102:8,10,11	hypothetical	105:8	62:5 87:5 94:3
111:9,12,14,21 112:1	45:9 52:1,8,16,22 53:5	images	increasing
112:5		79:17 86:20	57:19
help	I	imaginary	increments
80:8 93:14 96:9,10	IBM	107:13	18:3,5,7
109:21	34:19	impedence	independent
hence	IC	50:12 52:6 99:16,21	48:22
50:11	17:17 18:17 19:10,13	100:2,9,10,16,20	individual
here	24:7 30:3 31:22 32:1	101:4	36:11
5:21 25:8 34:9 39:18	32:18 34:2,22 35:5,19	implement	individuals
64:15 80:22 82:3	36:3,12 37:5 38:10,15	67:22 73:10	56:15
100:6.15 106:6.20	39:1 40:8,13,18 42:11	implementing	industry
107:20	42:15,15,20 43:2,5,5	12:6	51:8 54:18 79:3.21
hereby	43:6,10 45:9,11,16	implication	80.3
113.5	46:21 47:4 50:7 51:9	82.19	infinite
hereinhefore	51:14 52:4,20 59:2,13	importance	18.12 105.15
113.9	59:16 60:15 63:11	64·5	information
hereunto	72:10 78:14.14	important	31.10
114.9	ICs	40.22 41.2	inhoronov
114.0 high	21:5 28:19 31:2.6.20	40.22 41.2	106.21 22 107.3
25.14 20 42.20 45.12	31.20 34.12 15 20 21	57.20	100.21,22 107.3
<i>1</i> 8.2 8 <i>1</i> .18 87.0	35.9 13 13 36.5 11	improving	24.10
40.3 04.10 07.9	45.17 20 46.19 51.6	1111proving	54.19 Ink
100.9	57.14 58.4 7 9 9 11	45.10	21.11
nigner 26.8 (1.15 04.2	58.14 59.4 5 7 60.1		31.11 Turn anna 4° ann
30:8 01:15 94:2	62.1 8 16 19 66.2 3 6	88:17 89:10	1,12,2,11,5,15
ninted	60.18 70.0 13 74.15		1:13 3:11 5:15
43:4	75.18 77.5 0 10 78.5	1:9	input
Hitachi	75.1077.5,9,1078.5 81.511	inch	13:17 46:14 50:10
30:17,22 31:1,14 32:4	61.J,11 ideal	47:18 48:1	53:10 96:20 99:8,17
32:7,17 45:15		inches	101:2 102:16 103:3
hold	41:5	48:14 84:5	105:4
16:4 25:12,16,17,22		include	inputs
26:5,13,21 27:6,16,21	90:18	14:20 40:20 96:1 99:20	37:7
27:21 28:2 92:15	identical	100:6	insert
98:2,12 103:11 104:9	42:3	included	29:6
holding	identification	95:22	instance
15:12	55:12 64:17 82:12	includes	14:17 23:12 34:22
hooked	identified	42:14 86:18 91:12	47:20 68:16 76:9
36:6 53:22	98:13	including	109:19
hooking	identifying	67:10 98:13	instead
80:7	110:22 111:7	incorporate	106:11
horizontal	П	54:7	institute
35:3	47:16	increase	66:13 67:19 72:2
hour	ill-defined	38:22 49:7 62:15 74:3	instituted
36:14 102:6	84:1	79:19 80:1,12	65:14,19 69:2
hundred	image	increased	instruct
35:12 47:7	54:11 96:10	47:2 57:14 59:12 62:2	22:1
	imagery		
1	1		1

insufficient	inverted	95.5 9 11	lack
52.19	50.11	Ioh	61·16
insulated	inverter	1.20	language
76:11.16	97.7	Iune	19.8 22.9
insurance	inverting	114·14	large
75.5 8 17	50.12	UING	23.1 33.7 35.9 45.11
integrated	invested	3.4	47.9 11 48.10
11.20 22 12.1 5 13	38.18	J.T instice	17.9,11 40.10
17.14 15 17 10.3 6	jo.10	55.3	13.21 21 24.0 A8.8
20.4 6 23.22 32.3	21·10	55.5	62.6 63.20 78.1 6
68.17 10 75.6	investigated	K	70.16 21 81.5 83.13
integrity	21.16	Kamizono	04·2
32.12	invostmont	8:8 11:21 12:1.4.4	94.2 Jorgost
jz.iz		65:10.18 66:2.6.11	83.11.22
52:10	J1.11 involved	68.1 8 14 18 69.13 16	03.11,22
J2.10	28.7.22.5	69.18 20 70.8 12 19	24.11
1.15	20.7 52.5	70.21 71.8 11 15 21	J4.11
4:13		72.5 15 73.3 8 16 22	ast
	9:1	74.6 14 75.2 6 17	0.8,14,13 /:19 8:11
24:10	51.10	76.1 77.4 9 12 15 18	10:1,0,8 11:3 28:3
24:4 74:0	51:19 IDDa	77.20 78.4 7 10 11 12	59:2 41:10 00:0 01:7
34:4 74:9	1PKS 0.16	78.13 21 80.14 81.3 9	04:21 05:1 08:5
	9:10 IDD 2015 00012	81.19 87.20 21 88.4	106:20
114:5	IPR2015-00913	89.5 90.2	late
(1,12) (2,17)	5:15	Kamizono's	9:22 38:17 42:1 03:5
		74.7	Tater
	33:10	keen	100.17
103:13	5.14.21.10	36.16.88.9	
s.22	5:14 21:10	kind	
8:22	11.19	28.10 29.9 43.10 59.12	
	41:18	81.16 84.1 92.15	
15:17	nem 02:20 02:2 04:10	111.21	84:14 Jawan
	92:20 93:2 94:19	knew	1ayer 75.5
JJ:13		47.6	75:5 LC
	82:14	know	LC 15:21 24:12 52:11
involid	15.2	20.19 33.13 22 39.8	13:21 24:12 32:11 LCD
69.2 75.14	15.2	47.5 51.4 56.12 16	LCD 12.12 14.20 19.1 22.9
00.2 /J.14	J	69.8 81.22 82.4	13.13 14.20 18.1 23.8
	<u> </u>	88.12 90.13 91.16	24:12 23:3 30:14
75.0	1.16 2.1 4.2 13 5.2	94.7 99.16 104.17	34.11 42.4,10,10,11 42.20 45.14 49.16
67:10	112.14 113.8 19	knowledge	42.20 45.14 46.10
07.10	IACKSON	45·10	54.5 58.10 64.8
68.7 04.20	3.13	known	J4.J J0.19 04:8 70.10 74.4 92.9
00.7 94.20	Iames	41.12.18.20.42.20	10.19 14.4 00.0 04.15 10 05.5 11 06.5
56:0 12	6.6		04.13,19 03:3,11 00:3
JU.9,12	Ianan	L	105:15,14 109:12
niverse 06.15	30.19	lab	110:5,14,19 LCDa
90:13	Jon 19	83:21	LUDS
	i innanaca		

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

		l	
marriage	22:12 31:14 38:4 40:3	modify	48:4,14 66:2,3 69:18
114:2	41:5 44:10 54:9 84:3	51:19 73:2 78:8	70:3,5,5,6,8,9,10,15
mass	merged	modifying	70:20 71:22 72:16
85:1	51:22	89:5	73:9,11,13,2074:2,5
match	method	modulate	74:14,17 75:18 77:5,9
14:12	25:16 28:18 39:19 41:9	24:17	77:10 78:5,13,14
matching	44:10,12,15 45:5	modulates	80:15,21,21 81:17,18
58:17 63:11	69:17 92:16 104:18	24:20	N
material	methodologies	modules	
12:11 15:1,5,21 30:1	11:2,10	54:5	IN 2.1 4.1 1 5.1
33:5 39:10 40:17,19	methods	molecules	5:1 4:1,1 5:1
materials	37:9,14 43:15 46:14	24:12 25:1	name
39:11 40:20	Michael	moment	6:4 39:17
matrix	1:16 2:1 4:2,13 5:2 6:6	17:6	names
24:10 30:14 51:21	112:14 113:8,19	money	54:20
53:10 62:14 64:4	middle	38:17	Nancy
74:4 79:16 81:6,21	35:18 83:2	monitor	1:22 2:13 113:3
92:8	might	54:7 86:3 87:18	NAND
matter	35:9 45:12 51:21 58:9	monitors	81:13,14
75:13 114:6	60:4 63:2 93:18	83:14 87:7	narrowed
maximum	99:20 103:21 111:22	monolithic	50:9
34:1 83:8	million	17:14 19:18 37:4	Navy
McLean	29:8	month	109:6,6
3:15	mind	6:8 9:14,22 10:1 28:5	near
mean	43:22 44:7	Moreover	56:10
19:3,4,15 20:22 25:17	minimum	79:13	necessarily
31:9,16 49:9 62:13	81:1,19	morning	58:3
68:14 79:15 108:11	minute	5:8,9,21 19:22	necessary
108:13 110:16	29:8	mother	53:3 63:21,22 73:6
meaning	minutes	49:1,4	need
18:17,17 19:1 30:9	55:10 61:8 111:10	motherboard	14:4 33:13 34:15 35:1
means	missing	31:18	35:12 41:4 42:14,19
20:19 21:1 26:17 61:16	65:17	motivation	42:22 47:21 50:14,16
72:8,9 79:4 85:9	misspelling	79:14,15 81:4	52:11 58:11 59:2,7
104:11	13:2	mount	60:16 64:6 71:11
meant	Mobara	66:3 110:18	72:19 73:15 74:20,21
78:22	30:19	mounted	75:2,22 79:19 80:10
measured	model	34:6 36:3	81:11 93:15 99:13
20:9	100:1	move	101:4 107:13 109:10
meet	modeled	89:15	109:16,19 111:22
33:20 45:21,21 48:12	26:13,17 50:19 101:5	moved	needed
63:9	modes	33:6	29:19 47:22 80:13
meets	43:20	moving	81:13
43:6	modification	105:8	needs
memorized	69:11,14,19 78:16	multiple	14:11 70:2
74:18	modified	19:5 20:5 30:4 34:12	negative
mentioned	70:2 78:20	34:15 37:20 42:22	106:11
			nematic
	-	-	-

23.6	91.21	107.4	onen
never	numbers	obviousness	88:14
55:2	53:9 85:6 95:7	65:10 67:11	operating
new	numeral	obviousness-based	86:16 87:12
1:17.17 2:7.7.15 3:7.7	90:11.13	67:15	opinion
42:15 51:9 113:5		Occasionally	27.20 80.22 94.17
114.18	0	22.18 50.11 12	108.9 11
night	0	occur	opinions
10:8	4:1 5:1	38:16	5:19.22 107:8 108:4
noise	object	occurred	opposing
61.19	85:2	113.19	35.16
non-inverting	objection	October	opposite
92·2	8:20 9:11,18 11:4	7.16.16.10.16	29.4 44.19
normal	12:10 13:20 14:10,21	odd	ontical
59:13 62:15	15:6,9 16:5,17,22	76:21	29:20
Notary	17:8 20:2,10 21:6,12	OEM	ontimal
$2.14\ 112.20\ 113.1\ 4$	22:22 24:5 25:6,13	45.22.46.1 51.10 54.6	49.5 8 9
114.17	26:2,16 28:1 32:2,10	64.10.13	ontions
notebook	32:16 34:3 38:12	offering	63.5
35:21 54:7 63:16 84:5	39:5 40:10,15 41:1,14	6:20	orange
86:3.8.12.15 87:9.10	41:21 42:7 43:12,17	office	111:4
87:14	44:1,8 45:1,19 46:18	1:1 6:17 86:17	order
notebooks	48:21 49:15 50:2,18	offices	7:4 46:16 60:7
83:11.12 87:2.3	51:16 52:21 53:6,17	2:2 113:19	ordinary
noted	53:21 54:14 56:6,13	okav	41:12.17 72:17 74:1
112:7	56:19 57:18 58:5,16	7:14 61:9 68:10 69:9	81:7 108:14.16.20
noteworthy	60:2,17 65:20 66:8,15	91:2.2 98:9.10	110:17
65:22	66:22 67:20 69:22	old	organic
November	70:14 71:1,4,18 72:3	83:14	28:13
1:18 113:20 114:9	73:4,12,17 74:8 75:3	once	organization
nth	76:2 77:21 78:9,18	6:18 42:15	12:16
76:22	79:1 82:2 83:9 84:6	one	original
number	84:20 85:13 86:7,14	18:12 20:5 22:3 24:2,7	59:6 111:4
14:22 18:13 20:16 21:8	88:2,7 90:3,15 91:18	29:22 31:2,7 35:15	other
29:7,8,9 34:1,8,21	92:9 93:8,20 94:14	38:6 41:5 46:20	9:16 11:12 12:21 18:14
35:10 39:7,8,18 46:20	96:2,6 97:14 98:1,17	47:15 54:18 57:20	22:15 23:4 24:3,7
47:3 48:1,17,19 49:5	99:1,15,22 100:11,19	60:3,3,15 62:14 66:17	31:4 39:19 46:1 50:4
57:13 58:1,1,4,7,10	101:9,18 102:20	69:15 70:17 73:22	51:18 54:2 63:8
58:11,14,15 59:8,8,10	103:19 104:3,7,13	80:6,7 81:9,18 87:15	64:10,10 69:10 76:6
59:13,15,22 60:14	105:2,6,11 106:2,9,14	91:5,13 94:5,6 107:14	76:11,16,17 80:17
62:1,6,7 70:13 71:15	107:2,9 108:8 109:13	110:20	83:19 85:18 107:14
74:12 75:1,9,20,22	objectionable	ones	111:9
80:4 85:9,10 86:2,4	76:5	39:22	others
87:21 88:5 91:13	objections	onset	27:9 68:8
92:12,17 101:3	103:6	33:17	otherwise
103:13 105:15	obvious	on/off	114:5
numbering	13:3 19:10 68:2,5,7	14:4	outcome
	69:17 72:17 81:2,8,16		

114:5	95:4 110:10.20.21	4:15	108:6
outlining	Pages	particular	period
51.8	1.21 4.19	49.1 7 50.14 51.18	34.18 36.8 83.7
output	nair	86.22.96.8	person
14.11 11 17.3 11 12 16	55.2	narties	22.3 41.12 16 72.17
17.18 18.8 9 11 17	nanel	114.2 4	81.7 108.15 20
19.4 5 11 12 13 15 18	13.13 14.20 15.15	narts	109.19 110.17
19:19:20:13:21:2	35.19 36.6 6 11 37.7	33.18	netition
24.1 30.4 34.21	37.19 21 40.19 43.19	narty	4·14 8·9 12 19 9·6 9
35.10 45.0 46.20	A3·21 AA·3 18 20	113.1 <i>A</i>	Patitioners
A7:3 50:3 7 7 10 12	45:21 50:16 51:12	nassad	1.10.3.2
50.21 52.6 6 58.17	52.4 11 53.16 10 50.2	20·3 68·0	Philins
72.10 02.1 07.8 11 15	50.3 6 60.11 61.20	29.5 00.9	31.27131432.47
72.10 92.1 97.8,11,13	62:20 63:11 18 64:2 3	24.17	33.2 5 6 45.15
100.14 17 20 102.16	70.11 72.16 72.0 11	24.17	nhotolithographia
$100.14,17,20\ 102.10$ $102.17\ 102.2\ 4$	70.11 72.10 73.9,11	25.2	
102.17 105.5,4	85.8 84.4,19 85.10,11	23.2	45.1
17.20 20.5 8 14 21.2	80.3,8,9,12,13,13	1.1.2.8.14.2.10.4.0.16	A A A A A B A B A B B B B B B B B B B
17.20 20.3,8,14 21.5	20.14 24.11 45.14	5.6 11 14 10 6.17 9.7	43.7 40.0 49.10,11
33:1,3,12,14 30:4	30:14 34:11 43:14 49:16 50:20 22 95:6	5:0,11,14,19 0:17 8:7	37:21 38:0 39:21 62:12 80:12
3/:/ 58:10,15 /0:8,10	48:10 59:20,22 85:0	10:1,10,20 17:10	62:13 80:12
/2:21 /8:15 81:19	paragrapn	22:10 23:18,18 20:19	
97:1	6:14,18 /:8,9 5 /:1 60:5	61:12 64:22 65:13	80:1
	61:11,15,21 6/:3,6,13	66:20 //:3 /8:2	picture
9:18 26:3 42:8 61:11	67:14 68:16,21 69:4	80:19 81:2 85:14	104:16,17
90:16 91:18 92:10	79:8,10 82:9 89:17,19	107:21 110:14	pitch
93:9,20 102:20	91:2 93:12 10/:16,17	patents	20:9,15,17,19 21:5
104:16,17 106:2	108:17,19 110:9,10	18:19	22:7,8
overcome	paragraphs	path	pixel
80:4	12:12 69:10 90:19 91:1	12:13 68:17	14:9 15:11 16:19 24:20
overcoming	parallel	Patrick	25:22 26:1,8 34:11,16
78:3	15:14 16:14 17:4 26:4	56:16	48:9 52:18 84:11
Owner	76:17 102:16 103:3	peculiar	92:17 93:7,19 94:2,13
1:14 3:10 5:6 80:20	parameter	73:19 110:4	pixels
D	20:14	Pending	48:1,11,17,19 58:1,1
	paramount	27:3 39:4 46:12	85:22
P	64:4	people	place
3:1,1 5:1	parasitic	35:8 43:14 110:18	54:18
раскаде	15:14,17 62:9 101:3	percent	placed
34:6	109:21	107:14	35:2
packaging	parasitics	perfect	plasma
44:16	26:11	42:3 87:16	23:5 79:20 80:11
pad	Park	perform	playback
21:2 37:21	2:6 3:6	46:16,19	79:18
page	part	performance	please
4:2,7 56:10,22 57:1	17:12 27:5 39:17 42:5	45:13 51:11 59:19	6:5 9:5 15:9 22:4,6
65:1 77:14 79:9	53:12	62:21 73:1 87:13	56:22 66:16 79:9
82:20 83:2 90:5,9,19	Partes	performing	110:20
90:22 93:5 94:22			
	1	1	

nhua	02.14 05.1	-	marida
piug	85:14 85:1	process	provide
109:20	preparation 8.6.0.15 10.12 16 20	15:12 38:17 40:20 43:1	13:10 31:14 03:18 00:0
	8:0 9:13 10:12,10,20	49:6 34:2 99:7	90:3 102:17 103:4
	11:10 21:17,22 48:7	AG2 4 12	108:5
for the form	35:21 36:2 65:8	40:3,4,13	5 .19 5 2.14 10 5 6.9
60:9,10 00:0		processing	5:18 52:14,19 50:8
plural/singular	8:18	28:21	60:15 101:15
12:1	prepared	processor	providing
point	8:21	31:18 86:18	107:6 108:9
11:19 20:3 25:19 32:15	preparing	produced	
38:14 41:3 88:21,21	7:22 21:11 56:5	29:13	2:14 112:20 113:1,4
102:22	present	producing	114:17
polarized	17:11,16 20:4 26:11	29:15	Publication
24:16	101:20	product	4:10
polymer	presentation	44:4 45:6 48:2 63:2,5	pull
23:5 28:14	86:18	83:20	36:10
polyphase	presented	productivity	pulled
92:14	17:2,21 64:6 66:20	86:17	33:5
popular	96:11	products	purple
84:8	presenting	46:1	111:4
port	52:2 90:1	professional	purpose
20:3	pressed	27:20 93:17 113:4	6:2 13:14,15 94:12
portion	37:19	profile	96:5 102:15 103:2,16
57:12 65:11 69:11	pressure	38:8	purposes
portions	38:7	program	7:2 17:10 18:15
54:2	pretty	86:18 87:12	Pursuant
position	52:8	prohibitions	2:13
99:19	prevalent	7:10	pursue
positive	47:15	project	68:7
106:10	Previously	33:10,13 86:19	put
possible	4:8,11,17 55:11 64:16	projects	39:10 40:18 64:12
35:4,6 53:3 54:11	82:11	33:4,7,12	70:10 72:15 74:2,5
possibly	price	proof	100:4
63:19	49:7 64:11 85:2	107:8	putting
potential	principally	propagation	45:13 52:5
16:15	65:9 83:11	62:3	pyramid
power	prior	properly	29:1,2,4
35:17 62:4	9:6 50:19 61:8 65:14	38:19 54:1,11	p.m
practice	65:22 79:5 81:9	properties	113:21
6:17 33:21	priority	37:16 38:4,5,6,9 39:9	
precise	81:22 82:15,18	40:12,21	Q
74:20 82:6	privilege	proposing	quad
precisely	7:3	52:5 69:12,19 78:16	81:13,14
79:4 84:7	privileged	prospective	question
preliminary	9:2,4	29:18	9:3 11:7,9 21:13 22:6
51:7	probably	prototype	27:3 32:6,19 35:7
premium	61:1 109:14	51:10	39:3,4 43:4 46:6,8,12
=			53:2,8,18 65:16 66:11
	I	1	1

	I		l			
67:2 82:18 83:22	reason	80:16,16,20 82:1,4,7	16,20 82:1,4,7 77:20			
88:8,14,15,19 89:8,12	6:9 70:18 71:14	82:16,21 83:1 85:21	relied			
89:20 93:2 100:21	reasons	90:1,6,11,13,14 91:10	12:3 75:6			
questioning	79:13	91:16 95:15 102:22	relies			
67:9	reattach	103:10,13,14,22	11:21			
questions	36:12	104:4,20 106:6,13,18	rely			
7:6 62:11 111:9,15	recall	107:1	73:8 77:8			
quickly	7:7 13:4 25:8,11 27:9	references	relying			
29:5	27:14 34:13 56:4	12:2 78:1 79:14	66:5 70:12 72:5 77:11			
quick-turn	84:7,17,21	referred	77:12,15 78:7,10,21			
33:7	receive	27:16 91:14 93:5	87:20 88:4 91:6			
quite	98:21	referring	95:13 106:7,12,21			
80:22	recent	19:22 67:3 89:19	remember			
	13:1	refers	7:9 28:5 29:8 30:11			
<u> </u>	recently	23:20 91:10 92:3	removal			
R	11:1	reflected	40:7			
3:1 5:1	recess	52:7	removed			
ramp	36:19 61:3 102:9	regarding	38:10,16 39:1 40:13			
25:4 83:19	111:13	6:22	reorganize			
range	reciprocal	Regardless	12:11			
14:11 33:4 51:1 54:3	51:5	34:7	repair			
64:13	recognize	region	38:11,16 43:19			
rather	56:14	26:8 52:18 93:7,19	repaired			
38:19,22 69:14 94:18	recollection	94:13	36:10 41:7			
95:2	33:8 82:5	register	repairing			
ratio	record	96:20.22 97:1	41:10			
35:14,20 48:12,13	6:5.15 36:18.20 61:2.4	Registered	repeat			
reach	88:18 95:1 102:8.10	113:4	49:17			
73:16	111:12.14 112:5	relate	replace			
reaches	113:12	57:21 78:2	42:15.19 43:10			
24:21	rectangular	related	replaced			
reaching	28:17	114:1	38:10:40:14			
107:8	red	relates	report			
read	111:4	49:1 75:9.11	27:5 95:4			
6:13,14 7:7 27:1,3 39:2	reduce	relative	reported			
39:4 46:6,12 57:12,15	96.9	100.12.13.104.19	1.22.33.11			
60:6 61:10,22 65:4,7	reduction	relevance	Reporter			
69:7,9 91:2 92:11	61.12	9.12.21.7.25.6.14	111.17 113.1 3 4			
93:22 94:8,9 95:7,11	refer	38.13 39.5 40.11 15	represent			
102:12,22 108:1	17.15 16 27.5 57.22	41.22 42.8 43.18	96.17			
reading	76.8 91.3 96.21	44.2 45.2 53.7 56.7	representations			
76:15	reference	56:13.19 90.15 92.10	26:20			
reads	8.8 25.15 27.4 10 18	relevant	represented			
6:18	56:4 65:15 67:8 14 16	20:13	113:15			
really	68.21 69.12 20 70.1 2	reliably	represents			
18:18 28:2 52:10 77:6	70.5 71.16 73.10	29.5	13.17 90.14			
85:2 87:1 92:17	75.2.76.13 78.8 17 19	reliance	require			
94:18.20 104:20	15.2 10.15 10.0,11,17		require			
	1					

IPR2015-00887 Exhibit 2006 132 of 272

			1		
14:7 58:3,7,9 85:16	8:11 10:9,15,19 11:1	8:11 10:9,15,19 11:1 RPR/CCR/CLR			
104:11	11:16 26:14,22 55:20	1:22	scan		
required	reviewing	rule	59:8 77:9 85:10		
58:15 61:18 68:18 70:3	10:12	67:21	scattered		
70:16	revised	ruled	26:10		
requirement	12:8	68:6	scenario		
28:16 33:15 76:9 86:22	rework	run	53:13		
109:4	40:21,22 41:2,11,18,19	28:20 49:8 109:21	scenarios		
requirements	41:19 42:1,5,13,14,22	running	45:4		
33:20 45:21,22 59:1	43:3,6,10,16,22 44:4	100:17	schematic		
62:19 63:10 64:7	44:22 45:6 66:4	rush	104:15 109:20		
requires	reworked	111:19	scheme		
45:6 63:12	38:20	R&D	104:10		
requisite	rid	33:5 83:21 85:3	school		
51:14 52:14	80:8		81:15		
research	right	S	schools		
33:6	5:16 13:8 14:9 22:13	S	109:7		
reserving	25:11 27:17 28:8	3:1,4 4:1,5 5:1 16:7	scientists		
112:2	30:21 33:15 41:13	SAIC	39:10		
resistance	42:6,17,21 43:22 47:6	45:12	scope		
61:15 62:9	47:8 48:11,17 49:10	same	9:19 21:7 25:7,14 39:6		
resistances	52:2.9.12 53:16 55:21	6:14 16:9 22:16 27:21	40:16 41:22 42:8		
50:21	56:2 58:15 59:4.12	45:4 48:17 59:5,13,16	43:18 44:2 45:1 53:7		
resolution	63:13.21 65:5 66:7	59:17,22 63:19 71:13	84:20 90:16 91:19		
73:18 84:13.15	69:21 71:14 73:3	74:17 84:22 85:10,12	92:10 93:9.21 102:21		
respect	75:10 78:8 79:6	86:1,4 88:19 93:5	106:3		
24:15	84:11 87:11 88:1.6	95:5 103:6	scratch		
respectively	89:22 90:22 92:4	sample	20:13		
76:19 77:1	94:8 95:15 98:16	25:15,17,19 27:6,16,21	screen		
rest	99:21 101:17 102:3	92:15 98:2,12 103:11	57:13.20.21.22 58:3.6		
87:13 89:15	105:1 108:4.12 112:2	104:9	58:8 62:1.12.12.13		
result	right-hand	sampled	80:12		
19.7 28.22	57.2.7.90.20	25:18 99:2	screens		
resulting	ring	sampling	48.8		
15:20	28.3	26:4 97:9,11 98:4 99:4	search		
retimed	risk	99:7	51.17 90.17		
31.19	45.10.11	satisfies	searching		
retrace	room	109:3	89·18		
25.4	47.19.21	sav	second		
reveal	Rothstein	17:18 18:3,5 24:22	15.11 76.18 22 77.14		
0.2	2.5 3.5 113.20	31:21 34:10 66:17	79.12 82.20 88.8		
revealing	roughly	74:17 80:14 92:2	98.7 102.2		
9·4	28.16	101:3 103:10 110:13	section		
∠ review	20.10 row	saving	32.18 50.6 04.21		
4.15 8.5 9 10.3 13.1	30.10 85.17	12:15 26:6 75:16	security		
56.1 65.12 1/ 112.2	rows	savs	20·11		
reviewed	76.21 80.7 85.15	28:7 63:17 106.6	27.11 500		
	10.21 00.7 03.13	scale	500		
		Scale			

5.10.0.(0.10.5(.0			104.22 105.2 5 7 0	
5:10 9:6,9,10 56:9	serial	SHOKTHAND	104:22 105:3,5,7,9	
57:4,9,11 60:5,12	102:16 103:3	113:1	signature	
07:0,8,12 08:1,4	series	snorting	05:2	
/4:21 //:11 /9:9	10:13 64:9 109:6	38:1	signed	
83:3 90:9,10,11,12	service	Should	65:5	
91:9,12,14 92:3 95:17	35:17 61:17	7:6 38:16 44:9 68:6	sincon	
95:19 97:17 107:17	set	/0:16 /3:6 /8:13	28:18 30:17,19 37:5	
107:20 110:10 111:11	18:14 40:19 113:9	90:18 96:4	38:15 44:16	
seeing	114:8	show	similar	
8:19	seventh	12:2,5,13 69:16 73:20	7:9 92:20	
seemed	91:5	/3:22 /4:14 /5:18	similarly	
12:3	several	82:9 104:1	58:19 /6:21	
seems	110:15	showing	simulation	
95:6	shaded	11:22 12:1 83:15 87:8	26:17,18	
seen	111:1	shown	simulations	
26:13,18,20	shall	27:570:1371:1675:21	109:22	
segment	6:21	80:18 85:3,20 106:6	since	
30:10	shape	106:13	7:16,16,19 10:10 11:7	
Sekido	28:22 29:4	shows	42:21 47:15 94:17,21	
61:10	share	65:21 66:2,9 68:16,17	single	
select	83:12	68:19 69:15 70:3,15	17:16 18:8 19:11,12,13	
91:4	Sharp	p 70:17,19 71:22 72:13		
selected	1:4,5,6 3:2 5:14 8:7	72:14 73:7,13 78:13	70:7	
52:3	11:22 12:5 25:15	92:16 93:6	Sir	
selection	27:4,10,18 55:15	shunt	59:20	
40:17	65:10,17,21 66:1,9,13	16:7,8	sit	
self-assembly	66:21 67:8,14,15 68:1	shutter	53:14	
28:19	68:8,13,17,21 69:12	25:1,3	site	
self-evident	69:15,20 70:1,2,4,7	side	92:17	
72:19	70:15,17 71:8,22 72:2	35:18 44:19 57:1,7	sitting	
semiconductor	72:13,14 73:2,5,7,10	58:20 60:6 83:3	25:8 34:9 94:15	
31:13 46:4,13	73:20,21 75:1,21,22	85:17 104:14 107:14	situation	
send	76:12 77:2,17 78:2,8	sign	107:4	
51:7	78:17,19 80:6,16,16	112:3	sixties	
sense	80:20 81:2,17,22 82:8	signal	81:12	
58:21	82:16,21 83:1 85:20	13:17 17:3 20:3 25:18	size	
sentence	86:10 87:20 89:5,17	25:22 32:8,11,14 34:1	29:20 34:17 48:8,20	
57:8,11 60:6 61:11,22	90:1,6,14 91:9,16,20	50:14 62:2,3 77:5,10	49:1,5,7,9 57:20,21	
68:4 79:12 80:14	92:3,12 95:14 96:1	85:11 86:2,5 96:19	57:22 58:3,6,8 62:7	
102:12 103:8,9	103:9,14,22 104:4,20	97:22 98:11,22 99:2,8	62:14,14,15 63:17	
108:19	106:6,18,22 113:15	99:9,14 101:8,10	64:2,4 74:3 79:19	
separate	shift	102:2 104:18 105:12	80:1,12,12 81:6,21	
31:22 32:3	96:20,22 97:1	105:17,18,18,19	83:8 84:8,16 86:1	
separately	shock	106:1	94:3	
18:22	45:5	signals	sized	
sequence	shorter	35:17 61:17 97:20	101:1	
12:12	35:15	102:16,17 103:3,4	sizes	

	60.11			
48:16 49:8	68:11	110:4	stands	
skill	sometimes	specialty	44:12	
41:12,17 72:17 74:1	16:7 50:13 54:1,3	83:18	start	
81:7 108:14,16,20	86:19	specific	46:6 83:12	
110:17	somewhere	25:18	starting	
SKUs	13:2 104:19	specifically	49:2	
48:2	sorry	39:13,16 93:6	state	
slender	27:1 56:20 67:1 68:3	specification	2:14 14:16,16 79:12	
36:3	85:17 90:22 110:10	33:16 51:3	113:5 114:18	
slightly	sort	specifications	statement	
28:17 58:6	18:16 25:1 84:4 105:9	29:16 43:7 50:21 51:7	106:10,11	
small	106:22	speculate	STATES	
95:8	sorts	94:10	1:1	
smaller	53:15	speculating	state-of-the-art	
36:10.12	sounds	94:16	87:7.17	
sold	36:17	speculation	stationary	
36:7 54:6 84:22 85:1	source	94:12	86:20	
solely	13.11 12 14 15 16 16	spelled	sten	
66.13 21 70.12 21 72.2	13.18 15.17 17.3 7 9	13.3	66·17	
95.13	17.12 22.12 13 19	snhere	stenned	
solution	23.3 9 20 20 24.3 10	37.22	18·3 5 7 105·12 17	
51.22	30.6 8 31.3 6 6 10 22	snhores	stons	
solutions	30.0,8 51.5,0,0,19,22	27.17 18 20 28.8	105.12	
54.2	54.22 49.15,20,22	57.17,18,20 58.8	103.13	
34.5 column	50.17 17 21 60.8 0 14	Spice	5 (1)	
	<i>39:17,17,21</i> 00:8,9,14	20:17,18 101:3 109:21	30:13	
80:13	60:16,19,20,21 61:17	spot		
solvent	64:5 69:16 /0:6	11:15	48:4,16 84:22 85:1	
45:5	76:10,13,14,18,18,19	spots	109:3	
some	80:15,21 85:16,18,19	13:17	STN	
5:18 23:14 26:10 27:4	87:21 88:5 92:5,7,13	spreadsheet	23:6	
31:5,6 33:11,11 34:21	97:12 100:1,9,13,18	86:19	stop	
45:12 48:13,22 50:6	100:21 101:15 104:21	square	88:15,16	
53:9 54:1 62:18 63:1	sources	28:16	storage	
63:6,8 64:7 70:18	76:20	staff	14:20 16:9,12,16,21	
75:12 81:16 82:14	SP	64:8	25:19,21	
83:13,15 92:14,14	96:14,19	stage	straightforward	
94:3 108:3 109:15	space	18:8,10,17,21,21 19:5	107:15	
110:3	63:4	41:10 44:6 50:7	strength	
somebody	spaced	stages	50:15,17 51:13,15	
42:4	76:16	21:3 30:4 34:22 46:20	52:12,13,15,19 62:19	
somehow	speak	47:4	stressed	
66:1 69:15 70:6 72:12	95:9	stand	74:19	
73:7,20 81:17,18	speaking	13:8 79:5	strike	
someone	13:13 45:17	standard	89:15	
108:13 109:2.5	speaks	21:5 28:20.21 34:18	stronger	
something	11:20	47:15.17 48:2.3.5	12:3	
30:7 32:21 42:20 45:5	specialized	84:18 108:15 109:4	strongly	
2017 52.21 12.20 15.5	Spoolulized	01110100110110914	Str on Brj	
	1	1		

		1	
12:13	75:15 88:20 92:11,20	34:5 44:14,21	19:16 22:8 23:2 24:7
structure	94:18 103:2 106:4	target	24:7 25:4,9 28:2 30:8
36:12 74:11 77:3	107:13	50:21	30:11 50:4,11 78:22
structures	Surpass	taught	84:16
46:15	1:12 3:10 5:15 9:17	70:7 81:15	terminal
study	surprised	teach	101:6
53:8	39:15	66:1 70:9 80:20 81:17	terminology
stumbled	switch	81:18	19:9 91:17
42:1	101:13	teaches	terms
Subscribed	Switzerland	70:5 72:15 73:5 80:15	22:11,15,16 23:18 24:2
112:16	31:13	81:19	24:8,11 37:2 51:4
substance	sworn	teaching	54:17 57:21 82:14
6:22	5:3 112:16 113:9	78:17	107:21,22 108:4,10
substantially	synonymous	Tech	108:11
42:16	23:10,13	1:12 3:11 5:15	test
substrate	system	technical	23:14 43:8
28:18 29:4 44:17,18	86:16 87:13	30:18 83:16 84:16 85:4	tested
49:5		109:7	33:19 52:18
substrates	T	technically	testified
30:2	Т	13:7 87:16	5:5
suddenly	4:1,1,5	technique	testify
62:21	ТАВ	34:5 40:13 80:8 103:11	5:4
sufficient	44:12,12 45:3,5	techniques	testifying
14:8	take	41:8 80:4,6	7:3 89:7
suggest	38:2 55:8 59:13 64:11	technologies	testimony
7:5	64:14 70:9 84:4 90:5	23:4 41:9	6:10 7:1 34:13 71:12
suggesting	90:19 93:4 94:22	technologists	71:13 73:15 74:15
70:1 78:19	95:17 111:10 112:1	19:9 64:8	75:19 79:5 113:12
suit	taken	technology	tests
39:11	36:19 61:3 102:9	12:5 23:7,8 25:5 28:4	64:9
suitable	111:13 113:11	28:17 29:13 30:21	text
60:21 79:18	talk	34:7 37:6 39:21 42:5	11:21 90:17 106:17,17
suite	5:21 8:1 13:10,12	42:10,21 51:20 74:10	TFT
86:17	19:12 20:1 28:4	109:12	16:19 17:4,21 24:9
super-twist	31:17 32:13 82:8	television	30:8 49:6 50:19 51:1
23:6	100:13 108:20	54:7 78:6 79:17 83:15	54:5 58:19 60:19
suppliers	talked	87:7,17	83:10 85:19 86:1
51:2	6:15 8:2 18:21 22:11	tell	92:8,13 96:8 98:14,19
supply	28:5 31:15 39:20	44:12	TFTs
63:15 92:8	45:9 50:6 52:12	temperature	15:13 80:7 86:11
supplying	57:19 61:10 106:20	36:8 38:6,7	104:21
18:12	talking	ten	thank
Support	17:18 18:16 19:13 22:3	55:10 65:22	7:14 93:13
4:14	26:7,10 27:15 32:14	tend	theoretical
sure	36:22 42:12 45:8	24:6 35:20,21	41:3
14:15 20:13 32:22	47:10 71:6,7 75:8	term	theory
42:13 46:10 49:18	94:16	15:7,19 17:9,15 19:4	106:21,22
	tape	, -,	,
1	1	I	1

thermonlectio	timos	101.14	typod	
	74.12 17 81.1 88.0 10	19 ped		
they'd	74.12,17 01.1 00.9,19	types		
36·9	31·3 4 15 16 21 32·5	29.1 97.9,11,13,10 translated	24.10 20.14 37.1 0 14	
thin	32.11 53.11 63.9	106.17	38.2 40.5 47.9	
76.20	52.11 55.11 05.7	translation	tvnical	
thing	34.8	4.18.95.14	33·20	
16:9 27:21 74:17	todav	tremendous	typically	
things	6:9 7:11 13:11 25:8	29:7	29:10 50:10 100:1	
14:9 19:1 53:15 92:17	34:9 39:18 47:3.5	Trial	T-A-B	
think	87:7 88:9,13	1:2 6:17 65:13	44:12	
6:16 13:2,11 22:12	today's	triangles		
42:12 44:11 48:5	9:15	91:13	U	
49:16 52:3,9,22 53:1	together	tried	ultralow	
55:4 62:11 84:5	39:10 52:5,17 54:10	74:16 79:22	29:9	
88:13 91:8 96:12	tongue	true	under	
103:7,17 106:5	34:8	6:10 49:12,18 51:6	41:16 48:5 53:4	
thinking	top	58:2 80:3 103:20,21	undergraduate	
52:11	21:8 29:2 36:3 56:10	113:12	108:21	
third	57:2,6 76:8 90:20,22	truncated	underlying	
26:7,9,12	96:13 110:9,10	29:1,2	36:11	
thought	totally	truth	understand	
96:3	88:22	5:4	/:10 19:21 23:16 33:15	
thousand	towards	try	42:13 47:12 49:10	
48:11	12:13	90:17	52:1 00:12,17,19	
three	trade	trying	07:18 08:14 09:1	
19:1 56:9,14 78:1 84:2	63:4	48:8 89:2 103:15	71.10,11,14 72.1 74.2	
96:13,17		turn	02.7 103.7 15	
threshold		1/:3 56:22 65:1 69:4	92.7 105.7,15	
02:20		/9:8 100:10 10/:10	67.12 12 106.19 19	
15.15	12:22	110:20	undertaken	
13.13 throw	50.1	26.7	7·19	
38.10	J9.1 training	50.7	unexpected	
thrown	109.7 12 110.4 5	99.3 4 101.13 14	59:18	
41.6	transcrint	TV	uniform	
time	4.6 10.3 55.13 64.18	48.57105.8	54:17	
6:14.15 8:11.13 10:9	82:13 111:18	two	unique	
11:5 21:4 22:3 25:19	transfer	11:3.10 15:2.13 18:13	61:21	
33:22 34:18,19 35:4	91:11 101:13	18:15 35:15 48:16	UNITED	
35:12 36:8,14 40:1	transferred	52:4,17 54:19 59:20	1:1	
44:7 45:18 46:21	29:21	59:22 65:14 67:19	unsuitable	
48:6 51:9 53:22 54:9	transferring	76:13 81:14 97:9	47:19	
55:4 61:1 66:18 73:1	36:1	109:17	unusable	
77:4 79:22 83:7,10	transistor	type	62:22	
84:17 85:5,14 102:6	27:19 76:21 98:18,20	32:8 33:14 39:14,19	unusual	
106:20 110:18 112:7	99:4 100:18,22 101:2	51:20	36:5 99:18	
			upside	

20.6	10.19 101.6	22.16 26.15 16 27.2	96.01
29:0	19:18 101:0	25:10 50:15,10 57:2	80:21 Windows
upsizing	Veterans 46:10 53:1 55:8,9		vvindows
37:13 02:1,12,13	88:13	88:13 58:21 68:11,14 71:10	
upstream		/5:15 82:7 88:9 89:9	wire
104:19	35:8	92:19 93:16 111:17	40:2,5,7,12,19
use	vice	wanted	wires
15:7,19,20 22:15 24:7	24:4	32:22	86:11
24:8 37:10,11 39:11	video	war 17 1	wiring
63:19 69:18 72:20,21	13:17,22 18:1,2,12	47:16	61:16 63:8 85:22
/3:21 /4:14 80:15	23:2 24:9 25:18	wasn't	104:21
81:14 94:19	4/:10,11,14 /8:1,6	6/:11 8/:6	withdraw
users	79:17 86:9,12,22 87:1	watch	82:17 89:20
64:13	87:8,11,14 96:10	48:15	witness
uses	105:4	wave	6:19,20,21,22 7:1,5 9:1
16:8 19:3,4 25:15	view	61:14 62:5	88:21 111:16 113:8
86:15,17 91:16	38:14 41:3 67:15 68:8	way	113:12 114:8
using	81:3	12:5 14:17 55:1 98:7	wondering
19:16,21 59:16 70:21	viewers	114:4	55:7
94:16	48:15	WAYNE	word
usually	viewer's	3:12 5:7	57:8 86:18
19:17 35:13 45:3 100:9	24:21	ways	words
U.S	viewing	18:11,22 92:13	13:8 55:2 86:13
4:9,16 5:11 33:11,12	47:19 79:18	wedge	work
	visual	37:11 40:4	32:4,7,9 52:4 81:9
V	54:15,20 55:1 78:3	Wednesday	108:22 109:3,10,14
V	80:9 94:3	1:18 113:20	110:1,5
1:11 5:14	voltage	went	worked
VA	13:16,19 14:1,2,8	48:6 89:18 109:6	9:13 30:2 33:5 54:18
3:15	16:20 17:2,11,19,20	we'll	workers
Valley	17:22 18:3,8 32:12	27:7 89:10 100:14	110:14,16
30:17,20	54:12 92:8 96:9,11	111:12 112:1	world
value	100:2 101:5,8,12,15	we're	41:3 47:15
86:4	101:19 105:13,14	5:21 13:10 18:16 26:7	worry
values	voltages	42:12 47:10,13 61:4	98:7
105:16 109:20,21	18:13,15 97:21 98:11	66:5 94:5,17	wouldn't
variable	98:21 102:18 103:5	we've	14:4,5,17 23:12 39:15
25:3 48:20	volume	26:10 50:6 57:19 80:22	54:22 60:16
varied	40:1 83:17	102:5	wrapped
109:14	vulgarity	WHEREOF	44:19
various	42:2	114:8	wrong
29:14		white	21:13 30:5
verified	W	111:3	wrote
33:20	wafer	whole	82:4,16
verifying	28:20,21	50:22 54:15	
93:10	Wait	wide	X
versa	88:7	33:4	X
24:4	want	window	1:3,15 4:5
versus	6:8 12:9,18 13:5 19:21		XGA
1	1	1	1

84:7.9 85:10 86:2	1009	94:22 97:9 98:18.19.20	98:3 102:1
	4:8 55:11.15	101:13.14	256
Y	102	1960s	18:4.14 105:13
yeah	4:17	42:21	28
63:22 111:19	1024	1995	110:10
years	59:15 84:10 85:7 86:3	83:6.7 85:9 86:4	29
65:22 109:18	86:5		95:4 98:3 110:21
yes/no	105	2	
58:22,22	92:4 5 19	2	3
vield	11	57:6 70:4,16 73:6 75:4	3
43:8	1.18 113.21	75:9,14 83:2 97:10	48:12 68:22 71:7 75:4
York	11.32	20	75:9,14,19 76:3 80:18
1:17.17 2:7.7.15 3:7.7	36.18	9:7.8.10 47:22 48:13	81:2 90:4
113:5 114:18	11.47	97:10 98:3	3:10
vourself	26.20	200	102:8
69.8	30.20 114	34.22	3.25
09.0	1.21	2003	102.10
Z	1:21	41.20	3.41
Zurich		2003/00/82/9	111.12
31.13	91:14,17,22 92:4	4.10	3. <i>1</i> 7
	12th	2004	3.4 7 111.1 <i>1</i>
1	114:9	2004	111.14
1	12:41	21.4 35.22 35.4 40.1	J:40 112.5 112.21
1:21 68:1.4.7.22 70:4	61:2	41:13,17 47:072:18	112:3 113:21
70:16 71:9 72:2 73:6	120	74:1 79:20,20 81:7	3:48 p.m
73.16 75.4 9 14 19	90:11,12,13,18 91:9,10	84:17 85:5,11,14 86:6	112:7
76.3 9 77.8 14 80.17	91:12	8/:1/ 108:14,16	30
81.1 90.4 97.10 99.3	124	110:18	33:10
100.20 101.12 107.21	93:12	2008	
1 024	13	48:7	
59.12	90:9,10,18 91:6 92:15	2009	4
1.36	130	48:7	48:12 /4:10 /5:5,14
61.4	68:16	2015	90:22
10	147	1:18 9:8,10 112:18	40
56.22 57.1 92.6 02.21	69:5,7	113:21 114:9	4:19 33:10 90:7,19,21
04.22 05.2 2 17 22	148	2018	90:22
94.22 93.2,5,17,22	69:4,7	114:14	400
90:13,14,21 103:22	149	21	47:16
104:4 105:21 106:5,8	79:8 89:19	97:11 98:3	480
110:22 114:14	15	212.336.8000	47:16
10:30	78:11 84:5	2:8 3:8	49
1:19 113:21	16	22	107:14
10016	47:22 48:12.13	97:11	
2:7	17	22102	5
1002	90:19 91:1.2	3:15	5
4:17 67:8 82:10,11,20	18	24	4:3 11:19 67:3 68:1,4,7
90:5 95:3	90.572091.12	47:22 48:14 98:3,19.20	68:20 71:9 73:16
1007	19	99:3.5.6 101:11.12.16	74:10 75:5,14 76:18
4:11 64:15,16	17	25	76:22 92:21 93:2
	I		

PLANET DEPOS 888.433.3767 | WWW.PLANETDEPOS.COM

	Ι.	l	I
96:12 97:22 98:11,22	72	98	
100:13,18 101:8,15	97:2,3,4,5,8 100:14	68:21	
101:20,21 102:2	101:10		
106:1 107:21	72A		
5a	97:3,6,7		
67:6	73		
51	97:17,20 99:2,9,14		
107:14	100:3 101:11 105:1.3		
52	105:10		
79.9	74		
525	97.20 100.3 105.1 3 10		
47:16	108.17 10		
47.10 55	75		
	75		
4.0	99.10,11,15 104.18		
330 9.7 10.1 20 11.15 16 7	/0		
o:/ 10:1,20 11:15 16:7	104:18,19		
19:2,8 22:9 23:18	708		
26:19 64:22 66:20	84:10 85:7 86:3,5		
70:4 75:13 77:3,16	77		
78:2 79:3 81:2 85:14	95:18		
86:10 104:20 107:21	78		
110:13	95:18		
56	79		
76:9	95:18 110:9,10		
571.765.7700			
3:16	8		
	8		
0	57:1 61:11,15 93:4		
6	80		
60:5 94:5	95:18		
60s	800		
42:2	34:11 35:2,5,19 36:3		
600	45:9 59:11,14,21		
34:12	8300		
64	3:14		
4:12 107:16,19	843		
67	10:16 11:5		
93:6,11,14	9		
7	9		
7	48:12 55:19 92:15 93:4		
76.21	93.5 94.13		
7.240.550	90		
4.16	2:63:6		
7.420.550	95		
1.8 5.12	83.10		
71	06105		
76.14	1.20		
/0.14	1.20		



STATE OF NEW YORK

SS

)

)

)

CERTIFICATION

This is to certify that the attached translation is, to the best of my knowledge and belief, a true and accurate translation from Japanese into English of the attached Unexamined Patent Application No. H08-305322.

Mirna Turina, Project Manager Geotext Translations, Inc.

Sworn to and subscribed before me

this day of

LYNDA GREEN NOTARY PUBLIC-STATE OF NEW YORK No. 01GR6205401 Qualified in New York County My Commission Expires May 11, 2017

New York t: +1.212.631.7432 London t: +44.20.7553.4100 Washington, D.C. t: +1.202.828.1267 Paris t: +33.1.42.68.51.47 Chicago t: +1.312.242.3756 Stockholm t: +46.8.463.11.87 Houston t: +1.713 353.3909 Frankfurt t: +49.69 7593.8434

San Francisco 19 t: +1.415.576.9500 Hong Kong 134 t: +852.2159.9143 Page 1 of 40

SHARP EXHIBIT 1002

IPR2015-00887 Exhibit 2006 141 of 272

(19)	JAPANESI	E PATENT OFF	FICE (JP)			
			(12) Unexamine	ed Patent Gazet	tte (A)	•
			(11) U	Inexamined Pat	tent Aj	pplication (Kokai) No. H08-305322
				(43)) D	visclosure Date: November 22, 1996
(51)	Int. Cl. ⁶ :	Classification	Internal Office	FI	Tech	i.
		Symbols	Registration		Disp	lay
			Nos.:		Loca	ition
	G09G 3/36			G09G 3/36		
	G02F 1/133	505		G02F 1/133	505	
		550			550	
	H04N 5/66	102		H04N 5/66	102E	3
		Red	quest for Examinatic	on: Not request	ted	Number of Claims: 6
						OL (Total of 19 pages)
(21)	Application N	o.: Patent App	o. No. H07-112129	(71) Applica	int:	000005049
(22)	Filing Date:	May 10, 1	995			Sharp Corp.
					~ 1	22-22 Nagaike-cho, Abeno-ku,
				Osaka City,	Osaka	
				(72) Invento	r:	Osamu Sasaki
						Sharp Corp.
				O-la Cita	01	22-22 Nagaike-cho, Abelio-ku,
				Usaka City,	Usaka	Vutalia Vanada
				(72) invento	or:	i utaka i olieua
						22.22 Nagaika cho Abeno-ku
				Ocaka City	Ocaka	22-22 Nagaike-eno, Abeno-ku,
				(72) Invento	USAKA M	Manahu Matsuura
				(72) Invento	/1 +	Sharp Corp
						22-22 Nagaike-cho Abeno-ku
				Osaka City	Osaka	
				(74) Agent	Odita	Kenzo Hara Patent Attorney
				(11) / 150111		1201100 11010, 1 000101 1000110)
	(54) IT	itle of the lnven	tion] Display	2		
	Device				4	10
	(57) [A	bstract]		CK-		
	[Constituti	on] After the sa	ame data signals	12 ~13	_10a	10a -10a -10a 10a
	from a dat	a signal line 12 a	are supplied to	1	1.00	16
	three data	signal lines 16 t	o 18 via buffer	4-12-	1-1-	
	circuits 13	to 15, they are	supplied to			17
	compling e	witches 10 to 2'	of a campling			118

24

21

25

22

27

25

sampling switches 19 to 23 of a sampling hold circuit 11. The data signals sampled by the sampling hold circuit 11 are supplied to source bus lines 5.... [Effect] Because it is possible to correctly

sample data signals with little corruption or noise, high-resolution display with limited decrease in the horizontal resolution and decrease in the display quality becomes possible.

Page 2 of 40

[Claims]

[Claim 1] A display device provided with a plurality of data signal lines by which data signals are respectively supplied,

a plurality of sampling circuits by which the data signals supplied from the plurality of data signal lines are respectively sampled,

a plurality of data bus lines respectively connected to the plurality of sampling circuits,

a plurality of pixel units that are both connected to the plurality of data bus lines and arranged in matrix form, and

a drive circuit including the sampling circuits and that drives the data bus lines, wherein

at least two of the plurality of data signal lines have the same data signals supplied and are connected to different sampling circuits via respectively different buffer circuits.

[Claim 2] The display device according to claim 1, wherein of the plurality of sampling circuits, the sampling circuits for which the timing of the sampling is synchronized are both connected to respectively different data signal lines and have no time overlap of the ON time of the respective sampling circuits.

[Claim 3] The display device according to claim 1 or 2, wherein the buffer circuits are formed on the same substrate as the sampling circuits.

[Claim 4] A display device provided with a plurality of data signal lines by which data signals are respectively supplied,

a plurality of sampling circuits by which the data signals supplied from the plurality of data signal lines are respectively sampled,

a plurality of data bus lines respectively connected to the plurality of sampling circuits,

a plurality of pixel units that are both connected to the plurality of data bus lines and arranged in matrix form, and

a drive circuit that includes the sampling circuits and that drives the data bus lines, wherein

the data signal line is divided into a plurality in the horizontal direction of the display, and each divided signal line is connected to sampling circuits via respectively different buffer circuits.

[Claim 5] A display device provided with a plurality of data signal lines by which data signals are respectively supplied,

a plurality of sampling circuits by which the data signals supplied from the plurality of data signal lines are respectively sampled,

a plurality of data bus lines respectively connected to the plurality of sampling circuits,

a plurality of pixel units that are both connected to the plurality of data bus lines and arranged in matrix form, and

(2) Unexamined Patent Publication H08-305322

a drive circuit that includes the sampling circuits and that drives the data bus lines, wherein

of the plurality of pixel units, respectively different data bus lines are connected to the plurality of pixel units adjacent in the column direction, and the same sampling circuits are connected via the buffer circuits to these data bus lines.

[Claim 6] The display device according to claim 1, 2, 3, 4 or 5, wherein the drive circuit and the image display unit comprising the plurality of pixel units are formed monolithically on the same substrate.

[Detailed Description of the Invention]

[0001] [Field of Industrial Use] The present invention relates to a display device such as a liquid crystal display device or the like.

[0002] [Prior Art] Conventionally, display devices, for example, as shown in FIG. 12, liquid crystal display devices (hereafter called LCD) have been constituted by a display unit 101 having a plurality of pixel units 104..., and a source driver 102 and a gate driver 103 as a drive circuit for driving each pixel unit 104.

[0003] Each of the pixel units 104... is respectively arranged at a place at which a plurality of source bus lines 105... connected to the source driver 102 and a plurality of gate bus lines 106... connected to the gate driver 103 intersect orthogonally. Thus, the arrangement of the pixel units 104... is in a matrix form in the display unit 101.

[0004] Also, a pixel unit 104 is constituted by a pixel transistor 107 formed from TF1 (thin film transistors), pixel capacity 108 and additional capacity 109; the gate terminals of pixel transistor 107 are connected to gate bus line 106, source terminals are connected to source bus line 105, and drain terminals are connected to pixel capacity 108 and additional capacity 109.

[0005] Source driver 102 is constituted by shift register 110, and sampling switches 111 formed from transistors, sampling capacitors, 112, data signal lines 113 and the like; sampling hold circuit 114 is formed from the above sampling switches 111, sampling capacitors 112, data signal lines 113, and source bus lines 105.

[0006] Start pulses (SP) and drive clocks (CK, /CK) input to the shift register 110, and the input SP are sequentially shifted according to the CK and /CK and output to sampling hold circuit 114.

[0007] Gate driver 103 has a shift register 115 and sequentially outputs scan signals to each gate bus lines 106....

[0008] Furthermore, when the above display unit 101, source driver 102, and gate driver 103 are formed monolithically on the same substrate, there are cases when only display unit 101 is formed on the insulated substrate. [0009] Here we will describe the operation of the displace device with the constitution noted above. First, the SP input to the shift register 110 of the source driver 102

Page 3 of 40

is sequentially shifted by CK and /CK and output to sampling hold circuit 114, and become the sampling pulses for sampling hold circuit 114. Then, sampling switch 111 goes to an ON state by means of the input sampling pulse, and the data signal of data signal line 113 at the point in time that this sampling pulse is input is sampled.

[0010] Then, the data signal sampled by the sampling pulse is held in sampling capacitor 112 and output to source bus line 105 as a source bus line signal.

[0011] Meanwhile, the output of each digit of shift register 115 of gate driver 103 is output as scan signals (gate bus line signals) sequentially to gate bus lines 106...; pixel transistors 107 connected to selected gate bus lines 106 turn ON, and the source bus line signals at that point in time are sequentially written as image data to pixel capacity 108 and additional capacity 109.

[0012] Then, by driving the liquid crystal corresponding to each pixel unit 104, the desired display is achieved.

[0013] Therefore, with the LCD of the constitution noted above, as described above, source driver 102 uses the panel sample hold method by which image data is held on the display unit 101 side. With an LCD having this kind of source driver 102, when the number of pixel units 104 in the horizontal scan direction becomes high, the image data write time is different for pixel unit 104 connected to the least significant digit of the shift register 110 and the pixel unit 104 connected to the most significant digit. Because of this, it is possible to make the image data write time longer with the pixel units 104 connected to the upper digits of the shift register 110, but there is the problem that it is not possible to have sufficient image data write time with the pixel units 104 connected to the lower digits.

[0014] In light of that, to solve the problems noted above, we propose an LCD that uses a driver sample hold method source driver by which image data is held on the source driver side.

[0015] In the following, we will describe an LCD that uses the source driver of the driver sample hold method noted above. Furthermore, this LCD, with the exception of the source driver, has the same display unit 101 and gate driver 103 as that of the LCD shown in FIG. 12; therefore, in this description, we will describe only the source driver of the driver sample hold method.

[0016] The source driver of the driver sample hold method noted above has a constitution in which the output side of sampling hold circuit 114 of source driver 102 shown in FIG. 12 is connected to a transfer circuit 120 formed from transfer switch 116, hold capacitor 117, buffer circuit 118, and transfer signal line 119.

(3) Unexamined Patent Publication H08-305322

[0017] In other words, at the time point that data of one scan line has been sampled by sampling hold circuit 114, a transfer signal is output from transfer signal line 119 by transfer circuit 120, transfer switch 116 goes to an ON state, and after the data held in sampling capacitor 112 of sampling hold circuit 114 has been simultaneously transferred to hold capacitor 117, sampling of the next scan period is performed.

[0018] In other words, during the period that data of the next one scan line is being sampled, the sampling data of the previous scan line held in hold capacitor 117 is continuously applied as source bus line signals to source bus lines 105 (FIG. 12) via the buffer circuit 118.

[0019] In this way, by using the source driver of the driver sample hold method, even when there is a large number of pixel units 104 in the horizontal scan direction, it is possible to obtain sufficient write time for the image data to the respective pixel units 104.... By doing this, it is possible to make the image data write time almost the same for the pixel unit 104 connected to the least significant digit of the shift register 110 and the pixel unit 104 connected to the most significant digit.

[0020] Furthermore, when the LCD is formed monolithically by a driver on the insulated substrate, the speed at which the shift register formed using p-SiTFT operates stably is about several MHz, and with the shift register inside the source driver of the LCD with a large number of pixels in the horizontal direction which requires high speed operation, a problem occurs of

having the shift register operating speed be insufficient. [0021] In light of that, to reduce the operating speed of the shift register, for example, as shown in FIG. 14, we propose a source driver for which a plurality of systems, in this case four systems of shift registers 131 to 134, are provided, and by having the respective shift registers 131 to 134 operate at CK1 to CK4, /CK1 to /CK4 of different phases, each level of shift register 131 to 134 is operated at low speed with the overall shift speed remaining as is. [0022] With the source driver having the four systems of shift registers 131 to 134 noted above, as shown in FIG. 15, the start pulses SP are sequentially shifted by CK1 to CK4 and /CK1 to /CK4 and sampling pulses SMP1 to SMP8 are output. Furthermore, the width of SMP1 to SMP8, which are the output of the four systems of shift registers 131 to 134, is four times that of when the shift register has one system, but the phase skew of SMP1 to SMP8 is the same as when the shift register has one

system. [0023]

[Problems the Invention Attempts to Solve] However, with the source driver having the four systems of shift registers 131 to 134 noted above, as shown in FIG. 15, each sampling pulse

Page 4 of 40
SMP1 to SMP8 is in a mutually overlapping form. Because of this, when seen at a given moment, there are always eight sampling transistors 111... ON. In other words, the capacitance of eight sampling capacitors 112... has become the load via sampling transistors 111 for data signal line 113 or for the data signal output circuit. Furthermore, there is wiring resistance on data signal lines 113 and ON resistance on sampling transistors 111, and therefore the response of the data signals with each sampling capacitor 112 deteriorates with operation of a time constant of the RC integrating circuit, and the waveform becomes corrupted compared with the original data signal.

[0024] With sampling of data signals done based on this kind of corrupted waveform, the band information that the data signal originally had is lost, so the display has low horizontal resolution. Furthermore, for the scan signals as well (not illustrated), depending on the constitution, two adjacent outputs of the gate shift register are overlapping, and for the pixel part as well, the same kind of problem occurs as with the sampling unit of the source driver noted above.

[0025] To prevent this kind of problem, we propose a display device for which a video signal line is arranged for each shift register 131 to 134. In this case, for example, the Nth (SMP1) fall of the sampling pulse shown in FIG. 15 and the N $+8^{th}$ (SMP9) rise have the same timing, but in actuality, due to signal waveform corruption or delay, a phenomenon occurs of the N $+8^{th}$ sampling transistor simultaneously turning ON before the Nth sampling transistor 111 goes completely OFF.

[0026] When this kind of phenomenon occurs, as described above, even if the video signal line is divided into a plurality of parts, the sampling data of the Nth sampling hold circuit 114 of the source driver is affected not only by the N +4 sampling signal, but also by the N +8th sampling data, and an adverse effect is given to the display as a ghost phenomenon or noise.

[0027] Furthermore, the phenomenon described above can also occur in the same manner with the display unit. Because of this, for example, the present applicant, in Patent Application No. H05-300537, proposed a display device for which the same video signal line is branched into a plurality of parts external to the drive circuit. In this way, by branching the same video signal line into a plurality of parts external to the drive circuit, having a plurality of sampling circuits connected to one video signal line turning on simultaneously is eliminated, and as a result, corruption of the signal in each video signal line is reduced, and the resolution of the display device is improved.

[0028] However, even when the same video signal line is simply divided into a plurality of parts, when divided into a plurality of parts on the same substrate as the panel, by means of contact resistance with a flexible substrate or the like, wiring resistance, and also output impedance of the

(4) Unexamined Patent Publication H08-305322

video signal supply source, it is possible to increase the time constant, but it is not possible to totally inhibit the occurrence of ghosts. Also, even when the same video signal line is simply divided into a plurality outside the panel, by means of the aforementioned contact resistance with a flexible substrate or the like, wiring resistance, and also output impedance of the video signal supply source, it is possible to increase the time constant, but it is not possible to totally inhibit the occurrence of ghosts.

[0029] Also, when we look at sampling circuits connected to the same data signal lines constituting the source driver, there is OFF resistance in the sampling transistor; however, when it is not possible to make the OFF resistance of the sampling transistor sufficiently large, the problem occurs of the sampling data written to the sampling capacitor going through the OFF resistance of the transistors and the data signal lines and having crosstalk with each other.

[0030] The present invention was created in light of the problem points noted above, and its objective is to provide a display device that reduces data signal corruption or data signal noise due to adjacent transistors being ON simultaneously and that reduces crosstalk due to insufficient or decreased transistor OFF characteristics, thus preventing a ghost phenomenon and also being able to realize high resolution display for which a decrease in horizontal resolution and a decrease in display quality due to crosstalk are inhibited.

[0031]

[Means for Solving the Problems] The display device of claim 1 is equipped with a plurality of data signal lines by which data signals are respectively supplied, a plurality of sampling circuits by which the data signals supplied from the plurality of data signal lines are respectively sampled, a plurality of data bus lines respectively connected to the plurality of sampling circuits, a plurality of pixel units connected to the plurality of data bus lines and arranged in matrix form, and a drive circuit including the sampling circuits for driving the data bus lines, wherein at least two of the plurality of data signal lines have the same data signals supplied, and are connected to different sampling circuits via respectively different buffer circuits.

[0032] The display device of claim 2 is the display device according to claim 1, wherein of the plurality of sampling circuits, the sampling circuits for which the timing of the sampling is synchronized are connected to respectively different data signal lines, and there is no time overlap of the ON time of the respective sampling circuits.

[0033] The display device of claim 3 is the display device according to claim 1 or 2, wherein the buffer circuits are formed on the same substrate as the sampling circuits.

[0034] The display device of claim 4 is equipped with a plurality of data signal lines by which data signals are respectively supplied, a plurality of sampling circuits by which the data signals supplied from the plurality of data

Page 5 of 40

signal lines are respectively sampled, a plurality of data bus lines respectively connected to the plurality of sampling circuits, a plurality of pixel units connected to the plurality of data bus lines and arranged in matrix form, and a drive circuit including the sampling circuits for driving the data bus lines, wherein the data signal line is divided into a plurality in the horizontal direction of the display, and each divided signal line is connected to sampling circuits via respectively different buffer circuits.

[0035] The display device of claim 5 is equipped with a plurality of data signal lines by which data signals are respectively supplied, a plurality of sampling circuits by which the data signals supplied from the plurality of data signal lines are respectively sampled, a plurality of data bus lines respectively connected to the plurality of sampling circuits, a plurality of pixel units connected to the plurality of data bus lines and arranged in matrix form, and a drive circuit including the sampling circuits for driving the data bus lines, wherein of the plurality of pixel units, respectively different data bus lines are connected to the plurality of pixel units adjacent in the column direction, and the same sampling circuits are connected via the buffer circuits to these data bus lines.

[0036] The display device of claim 6 is the display device according to claim 1, 2, 3, 4 or 5, wherein the drive circuit and the image display unit consisting of a plurality of pixel units are formed monolithically on the same substrate.

[0037]

[Operation] With the constitution of claim 1, by means of at least two of the plurality of data signal lines having the same data signals supplied, and being connected to different sampling circuits via respectively different buffer circuits, it is possible to have sparse electrical connections of adjacent sampling circuits by which the same data signals are supplied.

[0038] By doing this, even when adjacent sampling circuits for which the same data signals are supplied are in an ON state simultaneously, the other adjacent sampling circuits to which the same data signals are supplied are not affected by noise that occurs at this time. In other words, incorrect data signals due to the noise noted above are not sampled.

[0039] Also, since adjacent sampling circuits are not connected to the same data signal line, it is possible to reduce the load of one data signal line, so it is possible to reduce data signal corruption.

[0040] Therefore, with adjacent sampling circuits, there is no erroneous sampling due to data signal corruption, and there is no effect when mutually turning ON and OFF, so correct data signals are always sampled. Because it is possible to supply the sampled data signals to the data bus line. it is possible to reduce the crosstalk due to ON and OFF characteristic defects of sampling signals with the pixel units. Thus, it is possible to have a high-resolution display in which a decrease in display quality due to crosstalk is inhibited.

(5) Unexamined Patent Publication H08-305322

[0041] With the constitution of claim 2, sampling circuits for which the sampling timing is synchronized are connected to respectively different data signal lines, and by means of the ON period of the respective sampling circuits not overlapping, it is possible to reduce the noise due to other adjacent sampling circuits going to an ON state at the moment that another single sampling circuit goes to an OFF state.

[0042] With the constitution of claim 3, by means of the buffer circuits connected to the sampling circuits being formed on the same substrate as the sampling circuits, it is possible to suppress degradation of data signals caused by such things as wiring resistance and contact resistance of the flexible substrate or the like that connects the buffer circuits and the sampling circuits. It is also possible to suppress an increase in connection terminals for connecting the buffer circuits and the sampling circuits and possible to improve reliability with mounting.

[0043] With the constitution of claim 4, the data signal lines are divided into a plurality in the display horizontal direction and each divided signal line is connected to sampling circuits via respectively different buffering circuits, so it is possible to reduce the load on the data signal line. By doing this, it is possible to reduce the resistance and capacitance of the data signal lines, so degradation of the data signals on the data signal line is further reduced, and it is possible to reduce noise during sampling.

[0044] With the constitution of claim 5, of the plurality of pixel units, respectively different data bus lines are connected to the plurality of pixel units adjacent in the column direction, and by the same sampling circuits being connected via the buffer circuits to these data bus lines, it is possible to inhibit interference of pixel units adjacent in the column direction. By doing this, it is possible to reduce crosstalk between pixel units with each other, and possible to improve display quality.

[0045] With the constitution of claim 6, by means of an image display unit constituted from a plurality of pixel units being formed monolithically on the same substrate as the image display unit, it is possible to increase the pixel transistor drive force accompanying an increase in screen size, to reduce mounting costs of the drive IC, and the like. [0046]

[Embodiments]

[Embodiment 1] Following is a description of an embodiment of the present invention based on FIG. 1 through FIG. 3. In this embodiment, we will describe a liquid crystal display device (hereafter called LCD) as the display device, and the same is also true for the other embodiments described later.

[0047] As shown in FIG. 2, the LCD of this embodiment is constituted from a display unit 1 having a plurality of pixel units 4 arranged in a matrix form, and a source driver 2 and a gate driver 3 as the drive circuit for driving each pixel unit 4. [0048] On display unit 1, the following are arranged: a

Page 6 of 40

2, and a plurality of gate bus lines 6... connected to the gate driver 3, arranged so as to intersect orthogonally, and pixel units 4 arranged at the intersecting parts of the source bus lines 5 and the gate bus lines 6. In other words, display unit 1 drives pixel units 4 by data signals such as video signals or the like from source driver 2 and scan signals from gate driver 3, and the desired image is displayed by changing the liquid crystal orientation state of a liquid crystal layer (not illustrated).

[0049] The aforementioned pixel units 4 are constituted by a pixel transistor 7 consisting of a TFT (Thin film transistor), a pixel capacity 8, and an additional capacity 9; the gate terminals of the pixel transistors 7 are connected to gate bus lines 6, the source terminals to source bus lines 5, and the drain terminals to pixel capacity 8 and additional capacity 9. In other words, when pixel transistors 7 are turned ON by the scan signal, the source bus line signals (video signals) from source bus line 5 are written to pixel capacity 8 and additional capacity 9.

[0050] The following are provided on source driver 2: a source shift register 10, and a sampling hold circuit 11 for sampling data signals from a data signal line 12 by sampling pulses from source shift register 10. The aforementioned data signal line 12 is branched into three within source driver 2 and connects to three data signal lines 16 to 18 via buffer circuits 13 to 15. Furthermore, in this embodiment, the aforementioned buffer circuits 13 to 15 are provided inside source driver 2, but the invention is not limited to this, and these can also be provided externally. In other words, instead of being branched on the inside of source driver 2, data signal line 12 can also be branched outside source driver 2.

[0051] Start pulses (SP) and drive clocks (CK, /CK) are input to the aforementioned source shift register 10, and the input SP are sequentially shifted according to the CK and /CK and output as sampling pulses to sampling hold circuit 11.

[0052] As shown in FIG. 1, data signals from data signal line 12 are supplied to sampling hold circuit 11 from three data signal lines 16 to 18 connected via buffer circuits 13 to 15, and the aforementioned data signals are sampled according to sampling pulses from the aforementioned source shift register 10. In other words, the same data signal is branched into three, and the respective signals are sampled individually.

[0053] The aforementioned sampling hold circuit 11 has sampling switches 19 to 23 formed from TFT for sequentially sampling data signals according to sampling pulses of source shift register 10, and hold capacitors 24 to 28 for holding the sampled data. One sampling circuit is constituted from one sampling switch and one sampling capacitor connected to that.

Unexamined Patent Publication H08-305322 (6)

plurality of source lines 5... connected to the source driver [0054] Output lines 10a... from the aforementioned source shift register 10 are respectively connected to the gate terminals of the aforementioned sampling switches 19 to 23, and data signal lines 16 to 18 branched from one data signal line 12 are respectively connected to the source terminal. In other words, data signal line 16 is connected to the source terminal of sampling switch 19, data signal line 17 is connected to the source terminal of sampling switch 20, data signal line 18 is connected to the source terminal of sampling switch 21, and data signal line 16 is again connected to the source terminal of sampling switch 19, and following, data signal lines 16 to 18 are repeatedly connected in sequence.

[0055] As described above, sampling switches 19 to 23 are connected so that sampling switches connected to the same data signal line, for example the sampling switch 19 and the sampling switch 22 connected to the data signal line 16, do not go to an ON state simultaneously. In other words, there are sparse mutual electrical connections of sampling switches 19 to 23.

[0056] Here, we will explain the operation of the LCD of the constitution noted above while referring to the operation timing chart of FIG. 3.

[0057] First, for one scan period, the SP input to source shift register 10 of source driver 2 are sequentially shifted by CK, /CK and output to sampling hold circuit 11, and these become the sampling pulses of sampling hold circuit 11. Then, each sampling switch 19 to 23 is set to an ON state by the input sampling pulses, and the data signals of data signal lines 16 to 18 are sampled at the point in time that these sampling pulses are input.

[0058] Then, each data signal sampled by the sampling pulses is output to the source bus lines 5 as the source bus line signals held by the hold capacitors 24 to 28.

[0059] Meanwhile, the output of each row in gate driver 3 is output sequentially to gate bus lines 6 as scan signals (gate bus line signals), pixel transistor 7 connected to selected gate bus lines 6... is turned on, and at that point in time, the source bus line signals from the aforementioned source bus line 5 of one scan period are sequentially written as image data to pixel capacity 8 and additional capacity 9.

[0060] Then, the desired display is created by driving liquid crystal corresponding to each pixel unit 4.

[0061] In the next scan period, source bus line signals for which the voltage polarity is inverted are written as image data to pixel capacity 8 and additional capacity 9. In this way, each time the scan period switches, the voltage polarity of the source bus line signal is reversed and this is written as image data to pixel capacity 8 and additional capacity 9,

and each time, the desired display is created by driving the liquid crystal corresponding to each pixel unit 4.

Page 7 of 40

[0062] Therefore, as shown in FIG. 3, with the aforementioned source driver 2, when the SP are input, the phase is skewed by ½ only by the input timing of CK and /CK, and sampling pulses SMP1 to SMP5 are output. By doing this, each sampling pulse SMP1 to SMP5 has a time overlap, so two adjacent sampling switches are always in an ON state.

[0063] However, in this embodiment, the aforementioned sampling switches 19 to 23 have sparse mutual electric connections. In other words, two adjacent sampling switches are not connected to the same data signal line, so the load of one data signal line can be reduced from two sampling capacitors to one. As a result, it is possible to reduce data signal corruption caused by data signal line load.

[0064] Furthermore, each sampling pulse is skewed by a half phase each, so, as shown in FIG. 3, the sampling pulse SMP1 fall and the sampling pulse SMP3 rise have a time overlap. In actuality, there is an occurrence of time for which the sampling transistor 18 and the sampling transistor 21 are in an ON state simultaneously due to sampling pulse corruption or delay.

[0065] In such a case, if sampling transistor 19 and sampling transistor 21 are connected to the same data signal line, when the sampling transistor 19 goes OFF, there are cases when there is an effect of noise that occurs when sampling transistor 21 turns ON, so incorrect data signals are sampled.

[0066] However, with this embodiment, as shown in FIG. 1, sampling transistor 19 and sampling transistor 21 are connected to respectively different data signal lines, so it is possible to sample correct data signals without having an effect of noise due to the aforementioned kind of sampling pulse corruption or delay.

[0067] In this way, without being affected by mutual ON and OFF times between adjacent sampling transistors, it is possible to always supply correct data signals as source bus line signals to source bus line 5, so it is possible to reduce the ghost phenomenon.

[0068] Thus, the LCD of this embodiment is capable of doing high-resolution display for which a decrease in display quality due to the ghost phenomenon caused by data signal corruption or noise is inhibited.

[0069] With this embodiment, so as to have the electrical connections be as sparse as possible for sampling switches 19 to 23, after data signal line 12 is branched into three, data signals are supplied to sampling switches 19 to 23 from data signal lines 16 to 18 via buffer circuits 13 to 15. [0070] However, the invention is not limited to the aforementioned going via buffer circuits 13 to 15, and it is also possible, for example, to not provide buffer circuits

(7) Unexamined Patent Publication H08-305322

13 to 15, and after branching the data signal line 12 into three, to supply data signals directly to sampling switches 19 to 23. In this case, compared to when going via buffer circuits 13 to 15, it is more difficult to have electrical sparseness for sampling switches 19 to 23, so the effect is reduced by half.

[0071] Also, with this embodiment, the sampling method in source driver 2 is the panel sample hold method by which image data as data signals are held on the display unit 1 side, but this can be similarly applied also with a source driver of the driver sample hold method by which image data is held on the source driver side, and the same effect can be obtained. In this case, by using the source driver of the driver sample hold method, it is possible to have sufficient image data write time with pixel units connected to the source driver.

[0072] [Embodiment 2] Following is an explanation of another embodiment of the present invention based on FIG. 4. For convenience of the explanation, the same code numbers are given to members having the same function as those of embodiment 1, and their description will be omitted. The same is true for each embodiment hereinafter. Also, with this embodiment, we will describe a case of applying the constitution applied to source driver 2 of embodiment 1 to display unit 1 of the LCD.

[0073] With the LCD of this embodiment, as shown in FIG. 4, source bus lines 5 connected to source driver 2 of embodiment 1 are branched into three in front of display unit 1, and these are connected respectively to source bus lines 34 to 36 via three buffer circuits 31 to 33. In FIG. 4, the lateral direction is the row direction, and the vertical direction is the column direction.

[0074] The source terminals of pixel transistors 7 arranged in the column direction are connected to the aforementioned source bus lines 34 to 36 such that pixel transistors 7 adjacent in the column direction are not connected to the same source bus line.

[0075] The operation of the LCD of this embodiment is the same as that of the LCD of embodiment 1 other than that the source bus line signals supplied to the display unit 1 are supplied branched into three.

[0076] In the constitution noted above, pixel transistors 7 adjacent in the column direction are connected to mutually independent source bus lines, so there is no mutual effect even when pixel transistors 7 are turned ON and OFF. Because of this, adjacent pixel units 4... are not affected by noise that occurs when mutually adjacent pixel transistors 7 are turned ON and OFF, so it is possible to obtain a high-resolution image without the ghost phenomenon.

Page 8 of 40

[0077] It is also possible to constitute the aforementioned source driver 2 as shown in FIG. 1 of embodiment 1. In this case, it is possible to supply data signals without corruption or delay to display unit 1, and in fact in display unit 1, data signals are written without corruption or delay, so it is possible to provide an LCD with further improved display quality.

[0078] [Embodiment 3] Following is an explanation of yet another embodiment of the present invention based on FIG. 5 and FIG. 6.

[0079] The display device of this embodiment is equipped with a source driver 41 as shown in FIG. 5, instead of the source driver 2 shown in FIG. 1 of embodiment 1

[0080] As shown in FIG. 5, source driver 41 is constituted from four systems of shift registers 42 to 45, AND circuits 46 to 50 for obtaining an AND operation based on the output from these shift registers 42 to 45, and sampling hold circuit 11 for which sampling pulses are supplied from AND circuits 46 to 50.

[0081] The aforementioned AND circuits 46 to 50 are connected to inverters 46a to 50a that respectively invert the output from the shift register of one digit later, and a logical product of the output of shift registers 42 to 45 and the inverted signals of the output of one digit later is obtained; the logical product obtained is supplied as the sampling pulse to sampling hold circuit 11.

[0082] In addition to sampling pulses, data signals such as video signals and the like from data signal line 51 are supplied to sampling hold circuit 11.

[0083] The aforementioned data signal line 51, after being branched into two either inside the display unit 1 or outside source driver 41, is connected to data signal lines 54 and 55 via the buffer circuits 52 and 53. Data signal line 54 is connected to each source terminal of sampling switches 19, 21, and 23, and data signal line 54 is connected to each source terminal of sampling switches 20 and 22. By doing this, sampling switches 19 to 23 are connected alternately to data signal lines 54 and 55, and there are sparse mutual electrical connections.

[0084] Here, we will describe the operation of source driver 41 with the constitution noted above. As shown in FIG. 6, the aforementioned four systems of shift registers 42 to 45 have SP input by CK and /CK of respectively different phases. At this time, the output signals SR1 to SR9 of each shift register 42 to 45 are pulses made to have the phase shifted by 1/8 each.

[0085] The aforementioned shift register output SRi and inversion signal of the shift register output SRi+1 one digit later are input to AND circuits 46 to 50. Then, the logical products obtained with AND circuits 46 to 50 are input as sampling pulses SMP1 to 3 to sampling switches 19 to 23 of sampling hold circuit 11.

[0086] Meanwhile, the data signals supplied from data signal line 51 are respectively input via alternately connected data signal lines 54 and 55 to sampling switches 19 to 23.

(8) Unexamined Patent Publication H08-305322

[0087] Also, the data signals sampled by sampling pulses SMP1 to SMP3 are output to source bus lines 5... as source bus line signals held by the hold capacitors 24 to 28.

[0088] With the constitution noted above, as shown in FIG. 6, sampling pulses SMP1 to 3 are short pulses for which there is no mutual time overlap with AND circuits 46 to 50 for the output SRi of the shift registers 42 and 43. By doing this, two or more sampling pulses do not go in an ON state simultaneously.

[0089] In that way, of sampling switches 19 to 23, only one is always in an ON state, so the load seen from data signal lines 54 and 55 is that of one sampling capacitor. Therefore, compared to the source driver constituted by four systems of shift registers not using an AND circuit, for example the source driver shown in the prior art, it is possible to reduce the load of the data signal line to 1/8, so it is possible to reduce data signal corruption. Also, the since it is possible to reduce the load of the data signal line to 1/8, it is possible to also reduce the time constant of the output CR from the shift register to 1/8, so it is possible to make the data signal corruption smaller than conventionally.

[0090] However, for sampling pulses SMP1 to 3, in actuality, due to delay, corruption or the like of the data signal, the SMPi (i = an integer) fall and the SMPi +1 rise are not simultaneous, and a period occurs when there is a slight overlap. However, with this embodiment, adjacent sampling switches are connected to different data signal lines 54 and 55, so it is possible to not be affected by noise of the data signal lines 54 and 55 that occurs from adjacent sampling switches being in an ON state simultaneously.

[0091] Therefore, with the LCD of this embodiment, it is possible to reduce data signal corruption due to the data signal line load, and also possible to reduce the ghost phenomenon due to data signal noise due to adjacent transistors being in an ON state simultaneously.

[0092] Thus, it is possible to have high-resolution display for which the decrease in display quality due to the ghost phenomenon that occurs caused by data signal corruption and data signal noise is inhibited.

[0093] Furthermore, in this embodiment, we explained a case with four systems for the shift registers, but the invention is not limited to this, and it is sufficient to have at least two systems.

[0094] Also, with this embodiment, AND circuits were used to obtain logical products from the shift register output, but the invention is not limited to this, and for example, it is also possible to use a NOR circuit or the like, and furthermore, when using an AND of SRi and SRi + 7, it is not particularly necessary to have an inverter connected at the input level of the AND circuit.

Page 9 of 40

[0095] Furthermore, with this embodiment, so as to be as electrically sparse as possible for sampling switches 19 to 23 in source driver 41, after data signal line 51 is branched into two, data signals are supplied to sampling switches 19 to 23 from data signal lines 54 and 55 via buffer circuits 52 and 53.

[0096] However, this is not limited to the aforementioned going via the buffer circuits 52 and 53, and for example, it is also possible to supply data signals directly to sampling switches 19 to 23 after branching data signal line 51 into two without providing buffer circuits 52 and 53. In such a case, it is more difficult to be electrically sparse for sampling switches 19 to 23 than in the case of going via buffer circuits 52 and 53, and therefore the effect is reduced by half.

[0097] Also, with this embodiment, the sampling method in source driver 41 is the panel sample hold method by which image data is held as data signals on the display unit 1 side; however, it is possible to similarly apply this to the source driver of the driver sample hold method by which image data is held on the source driver side, and it is possible to obtain the same effects. In such a case, by using the source driver of the driver sample hold method, it is possible to have sufficient write time for image data with the pixel units connected to the source driver.

[0098] [Embodiment 4] In the following, we will explain yet another embodiment of the present invention based on FIG. 7. In this embodiment, we will explain a case of applying the constitution applied to the source driver 41 of embodiment 3 to the signal input with display unit 1 of the LCD.

[0099] In the LCD of this embodiment, as shown in FIG. 7, source bus lines 5... connected to source driver 41 of embodiment 3 are divided into two in front of display unit 1, and the constitution is such that connection is done to the respective source bus lines 58 and 59 via two buffer circuits 56 and 57. In FIG. 7, the lateral direction is the row direction and the vertical direction is the column direction.

[0100] The source terminals of pixel transistors 7 arranged in the column direction are connected to source bus lines 58 and 59 such that pixel transistors 7 adjacent to each other in the column direction are not connected to the same source bus line.

[0101] Also, gate bus lines 6... are connected via AND circuits 60... to gate driver 3, and inverters 60a... that invert the signal output to AND circuit 60 of the respective one row later are connected to those AND circuits 60.... By means of the above-mentioned AND circuit 60, the AND operation of the output of gate driver 3 and the inverted signal of the output from gate driver 3

to AND circuit 60 of one row later is obtained, and the obtained logical product is output to gate bus lines 6 as gate signals.

[0102] The operation of the LCD in this embodiment is the same as the operation of source driver 41 of embodiment 3 except that the source bus line signal supplied to display unit 1 is branched into two, and furthermore, the gate signals supplied from gate driver 3 are output via the AND circuit.

[0103] In the constitution noted above, the gate signals that control whether the pixel transistors 7 are ON or OFF are output to gate bus line 6 via AND circuit 60, so the gate signals do not have time overlap. By doing this, the adjacent pixel units 4... are not affected by noise due to mutually adjacent pixel transistors 7 being ON or OFF, and it is possible to obtain a high-resolution image with no ghost phenomenon.

[0104] Source driver 51 can also be constituted as shown in FIG. 1 of embodiment 1. In such a case, it is possible to supply data signals with no corruption or delay to display unit 1, and with the display unit 1, because data signals are written with no corruption or delay, it is possible to provide an LCD with even better display quality.

[0105] [Embodiment 5] Following is an explanation of yet another embodiment of the present invention based on FIG. 8.

[0106] The LCD of this embodiment is equipped with a source driver 61 as shown in FIG. 8, instead of the source driver 2 shown in FIG. 1 of embodiment 1.

[0107] As shown in FIG. 8, source driver 61 is constituted equipped with source shift register 10, sampling hold circuit 11, and data signal line 12.

[0108] Buffer circuits 62 to 66 are connected to data signal line 12, and the output side of these buffer circuits 62 to 66 are connected to the respective source terminals of sampling switches 19 to 23 of sampling hold circuit 11. In other words, the data signals output from data signal line 12 are supplied to sampling switches 19 to 23 via buffer circuits 62 to 66, and are respectively held in sampling capacitors 24 to 27.

[0109] By doing this, because sampling switches 19 to 23 are connected via data signal line 12 and buffer circuits 62 to 66, here are sparse electrical connections by means of these buffer circuits 62 to 66.

[0110] Here we will explain the operation of source driver 61 with the constitution noted above. The SP input to the aforementioned source shift register 10 is sequentially shifted according to the CK and /CK input to the source shift register 10 and output. Then, the output pulses of each digit are sequentially input as sampling pulses to the gate terminals of the respective sampling switches 19 to 23 in sampling hold circuit 11.

Page 10 of 40

[0111] Meanwhile, data signals from data signal line 12 are input to the source terminals of sampling switches 19 to 23 via buffer circuits 62 to 66.

[0112] Therefore, sampling switches 19 to 23 are made to go to an ON state by the sampling pulses supplied from the aforementioned source shift register 10, and the data signals output from data signal line 12 are held in the sampling capacitors 24 to 27,

[0113] However, by means of buffer circuits 13 to 15 and buffer circuits 52 and 53 arranged in source driver 2 and source driver 41 described in embodiments 1 and 3, the load is matched with the data signal line wiring load and the sampling capacitor load, so it is necessary to have the buffer circuit be a circuit of a size that can handle the aforementioned load.

[0114] However, buffer circuits 62 to 66 of this embodiment are respectively connected to one each of sampling capacitors 24 to 27 is, so the load for one of buffer circuits 62 to 66 is only one sampling capacitor. Because of that, it is possible to make the circuit smaller than for buffer circuits 13 to 15 and buffer circuits 52 and 53 described in embodiments 1 and 3.

[0115] Also, in embodiments 1 and 3, when failure occurs with one buffer circuit, data signals are not supplied for each one of three or one per two source bus lines. Because of this, the problem occurs of having a display defect for 1/3 or $\frac{1}{2}$ of the overall display in display unit 1.

[0116] However, with this embodiment, when failure occurs with buffer circuits 62 to 66, data signals stop being supplied only to the source bus lines connected to the buffer circuit where failure has occurred; therefore, it is also possible to suppress display defects to be only for source bus lines connected to buffer circuits for which failure has occurred.

[0117] Furthermore, for adjacent sampling switches 19 to 23, there is sparse electrical connection by buffer circuits 62 to 66, so for example, even when the OFF resistance of sampling transistors 19 to 23 is decreased by irradiation of light from outside, it is possible to prevent crosstalk of data signals held in sampling transistors 24 to 27 via the OFF resistance of the mutually adjacent sampling switches 19 to 23 connected to the same data signal line 12.

[0118] Typically, inside the source driver, a plurality of signal wires are arranged in addition to the data signal lines, so there is a decrease in the precision of the sampling data due to noise riding via the wiring capacitance of each signal wiring, or via the capacitance of the intersecting part of wires that intersect, or other parasitic capacitance.

(10) Unexamined Patent Publication H08-305322

[0119] However, with source driver 61 of this embodiment, there is only one data signal line 12, so it is possible to reduce the effect of noise riding on data signal line 12.

[0120] In this way, with mutually adjacent sampling transistors, there is no effect when mutual turning ON and Off, and it is possible to always supply accurate data signals to source bus lines 5 as source bus line signals.

[0121] Therefore, with the LCD of this embodiment, it is possible to have a high-resolution display for which there is a reduction in the ghost phenomenon due to corruption of the data signal waveform caused by the load on data signal line 12 or to data signal noise caused by adjacent transistors being in an ON state simultaneously, and to suppress a decrease in display quality due to crosstalk that occurs due to the occurrence of insufficiency or a decrease in the OFF characteristics of the sampling transistors.

[0122] Furthermore, with this embodiment, the sampling method in source driver 61 was the panel sample hold method for which image data is held as data signals on the display unit 1 side; however, it is also possible to similarly apply this with the source driver of the driver sample hold method for which image data is held on the source driver side, and possible to obtain the same effects. In such a case, by using the source driver of the driver sample hold method, it is possible to obtain sufficient write time for the image data with the pixel units connected to the source driver.

[0123] [Embodiment 6] In the following we will explain yet another embodiment of the present invention based on FIG. 9. In this embodiment, we will explain a case in which the constitution used for source driver 61 of embodiment 5 is applied to the signal input with display unit 1 of the LCD.

[0124] As shown in FIG. 9, the LCD of this embodiment has buffer circuits 67... connected to source bus lines 5... that are connected to source driver 61; the source terminals of the pixel transistors 7 are connected to the output side of these buffer circuits 67.... In FIG. 9, the lateral direction is the row direction and the vertical direction is the column direction.

[0125] In other words, a plurality of pixel transistors 7 are connected in the column direction to the same source bus line 5, but the respective pixel transistors 7 are connected to the source bus line 5 so as to be mutually electrically sparse by means of buffer circuit 67.

[0126] Furthermore, the operation of the LCD of this embodiment is the same as the operation of source driver 41 of embodiment 5 except that the source bus line signals are supplied to pixel transistors 7 of the display unit 1 via the buffer circuits 67....

[0127] In the constitution noted above, the source bus line signals from the source bus lines 5 are respectively supplied via the buffer circuits 67... to the plurality of pixel transistors 7... connected on the same source bus line 5, so the source bus line signals

Page 11 of 40

do not interfere with each other. Therefore, the adjacent pixel units 4 are not affected by noise that occurs when pixel transistors 7 are mutually in an ON state, and in fact it is possible to obtain a high-resolution image for which crosstalk due to the OFF resistance of the pixel transistors is inhibited.

[0128] It is also possible to constitute the aforementioned source driver 61 as shown in FIG. 1 of embodiment 1. In this case, it is possible to supply data signals without corruption or delay to display unit 1, and in display unit 1 as well, data signals are written without corruption or delay, so it is possible to provide an LCD with even better display quality.

[0129] [Embodiment 7] In the following we explain yet another embodiment of the present invention based on FIG. 10. For convenience of the explanation, elements having the same function as each of the previously noted embodiments are given the same code numbers, and their description is omitted.

[0130] As shown in FIG. 10, the LCD of this embodiment is constituted by a display unit 1 having a plurality of pixel units 4..., and a source driver 71 and the gate driver 3 that act as the drive circuit that drives the pixel unit 4. In FIG. 10, the lateral direction is the row direction, and the vertical direction is the column direction.

[0131] The above-mentioned source driver 71 is constituted by source shift register 10, AND circuits 72 and 72 for obtaining the logical product of the output from this source shift register 10, data signal lines 73 and 74 for supplying data signals of different polarities (video signals), and sampling hold circuit 11 for sampling data signals according to the output from source shift register 10.

[0132] Inverters 72a and 72a are connected to the abovementioned AND circuits 72 and 72 so that the output of the next digit of the source shift register 10 is inverted and input. In other words, AND circuits 72 obtain the logical product of the output of source shift register 10 and the inverted signal of the output input to AND circuit 72 of the next digit inverted by inverter 72a, and this logical product is output to sampling hold circuit 11 as sampling pulses.

[0133] Also, data signals 73 and 74 have mutually different polarities and data signals for which the polarity has been inverted for each field are supplied via buffer circuits 75 and 76 from a data signal generating circuit (not illustrated).

[0134] The above-mentioned data signal line 73 is connected to the source terminals of sampling switches 19 and 21 of the sampling hold circuit 11, and data signal line 74 is connected to the source terminals of the sampling switches 20 and 22 of sampling hold circuit 11.

[0135] Therefore, sampling pulses from the same AND circuit 72 are supplied to the source terminals of the above-mentioned sampling switches 19 and 20, and sampling pulses from the same AND circuit 72 are supplied to the source terminals of sampling switches 21 and 22. Furthermore, AND circuits 72 supply output

(11) Unexamined Patent Publication H08-305322

from source shift register 10 to sampling hold circuit 11 using a pulse width so as to have no time overlap.

[0136] In the following we will explain the operation of source driver 71 of the constitution noted above. The SP input to the source shift register 10 noted above is sequentially shifted according to the drive clocks CK and /CK input to the source shift register 10 and output. Then, the output pulse of each digit is input to AND circuit 72. Subsequently, the logical product of the output of source shift register 10 and the inverted signal of the next digit output Sri + 1 is obtained in AND circuit 72, and the value of this logical operation is output as sampling pulses to sampling hold circuit 11.

[0137] The output from the above-mentioned AND circuit 72 is sequentially input as sampling pulses to the respective gate terminals of sampling switches 19 to 23 in sampling hold circuit 11.

[0138] Meanwhile, the data signals from data signal line 12 are input to the source terminals of sampling switches 19 to 23 via buffer circuits 62 to 66.

[0139] Therefore, when the sampling pulse output from the above-mentioned source shift register 10 is input to the gate terminals of sampling switches 19 to 23, the data signal output from the data signal line 12 is held in sampling capacitors 24 to 27.

[0140] The held data signals are input to the alternately connected pixel transistors 7... for every other gate bus line 6... via the buffer circuit 77 from source bus lines 5 arranged at the left and right sides of pixel units 4....

[0141] With source driver 61 of the constitution noted above, because the output from source shift register 10 is input to the sampling hold circuit 11 via AND circuits 72..., there is a relationship between the sampling pulse width being small and there not being any mutual time overlap. Because of this, the load sent from data signal lines 73 and 74 is smaller than in the prior art, so it is possible to make the data signal corruption smaller than in the prior art.

[0142] Also, gate driver 3 is constituted by a gate shift register 3a, AND circuits 81... for obtaining the logical product from the output of this gate shift register 3a.

[0143] In the above-mentioned AND circuits \$1..., inverters \$1a... are connected so that the output of the next row of the gate shift register 3a is inverted and input. In other words, an AND circuit \$1 obtains the logical product of the output of gate shift register 3a and the inversion signals obtained by inverting at inverter \$1a the output input to AND circuit \$1 of the next row, and supplies this logical product as a gate signal (scan signal) to the gate bus lines 6.... The AND circuit \$1 makes the output from the gate shift register 3a have a pulse width so as not to have time overlap, and supplies this to the pixel transistors 7....

Page 12 of 40

[0144] Therefore, because the gate signals input to pixel transistors 7... of display unit 1 from the gate driver 3 are the logical products obtained from the output of the gate shift register 3a, there is a relationship of the gate signals not having mutual time overlap. Because of this, it is possible to prevent the effect of noise due to pixel transistors 7... adjacent in the column direction being ON simultaneously.

[0]45] Also, by means of pixel transistors 7... adjacent in the column direction being connected to different source bus lines 5..., even if there is a period for which the gate bus line signal Gi and the gate bus line signal Gi +1 of the next row are in an ON state simultaneously due to signal delay or corruption, a decrease in the precision of the source bus line signals sampled at pixel capacity 8... and additional capacity 9... caused noise that occurs when pixel transistors 7... adjacent in the column direction are ON simultaneously is prevented.

[0146] Typically, the signals applied to source bus line 5 have the polarity of the applied voltage inverted for every scan period to prevent a decrease in reliability due to DC voltage being applied to the liquid crystal. In such a case, if there is a period when pixel transistors 7... adjacent in the column direction are in an ON state simultaneously, a problem occurs of the decrease in the precision of the source bus line data sampled at the pixel capacity 8... becoming even greater.

[0147] However, with this embodiment, the pixel transistors 7... adjacent in the column direction have the source bus line signals supplied via different source bus lines 5... provided at both sides of the respective pixel units 4..., so it is possible to eliminate a period when pixel transistors 7... adjacent in the column direction are in an ON state simultaneously, and as a result, it is possible to prevent a decrease in the precision of the source bus line data sampled at the pixel capacity 8....

[0148] Also, typically, when the polarity of the voltage applied to source bus lines 5 is inverted every scan period, a source bus line 5 charged during a certain scan period has to be charged to the reverse polarity at the next scan period, and so a large drive force is required to drive the source bus lines 5.... As a result, the problem occurs of an increase in the overall power consumption of the source driver due to the power required to drive the source bus lines 5....

[0149] However, with this embodiment, data signals with line, so it is possible for enduce the power required for driving the source bus lines 5..., so it is sufficient to supply data signals with the same polarity to source bus lines 5... arranged at both sides of pixel units 4, so that it is not necessary to supply signals of reverse polarity to the polarity supplied to the vicinity of the source bus line 5... every scan period. By doing this, it is embodiments note have a display whigher resolution, consumption of the source for driving the source bus lines 5..., so it is possible to reduce the overall power higher resolution.

(12) Unexamined Patent Publication H08-305322

[0150] With this embodiment, two source bus lines 5... are arranged at both sides of the pixel units 4..., but the invention is not limited to this, and for example, it is also possible to have two source bus lines 5 and 5 arranged at one side of the pixel units 4. However, in such a case, the form will be such that the source bus lines 5 and the pixel transistors 7 are connected with the source bus lines 5 intersecting every other gate bus line 6..., resulting in an effect of noise from the parasitic capacitance of the intersecting part and the like, and the effect of this is to be unable to exhibit the same level of effect as when the source bus lines 5 and 5 are arranged at both sides of the pixel units 4

[0151] [Embodiment 8] In the following we will explain yet another embodiment of the present invention based on FIG. 11. The LCD of this embodiment has the same constitution for the display unit and the gate driver as for the other embodiments, so we will describe the source driver.

[0152] As shown in FIG. 11, in the source driver of the LCD of this embodiment, there are data signal lines 82... for supplying data signals of a plurality of video signals or the like, and source terminals of sampling switches 86... consisting of transistors such as TFT or the like of sampling hold circuit 85 that are connected to those data signal lines 82....

[0153] A sampling timing control circuit 84 for controlling the sampling timing of the data signals is connected to the gate terminals of the sampling switches 86.

[0154] Data signal lines 82 are connected to the data signal generating circuit (not illustrated) via the buffer circuit 83. These data signal lines 82 are connected one each to sampling switch 86. By doing this, because the load on data signal lines 82... is only one sampling switch 86, it is possible to lower the impedance of the data signal line before dividing even more than when a plurality of sampling switches 86... are connected to one data signal line 82.

[0155] In other words, by dividing data signals output from the above-mentioned data signal generating circuit into a plurality in the display horizontal direction, it is possible to lower the impedance of the data signal line before dividing, particularly the capacitance component, to about L/N (N: number of divisions). By doing this, it is possible to significantly improve the time constant of the data signal line, so it is possible to suppress the occurrence of crosstalk. [0156] Furthermore, because it is possible to input to display unit 1 the input of the data signals to the display unit 1 from the vicinity of the sampling hold circuit 85, it is possible to significantly improve the time constant by doing this as well. [0157] This embodiment can be applied to each of the embodiments noted above, and by doing this, it is possible to have a display with even less occurrence of crosstalk and higher resolution.

Page 13 of 40

[0158] Above, by means of embodiments 1 through 8, the respective basic configurations were shown; it is also possible to change the circuit configuration, for example, to change when constituting in a so-called decoder type circuit without using the shift register described previously for the sampling pulse generating circuit.

[0159] Also, for example, when the capacity of the sampling capacitor connected to the sampling transistor is small, it is possible to supply the same data signals via the buffer circuit to each shift register system.

[0160] Furthermore, with embodiments 1 to 8 noted above, it is also possible to monolithically form on the same substrate the source driver and the gate driver as the drive circuit including the sampling circuits, and the display unit consisting of pixel units or the like as the image display unit. In such a case, it is possible to improve the drive force of the pixel transistor that accompanies larger screen size, and to reduce the drive IC mounting costs and the like.

[0161] [Effect of the Invention] The display device of the invention of claim 1, as described above, has a constitution equipped with a plurality of data signal lines by which data signals are respectively supplied, a plurality of sampling circuits by which the data signals supplied from the plurality of data signal lines are respectively sampled, a plurality of

data bus lines respectively connected to the plurality of sampling circuits, a plurality of pixel units connected to the plurality of data bus lines and arranged in matrix form, and a drive circuit including the sampling circuits for driving the data bus lines, wherein at least two of the plurality of data signal lines have the same data signals supplied, and are connected to different sampling circuits via respectively different buffer circuits.

[0162] By doing this, by means of adjacent sampling circuits, there is no effect during mutual turning ON and OFF, and it is possible to reduce the ghost phenomenon by always sampling correct data signals. It is also possible to reduce crosstalk due to the OFF resistance of the transistors of the pixel unit and the sampling circuit unit.

[0163] Therefore, an effect is exhibited of it being possible to have a high-resolution display for which a decrease in display quality due to ghosts and crosstalk is inhibited.

[0164] The display device of the invention of claim 2, as described above, is the display device according to claim 1, wherein of the plurality of sampling circuits, the sampling circuits for which the timing of the sampling is synchronized are connected to respectively different data signal lines, and there is no time overlap of the ON time of the respective sampling circuits.

[0165] By doing this, in addition to the effects of claim 1, the effect is exhibited of it being possible to reduce the noise that occurs due to another sampling circuit being in an ON state at the moment that the sampling circuit goes to the OFF state. [0166] The display device of the invention of claim 3, as described above, is the display device according to claim 1 or 2, wherein the buffer circuits are formed on the same substrate as the sampling circuits.

(13) Unexamined Patent Publication H08-30532

[0167] By doing this, it is possible to suppress the degradation of data signals related to contact resistance due to the flexible substrate or the like that connects the buffer circuits and the sampling circuits. It is also possible to suppress an increase in the connection terminals for connecting the buffer circuits and the sampling circuits, exhibiting an effect of being able to improve reliability with mounting.

[0168] The display device of the invention of claim 4, as described above, is equipped with a plurality of data signal lines by which data signals are respectively supplied, a plurality of sampling circuits by which the data signals supplied from the plurality of data signal lines are respectively sampled, a plurality of data bus lines respectively connected to the plurality of sampling circuits, a plurality of pixel units connected to the plurality of data bus lines and arranged in matrix form, and a drive circuit including the sampling circuits for driving the data bus lines, wherein the data signal line is divided into a plurality in the horizontal direction of the display, and each divided signal line is connected to sampling circuits via respectively different buffer circuits.

[0169] By doing this, it is possible to reduce data signal line resistance and capacitance, thus making it possible to further reduce degradation of the data signals with the data signalline and to reduce noise during sampling.

[0170] The display device of the invention of claim 5, as described above, is equipped with a plurality of data signal lines by which data signals are respectively supplied, a plurality of sampling circuits by which the data signals supplied from the plurality of data signal lines are respectively sampled, a plurality of data bus lines respectively connected to the plurality of sampling circuits, a plurality of pixel units connected to the plurality of data bus lines and arranged in matrix form, and a drive circuit including the sampling circuits for driving the data bus lines, wherein of the plurality of pixel units, respectively different data bus lines are connected to the plurality of pixel units adjacent in the column direction, and the same sampling circuits are connected via the buffer circuits to these data bus lines.

[0171] By doing this, it is possible to inhibit interference of pixel units adjacent in the column direction, so it is possible to reduce crosstalk between pixel units, and as a result, an effect is exhibited of being able to improve the display quality.

[0172] The display device of the invention of claim 6, as described above, is the display device according to claim 1, 2, 3, 4 or 5, wherein a drive circuit and an image display unit consisting of the plurality of pixel units are formed monolithically on the same substrate.

[0173] By doing this, an effect is exhibited of being able to improve the drive force of the pixel transistors accompanying larger screen size, and to reduce the drive IC mounting cost and the like.

Page 14 of 40

(14) Unexamined Patent Publication H08-305322

[Brief Description of the Drawings]

[FIG. 1] is a schematic constitution block diagram of the source driver of the LCD of an embodiment of the present invention.

[FIG. 2] is a schematic constitution block diagram of an LCD equipped with the source driver shown in FIG. 1. [FIG. 3] is an operation timing chart of the source driver

shown in FIG. 1. [FIG. 4] is a schematic constitution block diagram of an LCD of another embodiment of the present invention.

[FIG. 5] is a schematic constitution block diagram of the source driver of an LCD of yet another embodiment of the present invention.

[FIG. 6] is an operation timing chart of the source driver shown in FIG. 5.

[FIG. 7] is a schematic constitution block diagram of an LCD of yet another embodiment of the present invention. [FIG. 8] is a schematic constitution block diagram of the source driver of an LCD of yet another embodiment of the

present invention. [FIG, 9] is a schematic constitution block diagram of LCD of yet another embodiment of the present invention.

[FIG. 10] is a schematic constitution block diagram of an LCD of yet another embodiment of the present invention. [FIG. 11] is a schematic constitution block diagram of the source driver of an LCD of yet another embodiment of the present invention.

[FIG. 12] is a schematic constitution block diagram of a prior art LCD.

[FIG. 13] is a schematic constitution block diagram of a source driver equipped with the LCD shown in FIG. 12. [FIG, 14] is a schematic constitution block diagram of another prior art source driver.

 $\left[\text{FIG. 15} \right]$ is an operation timing chart of the source driver shown in FIG. 14.

[Explanation of Codes]

FIG. 11

Sampling timing control circuit

82

82

83

84

1	Display unit (image display unit)
2	Source driver (driver circuit)
3	Gate driver (driver circuit)
4	Pixel unit
5	Source bus line (drive circuit)
6	Gate bus line (drive circuit)
10	Source shift register
11	Sampling hold circuit
12	Data signal line
13 to 15	Buffer circuit
16 to 18	Data signal line
19 to 23	Sampling switch (sampling circuit)
24 to 28	Sampling capacitor (sampling circuit)
41	Source driver (drive circuit)
51	Data signal line
52, 53	Buffer circuit
54, 55	Data signal line
61	Source driver (drive circuit)
62 to 66	Buffer circuit
54, 55	Data signal line
73, 74	Data signal line
75 to 80	Buffer circuit

85

Page 15 of 40

(15) Unexamined Patent Publication H08-305322



Page 16 of 40











Page 17 of 40

Unexamined Patent Publication H08-305322 FIG. 9











Page 18 of 40

(18) Unexamined Patent Publication H08-305322





.

Page 19 of 40

IPR2015-00887 Exhibit 2006 159 of 272

(19) Unexamined Patent Publication H08-305322



FIG. 15

Page 20 of 40

IPR2015-00887 Exhibit 2006 160 of 272

Page 21 of 40

IPR2015-00887 Exhibit 2006 161 of 272

(11)特許出顧公開番号

(12) 公開特許公報(A)

特開平8-305322

(19)日本国特許庁(JP)

(43)公開日 平成8年(1996)11月22日

(51) Int.Cl.*		識別記号	庁内整理番号	FΙ			ŧ	达病表示	箇所
G 0 9 G	3/36			G09G	3/36				
GD2F 1/133		505		G 0 2 F	1/133	505			
		550				550			
H04N	5/66	102		H04N	5/66	102B			
				審查請求	未諳求	諸求項の数6	OL	(全 19	頁)
(21)出願番号		待题平7-112129		(71) 出願人	000005049				
1. 172: V		20.00			シャーン	7株式会社			
(22)出順日 5		平成7年(1995)5月10日			大阪府大	大阪市阿倍野区	長池町2	2番22号	
		1 //// 1 (/////////////////////////////	P1	(72) 発明者	佐々木	條			
					大阪府	大阪市阿條野区	影批問[2]	2番22号	シ
					+	朱式合社内			
				(72) 器相关	-¥411 2	2			
				(14) 20 93 34	-	노 (-····································	記みれ目での	7-第-22-日	37
							2102112	CH420.3	
				10.20	常式 要任内				
			(72) 発明者	松油	F				
				大阪府フ	大阪市阿倍野区	曼池町2	2番22号	2	
					ヤーブを	来式会社内			
			(74)代理人	弁理士	原議三				

(54) 【発明の名称】 表示装置

(57)【要約】

【構成】 データ信号線12からの同一のデータ信号 が、パッファ回路13~15を介して3本のデータ信号 線16~18に供給された後、サンプルホールド回路1 1のサンプリングスイッチ19~23に供給される。サ ンプルホールド回路11にてサンプリングされたデータ 信号は、ソースバスライン5…に供給される。 【効果】 なまりやノイズの少ないデータ信号を正確に サンプリングすることができるので、水平解像度の低下 および表示品位の低下を抑えた高解像度の表示が可能と なる。



Page 22 of 40

【特許請求の範囲】

【請求項1】データ信号がそれぞれ供給される複数のデ ータ信号線と、

上記複数のデータ信号線から供給されるデータ信号をそ れぞれサンプリングする複数のサンプリング回路と、

上記複数のサンプリング回路にそれぞれ接続される複数 のデータバスラインと、

上記複数のデータバスラインに接続されると共に、マト リクス状に配された複数の絵素部と、

上記サンプリング回路を含み、上記データバスラインを 駆動する駆動回路とを備え、

上記複数のデータ信号線の少なくとも2本は、同一デー タ信号が供給されると共に、それぞれが異なるバッファ 回路を介して異なるサンプリング回路に接続されている ことを特徴とする表示装置。

【請求項2】上記複数のサンプリング回路のうち、サン プリングのタイミングが同期するサンプリング回路は、 それぞれ異なるデータ信号線に接続されると共に、それ ぞれのサンプリング回路のON期間が時間的に重なりを 持たないことを特徴とする請求項1記載の表示装置。

【請求項3】上記バッファ回路は、上記サンプリング回路と同一の基板上に形成されていることを特徴とする請求項1または2記載の表示装置。

【請求項4】データ信号がそれぞれ供給される複数のデ ータ信号線と、

上記複数のデータ信号線から供給されるデータ信号をそれぞれサンプリングする複数のサンプリング回路と、

上記複数のサンプリング回路にそれぞれ接続される複数 のデータバスラインと、

上記複数のデータバスラインに接続されると共に、マト リクス状に配された複数の絵素部と、

上記サンプリング回路を含み、上記データバスラインを 駆動する駆動回路とを備え、

上記データ信号線は、表示の水平方向で複数に分断され ると共に、分断された各々の信号線は、それぞれ異なる バッファ回路を介してサンプリング回路に接続されてい ることを特徴とする表示装置。

【請求項5】データ信号がそれぞれ供給される複数のデ ータ信号線と、

上記複数のデータ信号線から供給されるデータ信号をそれぞれサンプリングする複数のサンプリングする複数のサンプリング回路と、

上記複数のサンプリング回路にそれぞれ接続される複数 のデータバスラインと、

上記複数のデータバスラインに接続されると共に、マト リクス状に配された複数の絵素部と、

上記サンプリング回路を含み、上記データバスラインを 駆動する駆動回路とを備え、

上記複数の絵素部のうち、列方向に隣接する複数の絵素 部には、それぞれ異なるデータバスラインが接続される と共に、これらデータバスラインには、バッファ回路を 介して同一のサンプリング回路が接続されていることを 特徴とする表示装置。

【請求項6】上記駆動回路と、上記複数の絵素部からな る画像表示部とが同一基板上にモノリシックに形成され ていることを特徴とする請求項1、2、3、4または5 記載の表示装置。

【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は、液晶表示装置等の表示 装置に関するものである。

[0002]

【従来の技術】従来より、表示装置として、例えば液晶 表示装置(以下、LCDと称する)は、図12に示すよ うに、複数の絵素部104…を有する表示部101と、 各絵素部104を駆動する駆動回路としてのソースドラ イバ102およびゲートドライバ103とで構成されて いる。

【0003】上記各絵素部104…は、ソースドライバ 102に接続された複数のソースバスライン105…と ゲートドライバ103に接続された複数のゲートバスラ イン106…との直交する部分にそれぞれ配置されてい る。よって、各絵素部104…の配置は、表示部101 上でマトリクス状となる。

【0004】また、絵素部104は、TFT(Thin film transistor)からなる絵素トランジスタ107と、絵素 容量108と、付加容量109とで構成され、絵素トラ ンジスタ107のゲート端子はゲートバスライン106 に、ソース端子はソースパスライン105に、ドレイン 端子は絵素容量108および付加容量109に接続され ている。

【0005】ソースドライバ102は、シフトレジスタ 110と、トランジスタからなるサンプリングスイッチ 111、サンプリングコンデンサ112、データ信号線 113等で構成され、上記サンプリングスイッチ11 1、サンプリングコンデンサ112、データ信号線11 3およびソースバスライン105からサンプルホールド 回路114を形成している。

【0006】上記シフトレジスタ110には、スタート パルス(SP)、駆動クロック(CK、/CK)が入力 され、入力されたSPは、CK、/CKに応じて順次シ フトしてサンプルホールド回路114に出力される。

【0007】ゲートドライバ103は、シフトレジスタ 115を有し、各ゲートバスライン106…に走査信号 を順次出力するようになっている。

【0008】尚、上記表示部101、ソースドライバ1 02およびゲートドライバ103は、同一基板上にモノ リシックに形成されている場合と、表示部101のみが 絶縁基板上に形成されている場合とがある。

【0009】ここで、上記構成の表示装置の動作につい て以下に説明する。まず、ソースドライバ102のシフ

Page 23 of 40

トレジスタ110に入力されたSPは、CK、/CKに より順次シフトしてサンプルホールド回路114に出力 され、サンプルホールド回路114でのサンプリングパ ルスとなる。そして、入力されたサンプリングパルスに よってサンプリングスイッチ111がON状態となり、 このサンプリングパルスが入力された時点でのデータ信 号線113のデータ信号がサンプリングされる。

【0010】そして、サンプリングパルスによりサンプ リングされたデータ信号は、サンプリングコンデンサ1 12にホールドされソースバスライン信号としてソース バスライン105に出力される。

【0011】一方、ゲートドライバ103のシフトレジ スタ115における各桁の出力は、走査信号(ゲートバ スライン信号)として順次ゲートバスライン106…に 出力され、選択されたゲートバスライン106に繋がる 絵素トランジスタ107をONし、その時点でのソース バスライン信号を画像データとして絵素容量108およ び付加容量109に順次書き込んでいく。

[0012]そして、各絵素部104に対応した液晶を 駆動させることにより所望する表示を行うようになって いる。

【0013】したがって、上記構成のLCDでは、上述 したように、ソースドライバ102は、表示部101側 で画像データを保持するパネルサンプルホールド方式と なっている。このようなソースドライバ102を有する LCDにおいては、水平走査方向の絵案部104が多く なるとシフトレジスタ110の最下位桁に繋がる絵素部 104と最上位桁とに繋がる絵素部104とでは、画像 データの書込時間が異なる。このため、シフトレジスタ 110の上位桁に繋がる絵素部104では画像データの 書込時間を長くすることができるが、下位桁に繋がる絵 素部104では画像データの書込時間が十分にとれなく なるという問題が生じる。

【0014】そこで、上記の問題を解決するために、ソ ースドライバ側で画像データを保持するドライバサンプ ルホールド方式のソースドライバを使用したLCDが提 案されている。

【0015】以下に、上記ドライバサンプルホールド方 式のソースドライバを使用したLCDについて説明す

る。尚、このLCDでは、ソースドライバ以外は図12 に示すLCDと同様の表示部101およびゲートドライ パ103を有するものとし、ここでの説明は、ドライバ サンプルホールド方式のソースドライバについてのみ行 う。

【0016】上記ドライバサンプルホールド方式のソー スドライバは、図12に示すソースドライバ102のサ ンプルホールド回路114の出力側に、図13に示すよ うに、トランスファースイッチ116、ホールドコンデ ンサ117、パッファ回路118、トランスファー信号 線119からなるトランスファー回路120が接続され た構成となっている。

【0017】即ち、サンプルホールド回路114にて1 走査線分のデータがサンプリングされた時点で、トラン スファー回路120にてトランスファー信号線119か らトランスファー信号が出力され、トランスファースイ ッチ116がON状態となり、サンプルホールド回路1 14のサンプリングコンデンサ112に保持されたデー タが一斉にホールドコンデンサ117に転送された後、 次の走査期間のサンプリングが行われる。

特開平8-305322

【0018】つまり、次の1走査線分のデータをサンプ リングしている期間、ホールドコンデンサ117に保持 された前回の1走査線分のサンプリングデータがソース バスライン信号として、バッファ回路118を介してソ ースバスライン105(図12)に印加され続ける。

【0019】このように、ドライバサンプルホールド方 式のソースドライバを使用することで、水平走査方向の 絵素部104の数が多くなっても、それぞれの絵素部1 04…への画像データの書込時間が十分にとれる。これ によって、シフトレジスタ110の最下位桁に繋がる絵 素部104と最上位桁に繋がる絵素部104との間にお いて、画像データの書込時間をほぼ同じにすることがで きる。

【0020】さらに、上記LCDが絶縁基板上にドライ バモノリシックで形成されている場合、p-SITFT を用いて形成されるシフトレジスタを安定して動作させ る速度は数MHz程度であり、高速動作が要求される水 平方向の絵素数が多いLCDのソースドライバ内のシフ トレジスタでは、シフトレジスタの動作速度が不足する といった不具合が生じる。

【0021】そこで、シフトレジスタの動作速度を低減 するために、例えば図14に示すように、複数系統、こ の場合4系統のシフトレジスタ131~134を設け

て、それぞれのシフトレジスタ131~134には、位 相の異なるCK1~CK4、/CK1~/CK4で動作 させることにより、全体のシフト速度はそのままで、各 段のシフトレジスタ131~134を低速で動作させる ソースドライバが提案されている。

【0022】上記4系統のシフトレジスタ131~13 4を有するソースドライバでは、図15に示すように、 スタートパルスSPをCK1~CK4、/CK1~/C K4によって順次シフトし、サンプリングパルスSMP 1~SMP8を出力するようになっている。尚、4系統 のシフトレジスタ131~134の出力であるSMP1 ~SMP8の幅は、シフトレジスタが1系統の時の4倍 となっているが、各SMP1~SMP8の位相のずれは シフトレジスタが1系統の時と同じである。

[0023]

【発明が解決しようとする課題】ところが、上記4系統 のシフトレジスタ131~134を有するソースドライ バでは、図15に示すように、各サンプリングパルスS

Page 24 of 40

MP1~SMP8が互いにオーバーラップする形とな る。このため、ある瞬間をみた場合、常に8個のサンプ リングトランジスタ111…がONとなっている。つま り、データ信号線113、或いはデータ信号出力回路に 対しては、サンプリングトランジスタ111…を介して 8個のサンプリングコンデンサ112…の容量がその負 荷となる。さらに、データ信号線113には配線抵抗

が、また、サンプリングトランジスタ111にはON抵 抗が存在するため、各サンプリングコンデンサ112で のデータ信号はRC積分回路の時定数の作用で応答が悪 化し、元のデータ信号と比べて波形のなまったものとな る。

【0024】このようになまった波形をもとになされる データ信号のサンプリングでは、元々データ信号が有す る帯域情報が失われているので、水平解像度の低い表示 となる。さらに、走査信号においても(図示しない)、 構成によってはゲートシフトレジスタの隣接する2つの 出力がオーバーラップしており絵素部分についても上記 したソースドライバのサンプリング部と同様の不具合を 生じる。

【0025】このような不具合を防ぐために、各シフト レジスタ131~134毎に、映像信号線を配設した表 示装置が提案されている。この場合、例えば、図15に 示すサンプリングパルスのN番目(SMP1)の立ち下 がりと、N+8番目(SMP9)の立ち上がりとが同一 のタイミングとなっているが、実際には信号波形のなま りや遅延により、N番目のサンプリングトランジスタ1 11が完全にOFFとなる前にN+8番目のサンプリン グトランジスタ111が同時にONする現象が生じる。

【0026】このような現象が生じると、上述のよう に、映像信号線を複数に分けたとしても、ソースドライ バのN番目のサンプルホールド回路114のサンプリン グデータはN+4のサンプリング信号のみならず、N+ 8番目のサンプリングデータによっても影響を受けるこ とになり、ゴースト現象或いはノイズとして表示に悪影 響を与えることになる。

【0027】さらに、上述の現象は、表示部でも同様に 起こり得る。このため、例えば、本件出願人は、特願平 5-300537号において、同一の映像信号線を駆動 回路の外部で複数に分岐した表示装置を提案している。 このように、同一の映像信号線を駆動回路の外部で複数 に分岐することで、一本の映像信号線に接続されたサン プリング回路が同時に複数個ONとなることがなく、こ れによって、各映像信号線中の信号のなまりを小さく し、表示装置の解像度を向上させている。

【0028】ところで、同一の映像信号線を単に複数に 分割しても、パネルと同一基板上で複数に分割している 場合には、フレキシブル基板等との接触抵抗、配線抵 抗、更には映像信号供給源の出力インピーダンスによ り、時定数を大きくはできるが、ゴーストの発生を完全 に抑えることはできない。また、パネル外部で同一の映 像信号線を単に複数に分割しても、上記したフレキシブ ル基板等との接触抵抗、配線抵抗、更には映像信号供給 源の出力インビーダンスにより、時定数を大きくはでき るが、ゴーストの発生を完全に抑えることはできない。 【0029】また、ソースドライバを構成する同一のデ ータ信号線に繋がるサンプリング回路についてみてみる と、サンプリングトランジスタにはOFF抵抗が存在す るが、サンプリングトランジスタのOFF抵抗が十分に 大きくないと、サンプリングコンデンサに書き込まれて いるサンプリングデータがトランジスタのOFF抵抗、 データ信号線を通してお互いにクロストークするという 不具合が生じる。

【0030】本発明は、上記の各問題点に鑑みなされた ものであって、その目的は、隣接するトランジスタが同 時にONすることによる、データ信号のなまりや、デー タ信号のノイズを低減させると共に、トランジスタのO FF特性の不足および低下によるクロストークを低減 し、ゴースト現象を防止すると共に、水平解像度の低下 やクロストークによる表示品位の低下を抑えた商解像度 の表示を実現し得る表示装置を提供することにある。 【0031】

【課題を解決するための手段】諸求項1の表示装置は、 データ信号がそれぞれ供給される複数のデータ信号線 と、上記複数のデータ信号線から供給されるデータ信号 をそれぞれサンプリングする複数のサンプリング回路 と、上記複数のサンプリング回路にそれぞれ接続される 複数のデータバスラインと、上記複数のデータバスライ ンに接続されると共に、マトリクス状に配された複数の 絵素部と、上記サンプリング回路を含み、上記データバ スラインを駆動する駆動回路とを備え、上記複数のデー タ信号線の少なくとも2本は、同一データ信号が供給さ れると共に、それぞれが異なるパッファ回路を介して異 なるサンプリング回路に接続されていることを特徴とし ている。

【0032】請求項2の表示装置は、請求項1記載の表示装置において、複数のサンプリング回路のうち、サン プリングのタイミングが同期するサンプリング回路は、 それぞれ異なるデータ信号線に接続されると共に、それ ぞれのサンプリング回路のON期間が時間的に重なりを 持たないことを特徴としている。

【0033】請求項3の表示装置は、請求項1または2 記載の表示装置において、バッファ回路は、サンプリン グ回路と同一の基板上に形成されていることを特徴とし ている。

【0034】請求項4の表示装置は、データ信号がそれ ぞれ供給される複数のデータ信号線と、上記複数のデー タ信号線から供給されるデータ信号をそれぞれサンプリ ングする複数のサンプリング回路と、上記複数のサンプ リング回路にそれぞれ接続される複数のデータバスライ

Page 25 of 40

ンと、上記複数のデータバスラインに接続されると共 に、マトリクス状に配された複数の絵素部と、上記サン プリング回路を含み、上記データバスラインを駆動する 駆動回路とを備え、上記データ信号線は、表示の水平方 向で複数に分断されると共に、分断された各々の信号線 は、それぞれ異なるバッファ回路を介してサンプリング 回路に接続されていることを特徴としている。

【0035】請求項5の表示装置は、データ信号がそれ ぞれ供給される複数のデータ信号線と、上記複数のデー タ信号線から供給されるデータ信号をそれぞれサンプリ ング回路にそれぞれ接続される複数のデータパスライ ンと、上記複数のデータパスラインに接続されると共 に、マトリクス状に配された複数の絵素部と、上記サン プリング回路を含み、上記データパスラインを駆動する 駆動回路とを備え、上記複数の絵素部のうち、列方向に 隣接する複数の絵素部には、それぞれ異なるデータパス ラインが接続されると共に、これらデータパスラインに は、パッファ回路を介して同一のサンプリング回路が接 続されていることを特徴としている。

【0036】諸求項6の表示装置は、諸求項1、2、 3、4または5記載の表示装置において、駆動回路と、 複数の絵素部からなる画像表示部とが同一基板上にモノ リシックに形成されていることを特徴としている。 【0037】

【作用】 請求項1の構成によれば、複数のデータ信号線 の少なくとも2本は、同一データ信号が供給されると共 に、それぞれが異なるバッファ回路を介して異なるサン プリング回路に接続されていることで、同一データ信号 が供給される隣接するサンプリング回路の電気的な繋が りを疎にすることができる。

【0038】これにより、同一データ信号が供給される 隣接するサンプリング回路が同時にON状態となって も、このときに発生するノイズによって、同一データ信 号が供給される他の隣接するサンプリング回路に影響を 与えないようになる。即ち、上記ノイズによって読った データ信号がサンプリングされないようになる。

【0039】また、隣接するサンプリング回路が同一デ ータ信号線に接続されていないことから、一本のデータ 信号線の負荷を低減することができるので、データ信号 のなまりを低減することができる。

【0040】したがって、隣接するサンプリング回路で は、データ信号のなまりによる誤サンプリングが無く、 且つ互いにON・OFF時の影響を受ず、常に正確なデ ータ信号をサンプリングし、サンプリングしたデータ信 号をデータバスラインに供給することができるので、絵 素部でのサンプリング回路のON・OFF特性の不良に よるクロストークを低減させることができる。よって、 クロストークによる表示品位の低下を抑えた高解像度の 表示を可能としている。 【0041】請求項2の構成によれば、サンプリングの タイミングが同期するサンプリング回路が、それぞれ異 なるデータ信号線に接続されると共に、それぞれのサン プリング回路のON期間が重ならないことで、一つのサ ンプリング回路がOFF状態となる瞬間に他のサンプリ ング回路がON状態となることにより生じるノイズの低 減を図ることができる。

【0042】請求項3の構成によれば、サンプリング回路に接続されたバッファ回路が、サンプリング回路と同一の基板上に形成されていることで、バッファ回路とサンプリング回路とを接続するフレキシブル基板等の接触抵抗、配線抵抗等によるデータ信号の劣化を抑制することができる。また、バッファ回路とサンプリング回路とを接続するための接続端子の増加を抑制でき、実装に伴う信頼性を向上させることができる。

【0043】請求項4の構成によれば、データ信号線 は、表示の水平方向で複数に分断されると共に、分断さ れた各々の信号線は、それぞれ異なるバッファ回路を介 してサンプリング回路に接続されていることで、データ 信号線に対する負荷を低減することができる。これによ り、データ信号線の抵抗および容量を低減することがで きるので、よりデータ信号線におけるデータ信号の劣化 を低減させ、サンプリング時のノイズの低減を図ること ができる。

【0044】請求項5の構成によれば、複数の絵素部の うち、列方向に隣接する複数の絵素部には、それぞれ異 なるデータバスラインが接続されると共に、これらデー タバスラインには、バッファ回路を介して同一のサンプ リング回路が接続されていることで、列方向に隣接する 絵素部の干渉を抑えることができる。これにより、絵素 部同士のクロストークを低減することができるので、表 示品位を向上させることができる。

[0045] 諸求項6の構成によれば、駆動回路と、複 数の絵素部からなる画像表示部とが同一基板上にモノリ シックに形成されていることで、大画面化に伴う画素ト ランジスタの駆動力向上や、駆動1Cの実装コストの低 減等を図ることができる。

[0046]

【実施例】

[実施例1]本発明の一実施例について図1ないし図3 に基づいて説明すれば、以下の通りである。尚、本実施 例では、表示装置として液晶表示装置(以下、LCDと 称する)について説明し、後述する他の実施例において も同様とする。

【0047】本実施例に係るLCDは、図2に示すよう に、マトリクス状に配された複数の絵素部4…を有する 表示部1と、各絵素部4…を駆動する駆動回路としての ソースドライバ2およびゲートドライバ3とから構成さ れている。

【0048】表示部1には、ソースドライバ2に接続さ

Page 26 of 40

れた複数のソースバスライン5…と、ゲートドライバ3 に接続された複数のゲートバスライン6…とが直交する ように配置されており、ソースバスライン5とゲートバ スライン6との交差部に絵素部4が配置されている。即 ち、表示部1は、ソースドライバ2からの映像信号等の データ信号とゲートドライバ3からの走査信号とによっ て絵素部4を駆動させ、図示しない液晶層の液晶の配向 状態を変化させて所望する画像を表示するようになって いる。

【0049】上記絵素部4は、TFT(Thin film trans istor)からなる絵素トランジスタ7と、絵素容量8と、 付加容量9とで構成され、絵素トランジスタ7のゲート 端子はゲートバスライン6に、ソース端子はソースバス ライン5に、ドレイン端子は絵素容量8および付加容量 9に接続されている。即ち、絵素トランジスタ7は、走 査信号によって0Nされると、絵素容量8および付加容 量9にソースバスライン5からのソースバスライン信号 (映像信号)が書き込まれるようになっている。

【0050】ソースドライバ2には、ソースシフトレジ スタ10と、ソースシフトレジスタ10からのサンプリ ングパルスによってデータ信号線12からのデータ信号 をサンプリングするサンプルホールド回路11とが設け られている。尚、上記データ信号線12は、ソースドラ イバ2内で3つに分岐され、パッファ回路13~15を 介して3つのデータ信号線16~18に接続されてい

る。尚、本実施例では、上記バッファ回路13~15を ソースドライバ2内に設けたが、これに限定されるもの でなく、外部に設けても良い。即ち、データ信号線12 をソースドライバ2内で分岐するのではなく、ソースド ライバ2の外部で分岐しても良い。

【0051】上記ソースシフトレジスタ10には、スタ ートパルス(SP)、駆動クロック(CK、/CK)が 入力され、入力されたSPは、CK、/CKに応じて順 次シフトし、サンプリングパルスとしてサンプルホール ド回路11に出力される。

【0052】サンプルホールド回路11には、図1に示 すように、データ信号線12からのデータ信号がバッフ ア回路13~15を介して接続された3つのデータ信号 線16~18から供給され、上記ソースシフトレジスタ 10からのサンプリングパルスに応じて上記データ信号 をサンプリングするようになっている。即ち、同一デー タ信号が3つに分岐され、それぞれの信号が別々にサン プリングされる。

【0053】上記サンプルホールド回路11は、ソース シフトレジスタ10のサンプリングパルスに応じてデー タ信号を順次サンプリングするTFTからなるサンプリ ングスイッチ19~23と、サンプリングしたデータを 保持するホールドコンデンサ24~28とを有してい る。尚、一つのサンプリングスイッチと、それに接続さ

れた一つのサンプリングコンデンサとで一つのサンプリ

特開平 8 - 3 0 5 3 2 2

ング回路を構成している。

【0054】上記サンプリングスイッチ19~23のゲ ート端子には、上記ソースシフトレジスタ10からの出 力線10a…がそれぞれ接続され、ソース端子には、一 本のデータ信号線12から分岐されたデータ信号線16 ~18がそれぞれ接続されている。つまり、サンプリン グスイッチ19のソース端子には、データ信号線16が 接続され、サンプリングスイッチ20のソース端子に

は、データ信号線17が接続され、サンプリングスイッ チ21のソース端子には、データ信号線18が接続さ れ、再びサンプリングスイッチ19のソース端子には、 データ信号線16が接続され、以下、順番にデータ信号 線16~18が繰り返して接続される。

【00551以上のように、上記サンプリングスイッチ 19~23は、同一のデータ信号線に繋がるサンプリン グスイッチ、例えばデータ信号線16に繋がるサンプリ ングスイッチ19とサンプリングスイッチ22とが同時 にON状態とならないように接続されている。つまり、 各サンプリングスイッチ19~23は、互いに電気的な 繋がりが疎になっている。

【0056】ここで、上記構成のLCDの動作について、図3の動作タイミングチャートを参照しながら以下 に説明する。

【0057】まず、1走査期間について、ソースドライ バ2のソースシフトレジスタ10に入力されたSPは、 CK、/CKにより顧次シフトしてサンプルホールド回 路11に出力され、サンプルホールド回路11でのサン プリングパルスとなる。そして、入力されたサンプリン グパルスによって各サンプリングスイッチ19~23が ON状態となり、このサンプリングパルスが入力された 時点でのデータ信号線16~18のデータ信号がサンプ リングされる。

【0058】そして、サンプリングパルスによりサンプ リングされた各データ信号は、各ホールドコンデンサ2 4~28で保持されソースバスライン信号としてソース バスライン5…に出力される。

【0059】一方、ゲートドライバ3における各行の出 力は、走査信号(ゲートバスライン信号)として順次ゲ ートバスライン6…に出力され、選択されたゲートバス ライン6に繋がる絵素トランジスタ7をONし、その時 点で、1走査期間の上記ソースパスライン5からのソー スパスライン信号を画像データとして絵素容量8および 付加容量9に順次書き込んでいく。

【0060】そして、各絵素部4に対応した液晶を駆動 させることにより所望する表示を行う。

【0061】次の走査期間では、電圧極性を反転させた ソースバスライン信号を画像データとして絵素容量8お よび付加容量9に書き込む。このようにして、走査期間 が切り替わる毎に、ソースバスライン信号の電圧極性を 反転させて画像データとして絵素容量8および付加容量

Page 27 of 40

9に書き込んでいき、その都度、各絵素部4に対応した 液晶を駆動させることにより所望する表示を行う。

【0062】したがって、上記ソースドライバ2は、図 3に示すように、SPが入力されると、CK、/CKの 入力タイミングによって、1/2だけ位相がずれるよう にしてサンプリングパルスSMP1~SMP5を出力す るようになっている。これにより、各サンプリングパル スSMP1~SMP5は、時間的な重なりを有するの で、隣接する2つのサンプリングスイッチが常にON状 能となっている。

【0063】ところが、本実施例では、上記サンプリン グスイッチ19~23は、互いに電気的な繋がりが疎に なっている。即ち隣接する2つのサンプリングスイッチ が同一データ信号線に接続されていないので、一本のデ ータ信号線の負荷を、サンプリングコンデンサ2つ分か ら1つ分に低減することができる。この結果、データ信 号線の負荷によるデータ信号のなまりを低減することが できる。

【0064】さらに、各サンプリングパルスは1/2ず つ位相がずれているので、図3に示すように、サンプリ ングパルスSMP1の立ち下がりと、サンプリングパル スSMP3の立ち上がりとは時間的に重なりがないよう になっている。実際には、サンプリングパルスのなまり や遅延によって、サンプリングトランジスタ19とサン プリングトランジスタ21とが同時にON状態となる時 間が生じている。

【0065】この場合、サンプリングトランジスタ19 とサンプリングトランジスタ21とが同一のデータ信号 線に接続されていれば、サンプリングトランジスタ19 がOFFとなる時に、サンプリングトランジスタ21が ONとなる時に生じるノイズの影響を受けて誤ったデー タ信号がサンプリングされることになる。

【0066】しかしながら、本実施例では、図1に示す ように、サンプリングトランジスタ19とサンプリング トランジスタ21とが、それぞれ異なるデータ信号線に 接続されているので、上記したようなサンプリングパル スのなまりや遅延によりとじるノイズの影響を受けず

に、正確なデータ信号をサンプリングすることが可能と なる。

【0067】このように、隣接するサンプリングトラン ジスタ同士において、互いにON・OFF時の影響を受 ず、常に正確なデータ信号をソースバスライン信号とし てソースパスライン5に供給することができるので、ゴ ースト現象を低減できる。

【0068】よって、本実施例のLCDは、データ信号 のなまりやノイズが原因のゴースト現象による表示品位 の低下を抑えた高解像度の表示を可能としている。

【0069】尚、本実施例では、ソースドライバ2にお ける各サンプリングスイッチ19~23ができるだけ電 気的な繋がりが疎になるように、データ信号線12を3 つに分岐した後、バッファ回路13~15を介してデー タ信号線16~18から、データ信号を各サンプリング スイッチ19~23に供給している。

【0070】しかしながら、上記したバッファ回路13 ~15を介することに限定されず、例えばバッファ回路 13~15を設けないでデータ信号線12を3つに分岐 した後、データ信号を直接各サンプリングスイッチ19 ~23に供給しても良い。この場合、バッファ回路13 ~15を介した場合よりも、各サンプリングスイッチ1 9~23は電気的に疎になり難いので、その効果は半減 する。

【0071】また、本実施例では、ソースドライバ2に おけるサンプリング方式は、表示部1側でデータ信号と しての画像データを保持するパネルサンブルホールド方 式となっているがソースドライバ側で画像データを保持 するドライバサンプルホールド方式のソースドライバに おいても同様に適用でき、同様の効果を得ることができ る。この場合、ドライバサンブルホールド方式のソース ドライバを使用することで、ソースドライバに繋がる絵 素部では画像データの書込時間を十分にとることができ る。

【0072】 (実施例2)本発明の他の実施例について 図4に基づいて説明すれば、以下の通りである。尚、説 明の便宜上、前記実施例1と同一の機能を有する部材に は、同一の符号を付記し、その説明を省略する。以下の 各実施例についても同様とする。また、本実施例では、 上記実施例1のソースドライバ2に適用した構成をLC

Dの表示部1に適用した場合について説明する。 【0073】本実施例に係るLCDは、上記実施例1の

ソースドライバ2に接続されたソースバスライン5… が、図4に示すように、表示部1の手前で、3つに分岐 し、3つのバッファ回路31~33を介してそれぞれソ ースバスライン34~36に接続されている。図4にお いて、左右方向を行方向、上下方向を列方向とする。 【0074】上記ソースバスライン34~36には、列 方向に配置された絵素トランジスタ7のソース端子が、 列方向に隣接する絵素トランジスタ7同士が同一のソー スパスラインに繋がらなように接続されている。

【0075】尚、本実施例におけるLCDの動作は、表示部1に供給されるソースバスライン信号が3つに分岐 されて供給される他は、上記実施例1のLCDと同様で ある。

【0076】上記の構成において、列方向に隣接した絵 素トランジスタ7同士は、互いに別のソースパスライン に接続されているので、絵素トランジスタ7がON・O FFしても、互いに影響を及ぼし合わない。これによっ て、隣接する絵素部4…は、互いに隣接する絵素トラン ジスタ7がON・OFFするときに生じるノイズの影響 を受けないので、ゴースト現象の無い高解像度の画像を 得ることができる。

Page 28 of 40

【0077】また、上記ソースドライバ2を、上記実施 例1の図1に示すように構成しても良い。この場合、な まりや遅延の無いデータ信号を表示部1に供給でき、し かも、表示部1において、データ信号をなまりや遅延な く書き込めるので、さらに表示品位の向上したLCDを 提供することができる。

【0078】 〔実施例3〕本発明のさらに他の実施例に ついて図5および図6に基づいて説明すれば、以下の通 りである。

【0079】本実施例の表示装置は、前記実施例1の図 1に示すソースドライバ2に代えて、図5に示すよう に、ソースドライバ41を備えている。

【0080】ソースドライバ41は、図5に示すよう に、4系統のシフトレジスタ42~45と、このシフト レジスタ42~45からの出力に基づいて論理積を得る ためのAND回路46~50と、AND回路46~50 からのサンプリングパルスが供給されるサンプルホール ド回路11とから構成されている。

【0081】上記AND回路46~50は、それぞれ一 つ後の桁のシフトレジスタからの出力を反転するインバ ータ46a~50aが接続されており、各シフトレジス タ42~45の出力と、一つ後の桁の出力の反転信号と の論理積を得て、得られた論理積をサンプリングパルス としてサンプルホールド回路11に供給するようになっ ている。

【0082】サンブルホールド回路11には、サンプリ ングパルスの他に、データ信号線51からの映像信号等 のデータ信号が供給されるようになっている。

【0083】上記データ信号線51は、表示部1内部あるいはソースドライバ41外部にて2つに分岐された

後、パッファ回路52・53を介してデータ信号線54 ・55に接続されている。データ信号線54は、サンプ リングスイッチ19・21・23の各ソース端子に接続 され、また、データ信号線54は、サンプリングスイッ チ20・22の各ソース端子に接続されている。これに より、サンプリングスイッチ19~23は、交互にデー タ信号線54・55に接続され、互いに電気的な繋がり が疎となっている。

【0084】ここで、上記構成のソースドライバ41の 動作について以下に説明する。上記の4系統のシフトレ ジスタ42~45には、図6に示すように、SP、それ ぞれ位相の異なるCK、/CKが入力される。このと き、各シフトレジスタ42~45の出力信号SR1~S R9は、位相が1/8ずつずれてシフトするようなパル スとなっている。

【0085】上記シフトレジスタ出力SRiと、そのひ とつ後の桁のシフトレジスタ出力SRi+1の反転信号 とは、AND回路46~50に入力される。そして、A ND回路46~50にて得られた論理積をサンプリング パルスSMP1~3としてサンプルホールド回路11の 各サンプリングスイッチ19~23に入力される。 【0086】一方、上記サンプリングスイッチ19~2 3には、データ信号線51から供給されたデータ信号が 交互に接続されたデータ信号線54・55を介してそれ ぞれ入力される。

【0087】そして、サンプリングパルスSMP1~S MP3によりサンプリングされた各データ信号は、各ホ ールドコンデンサ24~28で保持されソースバスライ ン信号としてソースバスライン5…に出力される。

【0088】上記の構成において、上記サンプリングパ ルスSMP1~3は、図6に示すように、シフトレジス タ42~43の出力SR1をAND回路46~50にて 互いに時間的に重なりのない短いパルスとなっている。 これにより、同時に2つ以上のサンプリングパルスがO N状態とならない。

【0089】このように、常にサンプリングスイッチ1 9~23のうち、一つのみがON状態となっているの で、データ信号線54・55からみた負荷は、サンプリ ングコンデンサーつ分である。したがって、AND回路 を用いずに4系統のシフトレジスタ構成したソースドラ イバ、例えば従来の技術に示したソースドライバに比べ て、データ信号線の負荷を1/8に低減できるので、デ ータ信号のなまりを低減することができる。また、デー タ信号線の負荷を1/8に低減できることから、シフト レジスタからの出力CRの時定数も1/8にすることが できるので、データ信号のなまりを従来よりも小さくで きる。

【0090】ところで、各サンプリングパルスSMP1 ~3は、実際にはデータ信号の遅延やなまり等により、 SMPi(i=整数)の立ち下がりとSMPi+1の立 ち上がりとが同時ではなく、若干オーバーラップする期 間が生じている。しかしながら、本実施例では、隣合う サンプリングスイッチが異なるデータ信号線54・55 に接続されているので、隣合うサンプリングスイッチが 同時にON状態となることから生じるデータ信号線の5 4・55のノイズの影響を受けなくすることができる。 【0091】したがって、本実施例のLCDは、データ 信号線の負荷によるデータ信号のなまりを低減すること ができると共に、隣接するトランジスタが同時にON状 態となることによるデータ信号のノイズによるゴースト 現象の低減ができる。

【0092】よって、データ信号のなまり、データ信号 のノイズが原因で起こるゴースト現象による表示品位の 低下を抑えた高解像度の表示を可能としている。

【0093】尚、本実施例では、シフトレジスタが4系 統である場合について説明したが、これに限定されるも のではなく、少なくとも2系統以上であれば良い。

【0094】また、本実施例では、シフトレジスタの出 力から論理績を得るために、AND回路を用いたが、こ れに限定されるものではなく、例えばNOR回路等を用

Page 29 of 40

いても良く、さらに、SRiとSRi+7のANDをとる場合、AND回路の入力段に接続されたインバータも 特に必要としない。

【0095】さらに、本実施例では、ソースドライバ4 1における各サンプリングスイッチ19~23ができる だけ電気的に疎になるように、データ信号線51を2つ に分岐した後、バッファ回路52・53を介してデータ 信号線54・55から、データ信号を各サンプリングス イッチ19~23に供給している。

【0096】しかしながら、上記したバッファ回路52 ・53を介することに限定されず、例えばバッファ回路 52・53を設けないでデータ信号線51を2つに分岐 した後、データ信号を直接各サンプリングスイッチ19 ~23に供給しても良い。この場合、バッファ回路52 ・53を介した場合よりも、各サンプリングスイッチ1 9~23は電気的に疎になり難いので、その効果は半減 する。

【0097】また、本実施例では、ソースドライバ41 におけるサンプリング方式は、表示部1側でデータ信号 としての画像データを保持するパネルサンプルホールド 方式となっているがソースドライバ側で画像データを保 持するドライバサンプルホールド方式のソースドライバ においても同様に適用でき、同様の効果を得ることがで きる。この場合、ドライバサンプルホールド方式のソー スドライバを使用することで、ソースドライバに繋がる 絵素部では画像データの書込時間を十分にとることがで きる。

【0098】(実施例4)本発明のさらに他の実施例に ついて図7に基づいて説明すれば、以下の通りである。 尚、本実施例では、上記実施例3のソースドライバ41 に適用した構成をLCDの表示部1での信号入力に適用 した場合について説明する。

【0099】本実施例に係るLCDは、図7に示すよう に、上記実施例3のソースドライバ41に接続されたソ ースバスライン5…が、表示部1の手前で、2つに分岐 し、2つのバッファ回路56・57を介してそれぞれソ ースパスライン58・59に接続された構成となってい る。図7において、左右方向を行方向、上下方向を列方 向とする。

【0100】上記ソースパスライン58・59には、列 方向に配置された絵素トランジスタ7のソース端子が、 列方向に隣接する絵素トランジスタ7同士が同一のソー スパスラインに繋がらなように接続されている。

【0101】また、ゲートドライバ3には、AND回路 60…を介してゲートバスライン6…に接続され、これ らAND回路60…には、それぞれ一つ後の行のAND 回路60に出力される信号を反転するインバータ60a …が接続されている。上記AND回路60では、ゲート ドライバ3の出力と、一つ後の行のAND回路60への ゲートドライバ3からの出力の反転信号との論理積を得 て、得られた論理積をゲート信号としてゲートバスライン6に出力するようになっている。

特闘平8-305322

【0102】尚、本実施例におけるLCDの動作は、表示部1に供給されるソースバスライン信号が2つに分岐 されて供給され、さらに、ゲートドライバ3から供給さ れるゲート信号がAND回路を介して出力される他は、 上記実施例3のソースドライバ41の動作と同様であ る。

【0103】上記の構成において、絵素トランジスタ7 のON・OFFを制御するゲート信号がAND回路60 を介してゲートバスライン6に出力されるので、各ゲー ト信号は時間的な重なりを持たないようになる。これに より、隣接する絵素部4…は、互いに隣接する絵素トラ ンジスタ7がON・OFFすることによるノイズの影響 を受けないので、ゴースト現象の無い高解像度の画像を 得ることができる。

【0104】また、上記ソースドライバ41を、上記実 施例1の図1に示すように構成しても良い。この場合、 なまりや遅延の無いデータ信号を表示部1に供給でき、 しかも、表示部1において、データ信号をなまりや遅延

なく書き込めるので、さらに表示品位の向上したLCD を提供することができる。

【0105】 (実施例5)本発明のさらに他の実施例に ついて図8に基づいて説明すれば、以下の通りである。 【0106】本実施例に係るLCDは、前記実施例1の 図1に示すソースドライバ2に代えて、図8に示すよう に、ソースドライバ61を備えている。

【0107】ソースドライバ61は、図8に示すよう に、ソースシフトレジスタ10と、サンプルホールド回 路11と、データ信号線12とを備えた構成となってい る。

【0108】データ信号線12には、バッファ回路62 ~66が接続されており、これら各バッファ回路62~ 66の出力側は、それぞれサンプルホールド回路11の サンプリングスイッチ19~23の各ソース端子に接続 されている。即ち、データ信号線12から出力されるデ ータ信号は、バッファ回路62~66を介してサンプリ ングスイッチ19~23に供給され、サンプリングコン デンサ24~27にそれぞれホールドされるようになっ ている。

【0109】これにより、サンプリングスイッチ19~ 23は、データ信号線12とバッファ回路62~66を 介して接続されているので、このバッファ回路62~6 6によって電気的な繋がりが嫌になっている。

【0110】ここで、上記構成のソースドライバ61の 動作について以下に説明する。上記のソースシフトレジ スタ10に入力されたSPは、ソースシフトレジスタ1 0に入力されるCK、/CKに応じて順次シフトして出 力されていく。そして、出力された各桁のパルスは、サ ンプルホールド回路11におけるそれぞれのサンプリン

Page 30 of 40

グスイッチ19~23のゲート端子にサンプリングパル スとして順次入力される。

【0111] 一方、データ信号線12からのデータ信号 は、パッファ回路62~66を介してサンプリングスイ ッチ19~23のソース端子に入力される。

【0112】したがって、上記ソースシフトレジスタ1 0から供給されるサンプリングパルスによってサンプリ ングスイッチ19~23がON状態となり、データ信号 線12から出力されたデータ信号を各サンプリングコン デンサ24~27に保持するようになっている。

【0113】ところで、前記実施例1および3に記載の ソースドライバ2およびソースドライバ41に配された バッファ回路13~15、バッファ回路52・53で は、その負荷はデータ信号線の配線負荷とサンプリング コンデンサの負荷とが合わさったものであるので、バッ ファ回路を上記負荷に対応し得る大きさの回路にする必 要がある。

【0114】しかしながら、本実施例のバッファ回路6 2~66では、それぞれにサンプリングコンデンサ24 ~27が一つずつ接続されているので、バッファ回路6 2~66一つに対する負荷は一つのサンプリングコンデ ンサのみである。このため、前記実施例1および3に記 載のバッファ回路13~15、バッファ回路52・53 よりも小さな回路にすることができる。

【0115】また、前記実施例1および3では、一つの バッファ回路に不良が生じると、ソースバスラインの3 本に1本、或いは2本に1本毎にデータ信号が供給され ないようになる。このため、表示部1における全表示の 1/3或いは1/2が表示欠陥となる不具合を生じる。

【0116】しかしながら、本実施例では、バッファ回路62~66に不良が生じた場合、不良発生のバッファ 回路に接続されたソースバスラインのみにデータ信号が 供給されなくなるだけであるので、表示欠陥も不良発生 したバッファ回路に接続されたソースバスラインにのみ に抑えることができる。

【0117】さらに、隣接する各サンプリングスイッチ 19~23は、パッファ回路62~66によって電気的 な繋がりが疎になっているので、例えば外部からの光の 照射によってサンプリングトランジスタ19~23の0 FF抵抗が低下する場合においても、同一データ信号線 12に繋がる相互に隣接したサンプリングスイッチ」9 ~23の0FF抵抗を介して、各サンプリングトランジ スタ24~27に保持したデータ信号がクロストークす るのを防止することができる。

【0118】一般に、ソースドライバ内には、データ信 号線以外にも信号配線が複数本配置されているため、各 信号配線がその配線容量を介したり、交差する配線の交 差部分の容量やその他の寄生容量を介して、ノイズが乘 ることによりサンプリングデータの精度が低下すること になる。 【0119】ところが、本実施例のソースドライバ61 では、データ信号線12ー本のみであるので、データ信 号線12に乗るノイズの影響を低減することができる。 【0120】このように、隣接するサンプリングトラン ジスタ同士において、互いにON・OFF時の影響を受 けず、常に正確なデータ信号をソースバスライン信号と してソースバスライン5に供給することができる。

【0121】したがって、本実施例のLCDは、データ 信号線12に対する負荷によるデータ信号波形のなま り、或いは隣接するトランジスタが同時にON状態とな ることによるデータ信号のノイズが原因のゴースト現象 の低減、及び、サンプリングトランジスタのOFF特性 の不足および低下によって生じるクロストークによる表 示品位の低下を抑えた高解像度の表示を可能としてい る。

【0122】尚、本実施例では、ソースドライバ61に おけるサンプリング方式は、表示部1側でデータ信号と しての画像データを保持するパネルサンプルホールド方 式となっているがソースドライバ側で画像データを保持 するドライバサンプルホールド方式のソースドライバに おいても同様に適用でき、同様の効果を得ることができ る。この場合、ドライバサンプルホールド方式のソース ドライバを使用することで、ソースドライバに繋がる絵 素部では画像データの書込時間を十分にとることができ る。

【0123】 (実施例6)本発明のさらに他の実施例に ついて図9に基づいて説明すれば、以下の通りである。 尚、本実施例では、上記実施例5のソースドライバ61 に適用した構成をLCDの表示部1での信号入力に適用 した場合について説明する。

【0124】本実施例に係るLCDは、図9に示すよう に、ソースドライバ61に接続されたソースバスライン 5…にパッファ回路67…が接続され、このバッファ回 路67…の出力側に、絵素トランジスタ7のソース端子 が接続されている。図9において、左右方向を行方向、 上下方向を列方向とする。

【0125】つまり、同一のソースパスライン5に列方 向に複数の絵素トランジスタ7が接続されているが、バ ッファ回路67によってそれぞれの絵素トランジスタ7 は互いに電気的に疎となるようにソースパスライン5に 繋がっている。

【0126】尚、本実施例におけるLCDの動作は、ソ ースパスライン信号がバッファ回路67…を介して表示 部1の絵素トランジスタ7に供給される他は、上記実施 例5のソースドライバ41の動作と同様である。

【0127】上記の構成において、ソースバスライン5からのソースバスライン信号が、同一ソースバスライン 5上に接続された複数の絵素トランジスタ7…にそれぞれバッファ回路67…を介して供給されるので、各ソー スバスライン信号はお互いに影響を及ぼさない。したが

Page 31 of 40

【0128】また、上記ソースドライバ61を、上記実施例1の図1に示すように構成しても良い。この場合、なまりや遅延の無いデータ信号を表示部1に供給でき、しかも、表示部1においても、データ信号をなまりや遅延なく書き込めるので、さらに表示品位の向上したLCDを提供することができる。

【0129】 (実施例7)本発明のさらに他の実施例に ついて図10に基づいて説明すれば、以下の通りであ る。尚、説明の便宜上、前記の各実施例と同一機能を有 する部材には、同一番号を付記し、その説明を省略す る。

【0130】本実施例に係るLCDは、図10に示すように、複数の絵素部4…を有する表示部1と、上記絵素部4を駆動する駆動回路としてのソースドライバ71およびゲートドライバ3とで構成されている。図10において、左右方向を行方向、上下方向を列方向とする。

【0131】上記ソースドライバ71は、ソースシフト レジスタ10と、このソースシフトレジスタ10からの 出力の論理積を得るためのAND回路72・72と、異 なる極性のデータ信号(映像信号)を供給するためのデ ータ信号線73・74と、ソースシフトレジスタ10か らの出力に応じてデータ信号をサンプリングするサンプ ルホールド回路11とで構成されている。

【0132】上記AND回路72・72には、ソースシ フトレジスタ10の次の桁の出力が反転して入力される ようにインバータ72a・72aが接続されている。即 ち、AND回路72は、ソースシフトレジスタ10の出 力と次の桁のAND回路72に入力される出力をインバ ータ72aにて反転された反転信号との論理積を得て、

この論理積をサンプリングバルスとしてサンプルホール ド回路11に出力するようになっている。

【0133】また、データ信号線73・74には、お互いに極性が異なり、フィールド毎に極性の反転するデータ信号が、図示しないデータ信号生成回路からバッファ回路75・76を介して供給されている。

【0134】上記データ信号線73は、サンプルホール ド回路11のサンプリングスイッチ19・21のソース 端子に接続され、データ信号線74は、サンプルホール ド回路11のサンプリングスイッチ20・22のソース 端子に接続されている。

【0135】したがって、上記サンプリングスイッチ1 9・20のソース端子には、同一のAND回路72から サンプリングパルスが供給され、また、上記サンプリン グスイッチ21・22のソース端子には、同一のAND 回路72からサンプリングパルスが供給されるようにな っている。尚、AND回路72は、ソースシフトレジス タ10からの出力を時間的に重ならないようなパルス輻 にしてサンプルホールド回路11に供給するようになっ ている。

【0136】ここで、上記構成のソースドライバ71の 動作について以下に説明する。上記のソースシフトレジ スタ10に入力されたSPは、ソースシフトレジスタ1 0に入力される駆動クロックCK、/CKに応じて順次 シフトして出力されていく。そして、出力された各桁の パルスは、AND回路72に入力される。次いで、AN D回路72にて、ソースシフトレジスタ10の出力SR 1と次の桁の出力SR1+1の反転信号とで論理積が求 められ、この論理積の値をサンプリングパルスとしてサ ンプルホールド回路11に出力される。

【0137】上記AND回路72からの出力は、サンプ ルホールド回路11におけるそれぞれのサンプリングス イッチ19~23のゲート端子にサンプリングパルスと して順次入力される。

【0138】一方、データ信号線12からのデータ信号 は、バッファ回路62~66を介してサンプリングスイ ッチ19~23のソース端子に入力される。

【0139】したがって、上記ソースシフトレジスタ1 0から出力されたサンプリングパルスがサンプリングス イッチ19~23のゲート端子に入力されると、データ 信号線12から出力されたデータ信号が各サンプリング コンデンサ24~27に保持される。

【0140】保持されたデータ信号は、絵楽部4…の左 右両側に配したソースパスライン5からバッファ回路7 7を介してゲートバスライン6…の1本おきに、交互に 接続されている絵素トランジスタ7…に入力される。

【0141】上記構成のソースドライバ61によれば、 ソースシフトレジスタ10からの出力は、AND回路7 2…を介してサンプルホールド回路11に入力されるようになるので、サンプリングパルスの幅が小さくなり、 互いに時間的な重なりを持たない関係となっている。こ のため、各データ信号線73、74からみた負荷は、従 来に比べて小さくなっているので、データ信号のなまり を従来よりも小さくすることができる。

【0142】また、ゲートドライバ3は、ゲートシフト レジスタ3aと、このゲートシフトレジスタ3aの出力 から論理績を得るためのAND回路81…とで構成され ている。

【0143】上記AND回路81…は、ゲートシフトレジスタ3aの次の行の出力が反転して入力されるように インバータ81a…が接続されている。即ち、AND回 路81は、ゲートシフトレジスタ3aの出力と次の行の AND回路81に入力される出力をインバータ81aに て反転して得られる反転信号との論理積を得て、この論 理積をゲート信号(走査信号)としてゲートバスライン 6…に供給するようになっている。尚、AND回路81 は、ゲートシフトレジスタ3aからの出力を時間的に重

Page 32 of 40

ならないようなパルス幅にして絵素トランジスタ7…に 供給するようになっている。

【0144】したがって、ゲートドライバ3から表示部 1の各絵素トランジスタ7…に入力されるゲート信号 は、ゲートシフトレジスタ3aの出力から得た論理積で あるので、各ゲート信号はお互いに時間的な重なりを持 たない関係となる。このため、列方向に隣接する絵素ト ランジスタ7…が同時にON状態となることによるノイ ズの影響を防止できる。

【0145】また、列方向に隣接する絵素トランジスタ 7…は、異なるソースバスライン5…に接続されている ことで、ゲートバスライン信号G1と次の行のゲートバ スライン信号Gi+1とが信号の遅延やなまりによって 同時にON状態となる期間があったとしても、列方向に 隣接する絵素トランジスタ7…が同時にON状態となる ことで生じるノイズにより絵素容量8…および付加容量 9…にサンプリングされるソースバスライン信号の精度 が低下するのを防止している。

【0146】一般に、ソースバスライン5に印加される 信号は、液晶にDC電圧が印加されることによる信頼性 の低下を防止するため、印加する電圧極性を1走査期間 毎に反転させている。この場合、列方向に隣接する絵素 トランジスタ7…が同時にON状態となる期間が存在す れば、絵素容量8…にサンプリングされるソースバスラ インデータの精度の低下をさらに大きくするという不具 合が生じることになる。

【0147】しかしながら、本実施例では、列方向に隣 接する絵素トランジスタ7…は、それぞれ絵素部4…の 両側に設けられた異なるソースバスライン5…を介し

て、ソースバスライン信号が供給されるようになってい るので、列方向に隣接する絵素トランジスタ7…が同時 にON状態となる期間を無くすことができ、この結果、 絵素容量8…にサンプリングされるソースバスラインデ ータの精度の低下を防止できる。

【0148】また、一般に、1走査期間毎にソースバス ライン5に印加する電圧の極性を反転する場合、ある走 査期間に充電したソースパスライン5を、次の走査期間 には逆の極性に充電しなくてはならないため、ソースバ スライン5…を駆動するために大きな駆動力が必要とな る。この結果、ソースバスライン5…の駆動に必要とさ れる電力によって、ソースドライバ全体の消費電力が増 大するという問題が生じている。

【0149】ところが、本実施例では、予め極性の異な るデータ信号が、ソースバスライン5…に対して交互に 供給されているので、同一極性のデータ信号が、絵素部 4の両側に配されたソースバスライン5…に供給すれば よいので、1走査期間毎にソースバスライン5に供給し た極性と逆極性の信号を供給する必要がなくなる。これ によって、ソースバスライン5…の駆動に必要とされる 電力を低減することができるので、ソースドライバ61 全体の消費電力を低減させることができる。

【0150】尚、本実施例では、各絵素部4…の両側に 2本のソースバスライン5…を配しているが、これに限 定されるものではなく、例えば絵素部4の片側に2本の ソースパスライン5・5を配しても良い。しかしなが ら、この場合、ゲートバスライン6…の1本おきにソー スパスライン5を交差してソースバスライン5と絵素ト ランジスタ7とが接続される形となり、交差部分の寄生 容量等からのノイズの影響を受けることになり、その効 果は、ソースバスライン5・5を絵素部4の両側に配し た場合ほどの効果を奏することができない。

【0151】〔実施例8〕本発明のさらに他の実施例に ついて図11に基づいて説明すれば、以下の通りであ る。尚、本実施例のLCDは、前記の各実施例と表示 部、ゲートドライバを同一の構成とし、ソースドライバ について説明する。

【0152】本実施例に係るLCDのソースドライバ は、図11に示すように、複数の映像信号等のデータ信 号を供給するためのデータ信号線82…と、それぞれの データ信号線82…にはサンプルホールド回路85のT FT等のトランジスタからなるサンプリングスイッチ8 6…のソース端子が接続されている。

【0153】上記サンプリングスイッチ86…のゲート 端子には、上記データ信号のサンプリングのタイミング を制御するサンプリングタイミング制御回路84が接続 されている。

【0154】データ信号線82は、パッファ回路83を 介して図示しないデータ信号生成回路に接続されてい る。このデータ信号線82は、1本ずつサンプリングス イッチ86に接続されているようになっている。これに より、データ信号線82…における負荷は、一つのサン プリングスイッチ86のみとなるので、一本のデータ信 号線82に複数のサンプリングスイッチ86…が接続さ れる場合よりも分断される前のデータ信号線のインピー ダンスを下げることができる。

【0155】つまり、上記データ信号生成回路から出力 されるデータ信号を表示の水平方向で複数に分断するこ とで、分断される前のデータ信号線のインピーダンス、 特に容量成分を1/N(N:分断数)程度に下げること ができる。これにより、データ信号線の時定数を大幅に 改善することができるので、クロストークの発生を抑制 することができる。

【0156】尚、表示部1へのデータ信号の入力をサン プルホールド回路85近傍より、表示部1に入力するこ とができるので、これによっても、時定数を大幅に改善 することができる。

【0157】本実施例は、前記した各実施例においても 適用することができ、それによって、さらにクロストー クの発生の少ない解像度の高い表示装置にすることがで きる。

Page 33 of 40

【0158】以上、上記した実施例1~8では、それぞ れ基本的な構成を示しており、回覧構成の変更、例えば サンプリングパルス生成回路が前述のシフトレジスタに よらず、所謂デコーダ方式の回路で構成された場合に変 更しても良い。

【0159】また、例えば、サンプリングトランジスタ に繋がるサンプリングコンデンサの容量が小さい場合に は、同一のデータ信号をバッファ回路を介してシフトレ ジスタの系列毎に供給することも可能である。

【0160】さらに、上記した実施例1~8において、 サンプリング回路を含む駆動回路としてのソースドライ バおよびゲートドライバと、画像表示部としての絵素部 等からなる表示部とを同一基板上にモノリシックに形成 しても良い。この場合、大画面化に伴う画素トランジス タの駆動力向上や、駆動1Cの実装コストの低減等を図 ることができる。

[0161]

【発明の効果】請求項1の発明の表示装置は、以上のよ うに、データ信号がそれぞれ供給される複数のデータ信 号線と、上記複数のデータ信号線から供給されるデータ 信号をそれぞれサンプリングする複数のサンプリング回 路と、上記複数のサンプリング回路にそれぞれ接続され る複数のデータバスラインと、上記複数のデータバスラ インに接続されると共に、マトリクス状に配された複数 の絵素部と、上記サンプリング回路を含み、上記データ バスラインを駆動する駆動回路とを備え、上記複数のデ ータ信号線の少なくとも2本は、同一データ信号が供給 されると共に、それぞれが異なるバッファ回路を介して 異なるサンプリング回路に接続されている構成である。 【0162】これにより、隣接するサンプリング回路で は、互いにON・OFF時の影響を受けず、常に正確な データ信号をサンプリングすることでゴースト現象を低 減できる。また、絵素部およびサンプリング回路部のト ランジスタのOFF抵抗によるクロストークを低減させ ることができる。

【0163】したがって、ゴースト及びクロストークに よる表示品位の低下を抑えた高解像度の表示を可能とす ることができるという効果を奏する。

【0164】請求項2の発明の表示装置は、以上のよう に、請求項1記載の表示装置において、複数のサンプリ ング回路のうち、サンプリングのタイミングが同期する サンプリング回路は、それぞれ異なるデータ信号線に接 続されると共に、それぞれのサンプリング回路のON期 間が時間的に重なりを持たない構成である。

【0165】これにより、請求項1の効果に加えて、サ ンプリング回路がOFF状態となる瞬間に他のサンプリ ング回路がON状態となることにより生じるノイズの低 減を図ることができるという効果を奏する。

【0166】請求項3の発明の表示装置は、以上のよう に、請求項1または2記載の表示装置において、バッフ ァ回路は、サンプリング回路と同一の基板上に形成され ている構成である。

【0167】これにより、バッファ回路とサンプリング 回路とを接続するフレキシブル基板等による接触抵抗に かかわるデータ信号の劣化を抑制することができる。ま た、バッファ回路とサンプリング回路とを接続するため の接続端子の増加を抑制でき、実装に伴う信頼性を向上 させることができるという効果を奏する。

【0168】請求項4の発明の表示装置は、以上のよう に、データ信号がそれぞれ供給される複数のデータ信号 線と、上記複数のデータ信号線から供給されるデータ信 号をそれぞれサンプリング可る複数のサンプリング回路 と、上記複数のサンプリング回路にそれぞれ接続される 複数のデータバスラインと、上記複数のデータバスライ ンに接続されると共に、マトリクス状に配された複数の 絵素部と、上記サンプリング回路を含み、上記データバ スラインを駆動する駆動回路とを備え、上記データ信号 線は、表示の水平方向で複数に分断されると共に、分断 された各々の信号線は、それぞれ異なるバッファ回路を 介してサンプリング回路に接続されている構成である。 【0169】これにより、データ信号線の抵抗および容

量を低減することができるので、よりデータ信号線にお けるデータ信号の劣化を低減させることができると共 に、サンプリング時のノイズの低減を図ることができる という効果を奏する。

【0170】請求項5の発明の表示装置は、以上のよう に、データ信号がそれぞれ供給される複数のデータ信号 線と、上記複数のデータ信号線から供給されるデータ信 号をそれぞれサンプリングする複数のサンプリング回路 と、上記複数のサンプリング回路にそれぞれ接続される 複数のデータバスラインと、上記複数のデータバスライ ンに接続されると共に、マトリクス状に配された複数の 絵素部と、上記サンプリング回路を含み、上記データバ スラインを駆動する駆動回路とを備え、上記複数の絵素 部のうち、列方向に隣接する複数の絵素部には、それぞ れ異なるデータバスラインが接続されると共に、これら データバスラインには、バッファ回路を介して同一のサ ンプリング回路が接続されている構成である。

【0171】これにより、列方向に隣接する絵素部の千 渉を抑えることができるので、絵素部同士のクロストー クを低減することができ、この結果、表示品位を向上さ せることができるという効果を奏する。

【0172】請求項6の発明の表示装置は、以上のよう に、請求項1、2、3、4または5記載の表示装置にお いて、駆動回路と、複数の絵素部からなる画像表示部と が同一基板上にモノリシックに形成されている構成であ る。

【0173】これにより、大画面化に伴う画素トランジ スタの駆動力向上や、駆動ICの実装コストの低減等を 図ることができるという効果を奏する。

Page 34 of 40

【図面の簡単な説明】

【図1】本発明の一実施例のLCDのソースドライバの 概略構成ブロック図である。

【図2】図1に示すソースドライバを備えたLCDの概 略構成プロック図である。

【図3】図1に示すソースドライバの動作タイミングチャートである。

【図4】本発明の他の実施例のLCDの概略構成ブロック図である。

【図5】本発明のさらに他の実施例のLCDのソースド ライバの概略構成ブロック図である。

【図6】図5に示すソースドライバの動作タイミングチャート図である。

【図7】本発明のさらに他の実施例のLCDの概略構成 ブロック図である。

【図8】本発明のさらに他の実施例のLCDのソースド ライバの概略構成ブロック図である。

【図9】本発明のさらに他の実施例のLCDの概略構成 ブロック図である。

【図10】本発明のさらに他の実施例のLCDの概略構成ブロック図である。

【図11】本発明のさらに他の実施例のLCDのソース ドライバの概略構成ブロック図である。

【図12】従来のLCDの概略構成ブロック図である。 【図13】図12に示すLCDに備えられたソースドラ イバの概略構成ブロック図である。

【図14】従来の他のソースドライバの概略構成プロック図である。

【図15】図14に示すソースドライバの動作タイミン グチャートである。 【符号の説明】 1 表示部 (画像表示部) ソースドライバ(駆動回路) 2 ゲートドライバ(駆動回路) 3 4 絵素部 ソースバスライン(駆動回路) 5 ゲートバスライン(駆動回路) 6 ソースシフトレジスタ 10 サンプルホールド回路 1 1 データ信号線 1.2 13~15 バッファ回路 データ信号線 16~18 サンプリングスイッチ(サンプリング回 19~23 路) サンプリングコンデンサ(サンプリング 24~28 回路) 41 ソースドライバ(駆動回路) 51 データ信号線 52 . 53 バッファ回路 データ信号線 $54 \cdot 55$ ソースドライバ(駆動回路) 61 62~66 バッファ回路 54 - 55 データ信号線 73 . 74 データ信号線 75~80 バッファ回路

[図11]



Page 35 of 40















Page 36 of 40

 $\hat{\alpha}$

[図5]







【図7】



Page 37 of 40

IPR2015-00887 Exhibit 2006 177 of 272









【図13】







Page 38 of 40

(17)

З

[図10]





Page 39 of 40

(18)







Page 40 of 40

IPR2015-00887 Exhibit 2006 180 of 272
UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

SHARP CORPORATION, SHARP ELECTRONICS CORPORATION, and SHARP ELECTRONICS MANUFACTURING COMPANY OF AMERICA, INC., Petitioners

۷.,

SURPASS TECH INNOVATION LLC, Patent Owner

> Case IPR2015-____ Patent No. 7,420,550

DECLARATION OF MICHAEL J. MARENTIC IN SUPPORT OF PETITION FOR INTER PARTES REVIEW OF U.S. PATENT NO. 7,420,550

SHARP EXHIBIT 1007 Page 1 of 76

600321.1

1. I, Michael J. Marentic, make this declaration in connection with the Petition for Inter Partes Review submitted by Sharp Corporation, Sharp Electronics Corporation, and Sharp Electronics Manufacturing Company of America, Inc. (collectively "Petitioners" or "Sharp") for review of Claims 1 through 5 of U.S. Patent No. 7,420,550 to Yuh-Ren et al. ("the '550 Patent"), which is assigned to Surpass Tech Innovation LLC ("Patent Owner" or "Surpass").

2. Throughout this declaration, I refer to exhibit numbers that correspond to the exhibits to the Petition for *Inter Partes* Review for which I provide this declaration.

Scope of My Assignment

3. I have been requested by counsel for Sharp to study the '550 Patent, including its claims and prosecution history, as well as the references specifically referred to in this declaration. I have also been requested by counsel for Sharp to provide my expert opinion regarding the invalidity of Claims 1-5 of the '550 Patent. I further expect to offer an additional declaration in response to any declaration submitted by any expert for the Patent Owner.

Summary of My Opinions

4. It is my opinion that Claims 1-3 of the '550 Patent are invalid as anticipated under 35 U.S.C.§ 102(b) and Claims 4-5 are obvious to a person of ordinary skill in the art under 35 U.S.C. §103(a). Moreover, it is my opinion that in addition to being anticipated, Claims 1-3 are also rendered obvious over prior art.

2

600321.1

Page 2 of 76

Specifically, I believe that the following are grounds to find Claims 1-5 of the
 '550 Patent invalid:

- a. Claims 1-3 are invalid under 35 U.S.C. § 102(b) as anticipated by Japanese
 Patent Application Publication No. H08-305322 (Ex. 1002, "the Sharp Reference").
- b. Claims 1-3 and 5 are also invalid under 35 U.S.C. § 103(a) as obvious over the Sharp Reference.
- c. Claims 1-5 are also invalid under 35 U.S.C. § 103(a) as obvious over the Sharp Reference in view of U.S. Patent No. 6,407,795 to Kamizono, et al. (Ex. 1004, "Kamizono").
- d. Claims 1-5 are also invalid under 35 U.S.C. § 103(a) as obvious over U.S.
 Patent No. 6,081,250 to Shimada et al. (Ex. 1003, "Shimada") in view of Kamizono.

Summary of My Professional Background and Qualifications

6. Exhibit 1008 is my *curriculum vitae* which sets forth my professional background and qualifications. A list of publications that I have authored or co-authored is included.

7. I have many years of experience in the flat panel display industry. I first became involved in the flat panel display industry in 1973, when I began working at the University of Illinois Coordinated Science Laboratories where the AC Plasma Display Panel

3

600321.1

Page 3 of 76

("PDP") was invented. During my studies at the University, I was employed as an intern working in the area of plasma display construction and gas discharge physics characterization. I received a B.S. degree in Engineering Physics from the University of Illinois.

8. Upon entering graduate school, I continued my work on the characterization of the gas discharge in the pixels. I received an M.S. degree in Electrical Engineering from the University of Illinois, and wrote my master's thesis on measuring the electron density in an AC PDP.

9. One of my engineering positions was with Interstate Electronics Corporation (IEC) as a design electrical engineer. IEC designed drive electronics, mechanically packaged the display modules, and incorporated them into terminals for harsh, military environments. I designed several distinct versions of drive electronics for PDPs, including one using packaged silicon integrated circuits on flexible circuits, or "chip-on-flex." During this time, I was awarded several patents relating to PDP technologies. I also investigated LCDs and thin film electroluminescent displays for incorporation into military applications.

10. I later formed Plasma Displays, Inc., a single proprietorship consulting corporation. I worked for several clients, one being Bell Laboratories and AT&T at their joint Reading, Pennsylvania facility. This facility was where the original picture phone was developed, the first commercial light emitting diodes ("LEDs") were manufactured, and

4

Page 4 of 76

600321.1

AT&T's PDPs were developed and manufactured. I worked on PDP drive electronic design, driver-to-panel interconnect reliability, driver circuit characterization, and yield improvement.

11. I was a founder and Vice President of Plasmaco, a company that acquired IBM's PDP production line in New York. Plasmaco manufactured several types of PDPs, including VGA panels with 640x480 pixels for early notebook computers. Such a panel had 5 driver ICs with 32 outputs per driver for 640 data lines. I also developed larger sized VGA panels with 1280x1024 pixels. Because of the increase in size, we used the same type of driver IC chips but doubled the number of driver ICs (i.e., using 10 driver ICs) in the display. When changing the panel design to increase the size of the panel and/or the number of pixels, it was a common practice to keep the same type of driver IC as the smaller panel, but it was necessary to increase the number of driver ICs to accommodate the added pixels in the larger display.

12. While at Plasmaco, I also developed and manufactured driver chip-on-glass ("COG") technology that passed extreme militarized environmental testing specifications. COG technology put electrode driver integrated circuits onto the glass edges of the PDP. The benefits of using COG technology were that it reduced the physical size and weight of a notebook computer display and increased the operational reliability of the display.

13. At Science Applications International Corporation, I worked on efficient backlights for LCDs, some for direct viewing in sunlight. Commercially available LCDs were

5

600321.1

Page 5 of 76

disassembled and repackaged with these backlights. The finished displays were used in cockpit avionics, medical, banking, and FAA towers.

14. At Hitachi, from 1995 to 1999, I managed a technology center that developed technologies relating to the interface between the motherboard and the LCD driver chips for flat panel monitors and notebook displays. I reported directly to the LCD design and manufacturing center in Japan. I had access to future LCD technical details and specifications, and facilitated technology transfer between Silicon Valley firms and Japan management. The Video Electronics Standards Association ("VESA") writes and publishes video standards for the electrical interfacing for displays. I was the chairman of the VESA flat panel display committee, a member of the board of directors, and later the president of the board of directors.

15. While at Philips, from 1999 to 2001, I managed a group of engineers that designed electronics for flat panel displays. My group designed interface timing ICs and video processing circuit boards for monitors and televisions utilizing LCDs. My group also worked with an IC design firm to develop the design of source and gate driver ICs for enhanced performance LCDs having various sizes. The enhanced performance LCDs were developed to provide high brightness and used multiple driver ICs, as well as the COG technology.

6

600321.1

Page 6 of 76

16. Philips invested in a tiled LCD display company, and I participated in the technology development using Philips panels. My group designed circuits and assisted with their incorporation into commercial products within Philips' worldwide subsidiaries.

17. Philips purchased the LCD factory of the Korean company LG, and later formed a joint venture called LG-Philips LCD. I was a member of the group of technical advisors that performed the due diligence for Philips for the purchase.

18. At Alien Technology, I was a member of the integrated design team that produced custom drivers made for cholesteric LCD displays, organic LEDs, and polymer dispersed LCDs. My responsibilities were IC product definition for the drivers and system architecture. Driver ICs were fabricated at silicon foundries and formed into small die for mass assembly utilizing Alien's fluidic assembly onto flexible, very low cost displays. Since Alien's products were very small sized, low cost LCDs, they typically involved only a single source driver and a single gate driver, whereas the larger sized LCD panels that I worked on while at Hitachi and Philips had multiple source and gate drivers.

19. I am the named inventor or co-inventor on three U.S. patents in the PDP field. <u>Materials Considered</u>

20. In forming my opinions, I reviewed the following documents referenced by their exhibit number in the Petition for *Inter Partes* Review of the '550 Patent:

7

600321.1

Page 7 of 76

EXHIBIT NO.	DESCRIPTION
1001	U.S. Patent No. 7,420,550 to Shen et al. ("'550 Patent")
1002	Japanese Patent Application Publication No. H08-305322 and Certified English Translation Thereof ("Sharp Reference")
1003	U.S. Patent No. 6,081,250 to Shimada et al. ("Shimada")
1004	U.S. Patent No. 6,407,795 to Kamizono et al. ("Kamizono")
1005	Prosecution History of U.S. Appl. No. 10/929,473
1006	U.S. Patent No. 5,805,128 to Kim et al. ("Kim")
1009	U.S. Patent Application Publication No. US 2003/0048249 A1 to Sekido et al. ("Sekido")

21. I also base this declaration on my knowledge from my 30 years of experience working on liquid crystal display (LCD) and related technologies.

22. I reserve the right to amend or supplement this declaration based upon any reports by any expert(s) for the Patent Owner, or any new documents and/or other information that becomes available.

Compensation

23. I am being compensated at my consulting rate of \$250 per hour for my time spent in connection with this case. I am being separately reimbursed for any out-of-pocket

8

600321.1

Page 8 of 76

expenses. No part of my compensation is dependent upon the outcome of this proceeding or the nature of the opinions that I express.

Legal Standards

24. To render my invalidity analysis, I have been informed about the legal standards for patent invalidity in *inter partes* review proceedings before the Patent Trial and Appeal Board.

25. Specifically, I understand that the petitioner must prove patent invalidity by a "preponderance of the evidence," that there is no "presumption of validity" in *inter partes* review proceedings, and that claims are to be given their "broadest reasonable" construction in light of the specification as would be read by a person of ordinary skill in the art.

26. I also understand that a patent claim may be invalidated as anticipated if a single prior art reference discloses, either expressly or inherently, each and every element of the patent claim.

27. I also understand that a patent claim may be invalidated by one or more references, either alone or in combination, as being "obvious" to a person of ordinary skill in the art at the time the invention was made.

28. I understand that one way of demonstrating obviousness in the situation where a prior art reference discloses a single element but the claim requires multiple elements is to demonstrate that there are no new and unexpected results from increasing the number of such elements.

9

600321.1

Page 9 of 76

29. I further understand that an additional way of demonstrating obviousness is to demonstrate that one or more items of prior art either alone or in combination, contain all of the elements of a claim.

30. It is my understanding that in considering the issue of obviousness, I should consider what a person of ordinary skill in the pertinent art would have known at the time of the invention, as well as what such a person would have reasonably expected to have been able to do in view of that knowledge.

31. I understand that in analyzing the issue of obviousness, I should consider and determine: (1) the scope and content of the prior art; (2) the differences between the prior art and the claims at issue; and (3) the level of ordinary skill in the pertinent art.

32. I further understand that any of the following may provide a "reason" for combining elements known in the prior art: (a) a need or problem known in the field at the time of invention and addressed by the patent; (b) an obvious use of familiar elements beyond their primary purposes; (c) a design need or market pressure to solve a problem; (d) a simple substitution of one known element for another that would provide predictable results; (e) the use of known techniques to improve similar methods or products in the same way; or (f) some teaching, suggestion, or motivation in the prior art that would have led one of ordinary skill to modify the prior art reference or to combine prior art reference teachings to arrive at the claimed invention.

10

600321.1

Page 10 of 76

33. I also understand that claims may be invalid if they are directed to obvious design choices. Specifically, I understand that a patent claim that simply arranges old elements with each performing the same function it had been known to perform is not patentable. The combination of familiar elements according to known methods is likely to be obvious when it does no more than yield predictable results.

34. I also understand that certain "secondary considerations" of non-obviousness may be considered, to the extent that they exist. It is my understanding that such secondary considerations include, among others: (a) commercial success; (b) long felt but unsolved needs; and (c) the failure of others. I understand that there must be some connection to the secondary considerations and the claimed invention. I reserve my right to address any evidence or opinions the patent owner may submit on this issue.

THE '550 PATENT

35. I understand that the application leading to the '550 Patent was U.S. Patent Application No. 10/929,473, which was filed on August 31, 2004. For the purposes of my analysis, I assume that the time of the purported invention was August 31, 2004.

36. The '550 Patent relates to an active matrix liquid crystal display (LCD) device and driving circuit for the LCD device. In particular, the '550 Patent describes a specific way of connecting the gate and data lines to the thin film transistors (TFTs) driving pixels in an LCD panel.

11

Page 11 of 76

600321.1

LCD Panels and Driving Devices Were Known in the Prior Art

37. As acknowledged in the '550 Patent, active matrix LCD panels and the use of data and gate lines, or source and gate drivers for TFTs in LCD panels were all known in prior art. (Ex. 1001, '550 Patent, Col. 1:23-61, Figs. 1A-1B).

38. As shown below by multiple shaded blocks in annotated Figure 1A of the '550 Patent, the "Prior Art" driving circuit for LCD panels included multiple source drivers 11 and multiple gate drivers 12. (*Id.* at Fig. 1A). The source drivers 11 (purple boxes) provide image signals (i.e., video signals) to an LCD panel 10 through a plurality of data lines 111 (purple lines), while the gate drivers 12 (orange boxes) provide scanning signals (i.e., control signals) to the LCD panel 10 through a plurality of gate lines 121 (orange lines).



39. As shown above in Figure 1A, prior art LCD panels included data lines 111 and gate lines 121 arranged in a matrix array.

12

Page 12 of 76

600321.1

40. According to the '550 Patent, the data lines 111 and gate lines 121 in the "Prior Art" shown in Figures 1A and 1B are "insulated with each other." (Ex. 1001, '550 Patent, Col. 1:45-47).

41. As shown above in Figure 1B, a pixel 13 in this prior art LCD panel is formed within each area enclosed by intersecting data lines (e.g., purple line D₁) and gate lines (e.g., orange line G₁).

42. As the '550 Patent acknowledges, each pixel 13 in prior art LCD panel included a thin film transistor Q_1 (TFT, highlighted in yellow), which is switched on and off by a control signal from the gate driver 12 through a gate line G_1 .

43. The source of the TFT Q_1 receives the image signal sent from the source driver 11 through the data line D_1 . An output voltage from the TFT Q_1 drives liquid crystal molecules corresponding to the pixel 13 to form an image. (*Id.* at Col. 1:45-57, Fig. 1B).

44. The time that an LCD needs to react to the driving voltage output by each TFT is called "response time," and the video quality of an LCD panel is dependent on this response time. In this regard, the video quality may be poor if the LCD response time is too long. (*Id.* at Cols. 1:62-2:41).

The Alleged Invention of the '550 Patent

45. According to the '550 Patent, its "chief object" is to provide an LCD driving circuit having a matrix structure in which the gate and data lines are connected to the TFTs in a specific way that allegedly increases "the response speed" of the LCD. (*Id.* at Col.

13

600321.1

Page 13 of 76

3:18-20, 35-40). This configuration is shown in, for example, Figure 4B, which is reproduced below.



'550 Patent Fig. 4B

46. As shown above in annotated Figure 4B, the driving device includes a matrix array formed from rows (R1-R3) and columns (C1-C3) of TFTs (Q). Each TFT in the matrix is associated with a pixel (represented by the dashed rectangles). The driving device further includes a certain number ("N") of gate lines G_i (i=1, 2, ... N), and a certain number ("M") of groups (e.g., pairs) of data lines D_j and $D_{j'}$ (j, j'=(1,1'), (2, 2'), ... (M, M')). For

14

Page 14 of 76

600321.1

example, as shown in Figure 4B above, the driving device has three gate lines, G_1 , G_2 , and G_3 , and two groups of data lines ((D_1 , D_1) and (D_2 , D_2)).

47. As shown in Figures 4A, 5A, and 6A, the '550 Patent describes a source driver with a limit of 60 Hz but provides no further explanation or specification. Absent in the '550 Patent is the number of drive channels or outputs per source driver and matrix size. One would calculate the number of required driver ICs by dividing the horizontal pixel count by the number of drive channels per data driver. The driving device shown in Figure 4A uses 60 Hz source drivers; it doubles the normal calculated number of source drivers and mounts them on a single glass panel edge. The driving device shown in Figure 5A also uses 60 Hz source drivers; it again doubles the normal calculated number of data drivers, but mounts them on both the top and bottom edges of the panel with an interdigitated column connection. The driving device shown in Figure 6A uses 120 Hz or faster source drivers, mounted on one panel edge, and then adds dual switches to each output channel for driving the paired data electrodes.

48. The '550 Patent does not discuss the benefits or reasons for including a single source driver and a single gate driver on the one hand, and having a set of multiple source and gate drivers on the other hand.

49. Multiple source and gate drivers were commonly used in the prior art, particularly LCD panels as they increased in screen size. In fact, when I was in the LCD industry before the filing date of the '550 Patent, it was a common practice to change the

15

600321.1

Page 15 of 76

panel design to increase the size of the panel and/or the number of pixels by simply adding more driver ICs. For example, while the <u>small</u>, low cost LCD panel (which had an equivalent pixel dimension of 7×4) that I worked on at Alien Technology had only a single source driver and a single gate driver, all the <u>large sized</u> LCD panels (which had pixel dimension of at least 800×600) that I worked on at Philips had multiple driver ICs.

50. Consistent with my experience, U.S. Patent Application Publication No. US 2003/0048249 A1 to Sekido et al. (Ex. 1009, "Sekido"), which was published on March 13, 2003, states that "in order to drive many gate bus lines and the source bus lines on the display circuit board, a <u>plurality</u> of the gate drivers and source drivers <u>must</u> be connected to the area around the liquid crystal display panel." (Par. [0006]) (emphasis added). Sekido further teaches that increasing the size of the LCD screen will increase the number of driver ICs in the panel. (Par. [0008]). Other prior art references discussed below also teach the use of multiple source and gate drivers for a large sized or high resolution LCD panel.

51. As shown above in Figure 4B, the gate line G_i (e.g., G_1 , G_2 , and G_3) in each row is connected to the gates of each TFT in that row. However, for each column, the first and second data lines D_j and D_j that form a group of data lines are not connected to all TFTs in that column. Instead, the first data line D_j in each column is connected only to the sources of the TFTs in the <u>odd rows</u> (see the red boxes in R1, R3, etc.) of that column,

16

600321.1

Page 16 of 76

while the second data line $D_{j'}$ in the same column is connected only to the sources of the TFTs in the *even rows* (see the green box in R2) that column. (*Id.* at Col. 8:10-31).

52. For example, referring to the first group of data lines D_1 and D_1 (see the red and green lines) in first column (C1) of Figure 4B above, the first data line D_1 (see the red line) is connected to the sources (red dots) of the TFTs in the first and third rows (red boxes in R1 and R3 of the first column C1), while the second data line D_1 (green line) is connected to the source (green dot) of the TFT in the second row (green box in R2 of the first column C1). Similarly, for the second pair of data lines (i.e., D_2 and D_2) in the second column, the first data line (i.e., D_2) is connected to the sources of the TFTs in the first and third rows (i.e., R1 and R3 of the second column C2), while the second data line D_2 is connected to the source of the TFT in the second row (i.e., R2 of the second column C2).

53. According to the '550 Patent, this alternating connection with the Odd Row/Even Row ("Odd Row/Even Row" configuration) reduces the response time of the LCD panel. (*Id.* at Col. 3:35-40). However, the '550 Patent does not explain how this reduction occurs.

54. The gate lines are connected to the gate driver are "insulated with each other;" and the data lines are connected to the source driver and are "insulated with each other." (Ex. 1001, '550 Patent, Col. 8:20-22, Col. 8:29-31). The '550 Patent goes on to explain that a space is provided between the neighboring data lines (e.g., D₁' and D₂) to prevent them from short circuiting. (Ex. 1001, '550 Patent, Col. 8:31-36, Fig. 4C).

17

600321.1

Page 17 of 76

55. As shown below in annotated Figure 6A, the first and second data lines D_j and $D_{j'}$ (e.g., red and green lines D1 and D1) in each group (i.e., pair) of data lines are connected to the same source driver (purple box), and data is transferred to these data lines by an electronic switch S (highlighted in yellow). (*Id.* at Col. 5:4-8, Col. 8:50-52).



'550 Patent Fig. 6A

56. In addition, all of the source drivers are installed on the same side (e.g., upper side) of the LCD panel. (*See also id.* at Fig. 4A, Col. 8:37-38). The '550 Patent acknowledges that these components were arranged in the exact same way in the "Prior Art" in Figure 1A. (*Id.* at Col. 1:36-45, Fig. 1A).

18

600321.1

Page 18 of 76

57. The '550 Patent also states that the gate driver can be "a chip on glass or an integrated gate driver circuit on glass." (*Id.* at Col. 8:53-54). However, the '550 Patent does not define either of these terms, nor does it explain the difference between "a chip on glass." and "an integrated gate driver circuit on glass."

PROSECUTION HISTORY OF THE '550 PATENT

58. I understand that as originally filed, the application for the '550 Patent included claims directed to six different embodiments described in the '550 Patent. I also understand that, in response to a "Restriction Requirement" (Ex. 1005, p. 122), only the claims directed to the "First Embodiment" (i.e., "Species I; Figures 4A-4C") (*Id.* at p. 127) were elected and the claims directed to the other embodiments were canceled.

59. I understand that during prosecution, the application claim corresponding to Claim 1 of the '550 Patent was rejected as anticipated by U.S. Patent No. 5,805,128 to Kim et al. (Ex. 1006, "Kim"). (See Ex. 1005, p. 141). This application claim was identical to Claim 1, except that it did not include the last element of Claim 1, namely "the first data lines and the second data lines of each group of data lines are connected with the same source driver." (See *id.* at pp. 31, 152).

60. As shown below, annotated Figure 5 of Kim shows an LCD driving device of matrix structure type including the Odd Row/Even Row configuration, gate lines 3 connected to a gate driver 16, first data lines 10 connected to a data driver 8 on the bottom, and second data lines 14 connected to a data driver 12 on the top. (Ex. 1006, Kim, Col.

19

600321.1

Page 19 of 76

3:26-37, Col. 4:28-51, FIG. 5). I note that Figure 5 of Kim shows the Odd Row/Even Row configuration that is virtually identical to the one shown in Figures 5A and 5B of the '550 Patent.





61. In the prosecution history, I did not find any argument by the applicants disputing the Examiner's position that Kim disclosed **all elements** of the rejected claim, including the Odd Row/Even Row configuration and gate driver<u>s</u>. Rather, the applicants distinguished the rejected claim over Kim by including an additional claim limitation, namely that "the first data lines and the second data lines of each group of data lines are connected with the same source driver." (Ex. 1005, pp. 152, 156). The claim was subsequently allowed by the Examiner.

20

600321.1

Page 20 of 76

62. Even though Figure 5 of Kim does not disclose "the same source driver" limitation, the technique of connecting first and second data lines of each group of data lines with the same source driver in an LCD device was well known in the prior art, including the Sharp Reference and Shimada as discussed below. I understand that none of the Sharp Reference, Shimada, and Kamizono referred to in this declaration was considered by the Examiner during prosecution of the '550 Patent.

CLAIM CONSTRUCTION

63. I understand that in *inter partes* review proceedings, patent claims are to be given their "broadest reasonable" construction in light of the specification as would be read by a person of ordinary skill in the art.

64. Most of the terms of Claims 1-5 of the '550 Patent are clear to me, except for the following terms.

"The first and the second date lines of the first group of date lines"

65. Independent Claims 1 and 2 each recite that "the first and the second <u>date</u> <u>lines</u> of the first group of <u>date lines</u> are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the first column" (Ex. 1001, '550 Patent, Col. 19:52-56, Col. 20:13-17) (emphasis added). Nowhere else in the '550 Patent is there any mention or discussion of "date lines." I believe that the term "date lines" in this claim recitation is meant to be "data lines."

21

600321.1

Page 21 of 76

"Gate lines . . . insulated with each other" and "data lines . . . insulated with each other"

66. Independent Claims 1 and 2 each recite "a group of N gate lines . . .

insulated with each other" and "M groups of data lines . . . **insulated with each other**." (Ex. 1001, '550 Patent, Col. 19:44-45, 51-52, Col. 20:5-6, 12-13) (emphasis added). The '550 Patent does not explain what "insulated with each other" means. Rather, the specification uses the same phrase "insulated with each other" when describing the data lines 111 and gate lines 121 shown in the "Prior Art" in Figures 1A and 1B of the '550 Patent (*id.* at Col. 1:45-47), as well as the data lines (D₁, D₁, D₂, D₂) and the gate lines (G₁, G₂, G₃) shown in Figures 4A-4C of the First Embodiment. (*Id.* at Col. 8:20-22, 29-31).

67. I believe that "insulated with each other" means "spaced apart from and parallel to each other." This is consistent with Figures 1A-1B of the "Prior Art" in the '550 Patent, which show that the data lines 111 are spaced apart from and parallel to each other (thereby "insulated with each other") and the gate lines 121 are likewise spaced apart from and parallel to each other (thereby "insulated with each other"). This is also consistent with all of the figures that describe the First Embodiment of the '550 Patent (e.g., Figs 4A-4C, 5A-5B, 6A-6B), which also show that the data lines (e.g., D₁, D₁, D₂, D₂) are spaced apart from and parallel to each other (thereby "insulated with each other"), and the gate lines (e.g., G₁, G₂, G₃) are spaced apart from and parallel to each other (thereby "insulated with each other").

22

600321.1

Page 22 of 76

"the gate drivers" and the "source drivers"

68. Independent Claims 1 and 2 refer to "gate lines connected to the *gate drivers*" and "data lines connected to the *source drivers*." However, the term "source driver" is not mentioned in the specification of the '550 Patent. Rather, the specification refers to "data drivers."

69. Using the broadest reasonable construction, I believe that a person of ordinary skill in the art would construe these terms as written in the plural form, that is, "the gate drivers" refer to more than one gate driver and "the source drivers" refer to more than one source driver.

70. However, the specification, drawings, and prosecution history of the '550 Patent use the terms "source drivers" and "gate drivers" to cover a variety of driving circuits and configurations known at the time of the invention. These are discussed below:

1. <u>"Gate Drivers" and "Source Drivers" May Refer to Multiple</u> Driving Circuits

71. In the certain figures in the '550 Patent, the "gate drivers" and "source drivers" are used to refer to multiple driving circuits, as shown in the "Prior Art" (e.g., Fig. 1A of the '550 Patent). As shown in Figure 1A, the "gate driver" and "source driver" each comprise multiple driver circuits (e.g., integrate circuit (IC) chips in the purple and orange boxes).

23

600321.1

Page 23 of 76



Fig. 1A (Prior Art)

72. At the time that the '550 Patent was filed, it was widely known that such drivers could be implemented using multiple IC chips. Specifically, as LCD displays increase in size with the increased number of pixels, the number of gate lines and data lines likewise increases. However, it becomes difficult, from a packaging and cost perspective, to fabricate a *single* chip capable of driving *hundreds or even thousands* of data and source lines. Therefore, a person of ordinary skill in the art would use multiple driver IC chips in larger sized LCD panels to keep costs, time and labor down and to simplify packaging.

2. <u>"Gate Drivers" and "Source Drivers" May Refer to A Single</u> <u>Circuit With Multiple Outputs</u>

73. In addition, a person of ordinary skill in the art would understand that "gate drivers" and "source drivers" includes a single circuit (whether an IC or made up of discrete components) having multiple outputs. In that case, a person of ordinary skill in the art would understand that each data or gate line is connected to a separate "driver." This is because

24

600321.1

Page 24 of 76

each output provides a unique signal to a data or gate line. This is illustrated, for example, in the Kim reference (Ex. 1006), cited during the prosecution of the '550 Patent (discussed above). As shown below in Figure 5, the gate driver 16 of Kim is depicted as a single circuit block having multiple output lines. The Examiner found that Kim discloses the claimed "gate drivers." (Ex. 1005, p. 141). The applicants did not dispute this. The Examiner and applicants' understanding is consistent with that of a person of ordinary skill in the art at the time of the invention.





LEVEL OF SKILL IN THE ART

74. A person of ordinary skill in the art would have had an undergraduate degree in electrical engineering, or equivalent work experience. That person would also have had 2

25

600321.1

Page 25 of 76

to 5 years of experience designing flat panel display drive electronics, designing active matrices for LCDs, or designing IC drivers.

STATE OF THE ART

75. By the filing date of the '550 Patent in 2004, the LCD display industry had numerous multi-national companies manufacturing LCD displays in volume for various consumer applications like notebook computers, desktop monitors, televisions, pocket entertainment devices, and mobile phones. Competition for market share was fierce, and older LCD issues like limited viewing angle, display brightness, and motion blur were incrementally improved with each product introduction. As the LCD industry grew, so did the support infrastructure for liquid crystal material, substrate glass, polarizer material, backlight modules, light control films, chemicals for color filters, and silicon drive ICs. The LCD manufacturer had multiple supply sources for each of these components.

76. The LCD driver ICs for source and gate drivers were designed by companies in close communication with the panel manufacturers. These ICs use conventional single crystal silicon processing and are manufactured in multiple foundries. The time from driver specification to volume manufacture was on the order of one year. Therefore, panel manufacturers used the ICs that were available at the time of their product introductions.

77. The LCD driver ICs had increasing number of output channels, faster clocking speeds, different logic interfaces, and more features for the display manufacturers. The ICs were sold for COG assembly or Tape Automated Bonding (TAB). The COG method uses an

26

600321.1

Page 26 of 76

Anisotropic Conductive Film (ACF) for interconnection between the driver pads and the panel electrodes. The TAB method, along with numerous variations, attaches the driver die to a flexible film with copper traces. The driver outputs are connected to the panel electrodes with ACF, and the logic inputs and power to the driver are connected with ACF or conventional connectors. The display module assembly used COG and TAB extensively since the 1990's. It was also well-known at the time of the filing date of the '550 Patent that an LCD panel must include a glass substrate or other substantially transparent substrate to transmit the light from the backlight to the LCD viewer's eyes. LCD panels modulate the light generated by the backlight assembly and passed through the glass substrate (or other transparent substrate) according to the TFT drive signals. The light exits the LCD surface nearest the viewer and allows the viewer to see the visual image generated based on the electrical input signal.

78. The number and location of source and gate drivers depends on the LCD panel size, pixel size, and other market driven factors. The available drivers could be mounted on a single panel edge or both panel edges. This is true for both the gate axis and the data or source axis. This design change was made as early as the 1970s. When the drivers are attached on opposite panel edges, the interconnection density of connections per linear distance is halved, the driver's power dissipation is spread out, the data clocking rate is halved, peak currents to drivers are distributed more evenly, and the image is more uniform if electrode resistance is an issue across the panel.

27

600321.1

Page 27 of 76

79. As of the filing date of the '550 patent, workers in the field of LCD devices were aware of several developments, including:

- a. active matrix LCD panels;
- b. the Odd Row/Even Row configuration;
- c. the use of single or multiple gate drivers and single or multiple source drivers,
 with the decision to use multiple drivers driven, at least in part, by the size of
 the LCD panel;
- d. the use of chip on glass technology; and
- e. the use of integrated driver circuit on glass

SHARP REFERENCE

80. The Sharp Reference discloses an LCD device comprising a matrix array of thin film transistors (TFTs) 7, which drive the corresponding array of pixel units 4, as shown below in annotated Figure 10. (Ex. 1002, Sharp Reference, Pars. [0049], [0130], [0140]-[0145], FIG. 10).

81. The Sharp Reference states that its object is to improve image quality by reducing data signal noise and crosstalk (e.g., image blurring) and preventing a "ghost phenomenon" arising from the slow response time. (*Id.*, Par. [0030]).

82. The Sharp Reference also teaches that source driver circuits can be implemented in a certain way (using "driver sample hold method") to solve the problem of

28

600321.1

Page 28 of 76

insufficient image data write time arising from increasing the number of pixels in the horizontal scan direction in an LCD panel. (*Id.*, Pars. [0013]-[0019]).



83. As shown above in annotated Figure 10, each gate bus line 6 is connected to a gate driver 3. Specifically, each gate bus line 6 is associated with a unique AND circuit 81 (e.g., shaded in orange and labeled as "1"), and gate shift register 3a. In this way, each 29

600321.1

Page 29 of 76

gate bus line 6 is individually driven by the output of the unique AND circuit 81. (*Id.*, Pars. [0142]-[0145], FIG. 10).

84. I believe that under the broadest reasonable construction discussed above, a person of ordinary skill in the art would have understood that Figure 10 of the Sharp Reference explicitly shows multiple gate drivers. Specifically, I believe that each gate driver includes gate shift register 3a and an AND circuit 81 connected to an individual gate line 6 because they operate together to generate a non-overlapping gate pulse for each gate line 6. The first gate driver is the AND circuit "1" in communication with shift register 3a; the second gate driver is the AND circuit "2" in communication with shift register 3a; and the third gate driver is the AND circuit "3" in communication with shift register 3a. (*Id.*).

85. Annotated Figure 10 also shows groups of source bus lines 5 connected to the source drivers 71.

86. I believe that under the broadest reasonable construction discussed above, a person of ordinary skill in the art would have understood that Figure 10 of the Sharp Reference explicitly shows multiple source drivers. Specifically, I believe that each source driver includes source shift register 10, AND circuit 72, data signal lines 73, 74, sampling switches 19, 20 (or 21, 22), and sampling capacitors 24, 25 (or 26, 27). The first source driver includes AND circuit 72 (labeled "1") in communication with shift register 10, data signal lines 73, 74, sampling switches 19, 20, and sampling capacitors 24, 25. The second source driver includes AND circuit 72 (labelled "2") in communication with shift register 10, data

30

600321.1

Page 30 of 76

sampling switches 21 and 22, and sampling capacitors (not numbered). (Ex. 1002, Sharp Reference, Pars. [0131]-[0140], [0145], FIG. 10).

87. As shown above in annotated Figure 10, each set of first source bus line 5 (red) and second source bus line 5 (green) in each column (e.g., C1, C2) is associated with a unique AND circuit 72 (e.g., shaded in purple and labeled as "1" and "2"). This unique AND circuit 72 operates with the associated circuit elements, i.e., source shift register 10, and a unique set of sampling switches (e.g., 19, 20) and sampling capacitors (e.g., 24, 25) to drive the first and second source bus lines (red and green lines) in each group of source bus lines 5. (Ex. 1002, Sharp Reference, Pars. [0131]-[0140], [0145], FIG. 10).

88. For example, for the first source driver in the first column C1, the AND circuit 72 obtains the output of the source shift register 10 and inputs its logical product to the gate terminals of the sampling switches 19 and 20. Meanwhile, data signals from the data signal lines 73 and 74 are respectively input to the source terminals of the sampling switches 19 and 20, and their outputs are respectively held in the sampling capacitors 24 and 25. These held output signals are then input to the first and second source bus lines 5 on both sides of pixel units 4 in the first column C1. For the second source driver in the second column C2, the AND circuit 72 obtains the output of the source shift register 10 and inputs its logical product to the gate terminals of the sampling switches 21 and 22. Meanwhile, data signals from the data signal lines 73 and 74 are respectively input to the source terminals of the sampling switches 21 and 22, and their outputs are respectively held in the sampling

31

600321.1

Page 31 of 76

capacitors (not numbered). These held output signals are then input to the first and second source bus lines 5 on both sides of pixel units 4 in the second column C2. (Ex. 1002, Sharp Reference, Pars. [0131]-[0140], [0145], FIG. 10). In this way, each set of first and second source bus lines 5 associated with each column of pixel units 4 are individually driven by a separate source driver. Accordingly, I believe that the Sharp Reference explicitly teaches multiple source drivers.

89. The Sharp Reference also teaches that the gate bus lines 6 are spaced apart from and parallel to each other (i.e., insulated with each other), and that the source bus lines 5 are likewise spaced apart from and parallel to each other (i.e., insulated with each other). (*Id.*, FIG. 10).

90. As shown above in annotated Figure 10, each gate bus line 6 is connected with the gates of all of the TFTs 7 in the row associated with that gate bus line. For example, the first gate line 6 is connected with the gates of all of the TFTs 7 of the first row (R1), the second gate line 6 is connected with the gates of all of the TFTs 7 of the second row (R2), etc. (*Id.*, Par. [0143], FIG. 10).

91. Annotated Figure 10 above also shows the claimed Odd Row/Even Row configuration. In this regard, the first source bus line 5 (red line) and the second source bus line 5 (green line) in each group of data bus lines are respectively connected with the sources of all of the TFTs 7 of the <u>odd rows</u> (red boxes in R1 and R3) and <u>even rows</u>

32

600321.1

Page 32 of 76

(green boxes in R2) of the column (C1, C2) associated with that group of source bus lines, as required by all Claims of the '550 Patent.

92. For example, the first source bus line 5 (red line) of the first group is connected with the sources (red dots) of the TFTs 7 of the first row and third row (see the red boxes in R1 and R3) in the first column C1, while the second source bus line 5 (green line) of the first group is connected with the sources (green dot) of the TFT 7 of the second row (green box in R2) in the first column C1. (*Id.*, Pars. [0131]-[0140], [0145], FIG. 10). The same Odd Row/Even Row configuration is provided in each column (e.g., C2).

93. The benefits of the Odd Row/Even Row configuration were already well known in the prior art, including the Sharp Reference. The Sharp Reference teaches that the Odd Row/Even Row configuration in an LCD Panel prevents adjacent pixel TFTs 7 in the column direction from being turned on simultaneously. This reduces the effect of data signal noise and therefore improves the video quality of the LCD panel. (*Id.*, Pars. [0144]-[0145], [0030]).

94. In this regard, I believe that the benefits of using the Odd Row/Even Row configuration became particularly significant as the size of the LCD panel and/or the number of pixels increased. When LCD screens became large enough to compete against the conventional cathode ray tube (CRT) screens, there was market and design need to improve the video quality of LCD panels. But this required increased number of pixels in an LCD panel and at the same time, a faster way to drive these pixels accurately. The Odd

33

600321.1

Page 33 of 76

Row/Even Row configuration was one of the various techniques developed in the prior art to meet this need.

95. As shown in Figure 10, the source drivers 71 for all source bus lines 5 are installed on the same side (e.g., upper side) of the display panel.

96. Figure 10 also shows that the first and the second source bus lines 5 (the red and green lines) in each group of source bus lines are connected with the same source driver. (*Id.*, Pars. [0131]-[0140], FIG. 10).

97. The transfer of data signals from the data signal lines 73, 74 to the first and the second source bus lines 5 (the red and green lines) is switched by sampling switches 19, 20 (or 21, 22) (highlighted in yellow). (*Id.*, Pars. [0134]-[0135], [0137]-[0139], FIG. 10).

THE SHARP REFERENCE ANTICIPATES CLAIMS 1-3

98. As discussed below, I believe that the Sharp Reference explicitly discloses each and every element of Claims 1-3 of the '550 Patent.

99. As shown below in annotated Figure 10, the Sharp Reference teaches an LCD device comprising a matrix array of thin film transistors (TFTs) 7, which drive the corresponding array of pixel units 4. (*Id.*, Pars. [0049], [0130], [0140]-[0145], FIG. 10).

THE SHARP REFERENCE DISCLOSES MULTIPLE GATE DRIVERS

100. As explained above in paragraph 84, I believe that Figure 10 of the Sharp Reference explicitly discloses multiple gate drivers.

34

600321.1

Page 34 of 76

101. As shown in Figure 10, gate lines 6 are connected to the corresponding gate drivers 3, as required by Claims 1 and 2.

102. Each gate driver comprises gate shift register 3a, and AND circuit 81. (*Id.*, Pars. [0142]-[0145], FIG. 10).

THE SHARP REFERENCE DISCLOSES MULTIPLE SOURCE DRIVERS

103. As explained above in paragraphs 86-88, Figure 10 also explicitly discloses multiple source drivers.

104. As shown in Figure 10, groups of data lines 5 are connected to the corresponding source drivers 71.

105. Each source driver comprises source shift register 10, AND circuit 72, data signal lines 73, 74, sampling switches 19, 20 (or 21, 22), and sampling capacitors 24, 25 (or 26, 27). (Ex. 1002, Sharp Reference, Pars. [0131]-[0139], FIG. 10).

THE SHARP REFERENCE DISCLOSES THAT FIRST AND SECOND DATA LINES IN EACH GROUP OF DATA LINES ARE CONNECTED WITH THE SAME SOURCE DRIVER

106. As required by Claims 1-2, annotated Figure 10 of the Sharp Reference shows that the first and second data lines (e.g., red and green lines 5) in each group of data lines are connected with the *same* source driver (e.g., source driver in purple comprising source shift register 10, AND circuit 72, data signal lines 73, 74, sampling switches 19, 20 (or 21, 22), and sampling capacitors 24, 25 (or 26, 27)). (*Id.*, Pars. [0131]-[0140], FIG. 10). As discussed above, during prosecution, Claim 1 of the '550 Patent was allowed over Kim based on this feature.

35

600321.1

Page 35 of 76

THE SHARP REFERENCE DISCLOSES THAT DATA LINES/GATE LINES ARE INSULATED WITH EACH OTHER

107. As explained above, Figure 10 of the Sharp Reference also shows that the gate lines 6 are "insulated with each other" under the broadest reasonable construction of this term since they are spaced apart from and parallel to each other; and the data lines 5 are likewise insulated with each other as they are spaced apart and parallel to each other. (Ex. 1002, Sharp Reference, FIG. 10). Indeed, the spacing (insulation) between the data and gate lines in the Sharp Reference and the '550 Patent is virtually identical, as shown below in the side-by-side comparison of Figure 4B of the '550 Patent and Figure 10 of the Sharp Reference.



36

Page 36 of 76

600321.1
THE SHARP REFERENCE TEACHES THE ODD ROW/EVEN ROW CONFIGURATION

108. The claimed Odd Row/Even Row configuration of the '550 Patent (shown on the left) is present in the LCD device of the Sharp Reference (shown on the right). (*Id.*, Pars. [0144]-[0145], FIG. 10). Specifically, the first data line 5 (see the red line) is connected to the sources (red dots) of the TFTs (red boxes) in the odd rows (R1 and R3). The second data line 5 (green line) is connected to the sources (green dot) of the TFTs (green boxes) in the even rows (R2). Figure 4B of the later '550 Patent (shown on the left) has the exact same Odd Row/Even Row configuration.

THE SHARP REFERENCE DISCLOSES THAT EACH SOURCE DRIVER IS INSTALLED ON THE SAME SIDE OF THE DISPLAY PANEL

109. Figure 10 of the Sharp Reference also shows that each source driver (e.g., source drivers in purple) is installed on the same side (e.g., upper side) of the display panel (Ex. 1002, Sharp Reference, Pars. [0130]-[0140], FIG. 10), as required by Claim 2.

THE SHARP REFERENCE DISCLOSES SWITCHES FOR DATA TRANSFER

110. Figure 10 of the Sharp Reference shows that data transfer is switched by each sampling switch 19, 20, 21, 22 (*id.*, Pars. [0134]-[0135], [0137]-[0139], FIG. 10), as required by Claim 2.

THE SHARP REFERENCE DISCLOSES A SPACE BETWEEN NEIGHBORING DATA LINES TO PREVENT SHORT CIRCUITING

111. Claim 3, which depends from Claim 2, recites that "there is a space [i.e., a gap] between the neighboring data lines to prevent them from short circuit." Figure 10 of

37

600321.1

Page 37 of 76

the Sharp Reference clearly shows a space between the neighboring data lines 5 that prevents short circuiting.

112. Just like in Figure 4B of the '550 Patent, Figure 10 shows that the first data line 5 (red) is on the left side of the pixel TFTs in the first column (C1), and the second data line 5 (green) is on the right side of the pixel TFTs in the first column (C1). This space prevents short circuiting between the first and second data lines.

113. When two neighboring data lines are shown to be spaced apart from each other in the schematic circuit diagrams for an LCD driving device, such as Figure 10 of the Sharp Reference or Figure 4B of the '550 Patent, I expect that there is a sufficient space between these data lines to prevent short circuiting. Otherwise, the LCD driving device would not be operating as described in the reference.

SHARP REFERENCE DISCLOSES EACH AND EVERY ELEMENT OF CLAIMS 1-3

114. The following claim charts summarize where I believe each element of Claims1-3 is taught by the Sharp Reference:

The Claims Of The '550 Patent	Sharp Reference
1. A liquid crystal display driving device of matrix structure type including:	Sharp Reference discloses a liquid crystal display driving device of matrix structure type (Ex. 1002, Sharp Reference, Pars. [0001]- [0003], [0130], FIG. 10).
a group of thin film transistors with matrix array consisting of N rows and M columns of thin film transistors, wherein each thin film transistor can drive one pixel so that N×M of pixels	Sharp Reference discloses a group of thin film transistors 7 with matrix array consisting of n (e.g., 3) rows and m (e.g., 2) columns of thin film transistors 7, wherein each thin film transistor can drive one pixel unit 4 so that n×m

38

600321.1

Page 38 of 76

(e.g., 3×2) of pixel units can be driven (Ex. 1002, Sharp Reference, Pars. [0049], [0130], [0140]- [0145], FIG. 10).
Sharp Reference discloses a group of n (e.g., 3) gate bus lines 6 connected to the gate drivers 3. The first gate driver is the AND circuit "1" in communication with shift register 3a; the second gate driver is the AND circuit "2" in communication with shift register 3a; and the third gate driver is the AND circuit "3" in communication with shift register 3a. The gate lines are insulated with each other by being spaced apart from and parallel to each other. The first gate bus line 6 is connected with the gates of all the thin film transistors 7 of the first row. The second gate bus line 6 is connected with the gates of all the thin film transistors 7 of the first public film transistors 7 of the second row and the n th (e.g., 3 rd) gate bus line 6 is connected with the gates of all the thin film transistors 7 of the first film transistors 7 of the film tra
Sharp Reference discloses m (e.g., 2) groups of source bus lines 5 connected to the source drivers 71. The first source driver includes AND circuit 72 (labeled "1") in communication with shift register 10, data signal lines 73, 74, sampling switches 19, 20, and sampling capacitors 24, 25. The second source driver includes AND circuit 72 (labelled "2") in communication with shift register 10, sampling switches 21 and 22, and sampling capacitors (not numbered). The groups of data lines are insulated with each other by being spaced apart from and parallel to each other. The first and the second source bus lines 5 of the first group of source bus lines are respectively connected

600321.1

Page 39 of 76

The Claims Of The '550 Patent	Sharp Reference
are respectively connected with the sources of the all thin film transistors of the odd and the even rows of the M th column, and	with the sources of all the thin film transistors 7 of the odd and the even rows of the first column The first and the second source bus lines 5 of the m th (e.g., 2 nd) group of source bus lines are respectively connected with the sources of the all the thin film transistors 7 of the odd and the even rows of the m th (e.g., 2 nd) column (Ex. 1002, Sharp Reference, Pars. [0131]-[0140], [0145], FIG. 10).
the first data lines and the second data lines of each group of data lines are connected with the same source driver.	Sharp Reference discloses that the first source bus lines 5 and the second source bus lines 5 of each group of source bus lines are connected with the same source driver 10, 72, 73, 74, 19, 20, 24, 25 (or 10, 72, 73, 74, 21, 22, 26, 27) (Ex. 1002, Sharp Reference, Pars. [0131]- [0140], FIG. 10).
2. The liquid crystal display device of matrix structure type including:	See Claim 1 above.
a group of thin film transistors with matrix array consisting of N rows and M columns of thin film transistors, wherein each thin film transistor can drive one pixel so that N×M of pixels can be driven:	See Claim 1 above.
a group of N gate lines connected to the gate drivers and insulated with each other, wherein the first gate line is connected with the gates of all the thin film transistors of the first row, the second gate line is connected with the gates of all the thin film transistors of the second row and the N th gate line is connected with the gates of all the thin film transistors of the N th row; and	See Claim 1 above.
M groups of data lines connected to the source drivers and insulated with	See Claim 1 above.
	40

600321.1

Page 40 of 76

The Claims Of The '550 Patent	Sharp Reference
each other, wherein the first and the second date lines of the first group of date lines are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the first column, the first and the second data lines of the second group of data lines are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the second column and the first and the second data lines of the M th group of data lines are respectively connected with the sources of the all thin film transistors of the odd and the even rows of the M th column, wherein the first data lines and the	See Claim 1 above.
second data lines of each group of data lines are connected with the same source driver.	
each source driver is installed on the same side of the display panel and	Sharp Reference discloses that the first source driver(AND circuit 72 (labeled "1") in communication with shift register 10, data signal lines 73, 74, sampling switches 19, 20, and sampling capacitors 24, 25) and the second source driver (AND circuit 72 (labelled "2") in communication with shift register 10, sampling switches 21 and 22, and sampling capacitors (not numbered)) are installed on the same side (e.g., upper side) of the display unit 1 (Ex. 1002, Sharp Reference, Pars. [0130]-[0140], FIG. 10).
the data transfer is switched by an electronic switch.	Sharp Reference discloses that the data transfer is switched by each sampling switch 19, 20, 21, 22 (Ex.1002, Sharp Reference, Pars. [0134]-[0135], [0137]-[0139], FIG. 10).
3. The liquid crystal display driving	Sharp Reference discloses that there is a space

41

600321.1

Page 41 of 76

The Claims Of The '550 Patent	Sharp Reference
device of matrix structure type as claimed in claim 2, wherein there is a space between the neighboring data lines to prevent them from short circuit.	between the neighboring data lines 5. These spaces prevent the data lines from short circuiting. (Ex. 1002, Sharp Reference, FIG. 10).

115. Accordingly, it is my opinion that Claims 1-3 of the '550 Patent are anticipated

by the Sharp Reference.

THE SHARP REFERENCE RENDERS CLAIMS 1-3 AND 5 OBVIOUS TO A PERSON OF ORIDNARY SKILL IN THE ART

116. As discussed above, it is my opinion that the Sharp Reference explicitly

discloses each and every element of Claims 1-3 of the '550 Patent, including the claimed

source and gate drivers, and thus anticipates Claims 1-3.

117. I believe that no reasonable person of ordinary skill in the art would have

interpreted the Sharp Reference as disclosing only a single source driver and a single gate

driver in Figure 10.

118. Even under such a tenuous and narrow interpretation of the Sharp Reference,

I believe that Claims 1-3 would be obvious to a person of ordinary skill in the art.

THERE IS NO UNEXPECTED RESULT FROM USING MULTIPLE SOURCE AND GATE DRIVERS IN AN LCD PANEL INSTEAD OF A SINGLE SOURCE DRIVER AND A SINGLE GATE DRIVER

119. I understand that one way of demonstrating obviousness in the situation

where a prior art reference discloses a single element but the claim requires multiple

42

600321.1

Page 42 of 76

elements is to demonstrate that there are no new and unexpected results from increasing the number of such elements.

120. The duplication of the source and gate drivers shown in Figure 10 of the Sharp Reference simply allows more pixels to be added when increasing the size of the LCD panel. The addition of source and gate drivers would not change the way the LCD Panel of the Sharp Reference operates in the Odd Row/Even Row configuration. Accordingly, no unexpected results would be produced from duplicating the source and gate driver circuits (i.e., adding more drivers) shown in Figure 10 of the Sharp Reference.

121. The prior art was abundant with examples of larger sized LCD panels using multiple source and gate drivers. In fact, when I was working in the LCD industry prior to the filing date of the '550 Patent, it was a routine industry practice to change the panel design to increase the size of the panel and/or the number of pixels by simply adding more driver ICs. For example, while the **small**, low cost LCD panel (which had an equivalent pixel dimension of 7×4) that I worked on at Alien Technology had only a single source driver and a single gate driver, the **large sized** LCD panels (which had pixel dimension of at least 800×600) that I worked on at Philips used multiple driver ICs. Using additional source and gate drivers in connection with increasing the size of the panel or the number of pixels in an LCD panel was a well-known and readily available design option.

122. Consistent with my experience and as discussed above, the prior art reference (Ex. 1009) states that "in order to drive many gate bus lines and the source bus

43

600321.1

Page 43 of 76

lines on the display circuit board, *a <u>plurality</u> of the gate drivers and source drivers <u>must</u> be connected to the area around the liquid crystal display panel." (<i>Id.*, Par. [0006]) (emphasis added). Sekido further teaches that increasing the size of the LCD screen will increase the number of the driver ICs. (*Id.*, Par. [0008]).

123. As explained in the Sharp Reference, its use of the Odd Row/Even Row configuration improves the image quality of an LCD panel with the increased number of pixels by reducing the effect of data signal noise. (Ex. 1002, Sharp Reference, Pars. [0144]-[0145], [0030]).

124. Hence, I believe that duplication of source and gate drivers for a larger sized LCD device would have involved only routine skill in the art and does not produce any unexpected result.

125. The '550 Patent fails to demonstrate or even suggest any new and unexpected results stemming from having more than one source driver circuit and more than one gate driver circuit in the claimed LCD driving device. The '550 Patent includes no explanation of the difference between having a single source driver and a single gate driver and having multiple source and gate drivers in the LCD device.

126. In fact, the '550 Patent interchangeably uses the singular ("source driver"/"gate driver") and plural ("source drivers"/"gate drivers") to describe these components. (See Ex. 1001, '550 Patent, Col. 8:21 ("[T]here are N gate lines connected to

44

Page 44 of 76

600321.1

gate driver " (emphasis added)); *see also id.*, Figure 1A and Col. 1:36-45 (using the singular terms "data driver 11" and "gate driver 12")).

127. In addition, during prosecution of the '550 Patent, the applicants did not dispute the Examiner's finding that Figure 5 of Kim (Ex. 1006), which shows a *single* block for gate driver 16, meets the gate driver<u>s</u> limitation of Claims 1 and 2. (Ex. 1005, p. 156).

128. Even if, contrary to my opinion, Patent Owner contends that the Sharp Reference does not disclose the claimed "source drivers" and "gate driver," I believe that it would nevertheless have been obvious to a person of ordinary skill in the art to modify the LCD driving device of the Sharp Reference to include additional source and gate driver circuits in addition to what are shown in Figure 10.

129. It is my opinion that at a minimum, Claims 1-3 of the '550 Patent are obvious over the Sharp Reference.

THE SHARP REFERENCE DISCLOSES INTEGRATED GATE DRIVER CIRCUIT

130. Claim 5 requires that the "gate driver is an integrated gate driver circuit installed on glass." However, this would have also been obvious in view of the Sharp Reference.

131. The Sharp Reference teaches that the gate driver, the source driver, and the display unit consisting of a plurality of pixel units in an LCD device can be formed monolithically on the same substrate in an LCD panel to "to improve the drive force of the pixel transistor that accompanies larger screen size, and to reduce the drive IC mounting

45

600321.1

Page 45 of 76

costs and the like." (Ex. 1002, Sharp Reference, Claim 6, Pars. [0160], [0172]-[0173], [0008], [0020], [0036], [0045]). Since the gate drivers are formed monolithically on the same substrate as the pixel TFTs, the result is an integrated gate driver circuit installed on the same substrate as the pixel TFTs.

132. Moreover, It was well-known at the time of the filing date of the '550 Patent that an LCD panel must include a glass substrate or other substantially transparent substrate to transmit the light from the backlight to the LCD viewer's eyes. LCD panels modulate the light generated by the backlight assembly and passed through the glass substrate (or other transparent substrate) according to the TFT drive signals. The light exits the LCD surface nearest the viewer and allows the viewer to see the visual image generated based on the electrical input signal.

133. The use of a glass substrate was the preferred choice, especially in an LCD panel having a large number of pixels. Compared to other transparent materials, glass is cheaper, provides a smoother surface, and is also more resistant to a high temperature required for processing TFTs in an LCD panel. In addition, a glass substrate protects liquid crystal materials and TFTs in the LCD panel from moisture. In my experience, LCD panels with a large number of pixels using TFTs all included glass substrates.

134. Thus, I believe that it would have been obvious to a person of ordinary skill in the art that the integrated gate driver circuit taught by the Sharp Reference is installed on a glass substrate in an LCD panel since the use of glass substrate is one of small number of

46

600321.1

Page 46 of 76

widely known design options for an LCD panel having the light transmitted from the backlight. Since this technology was widely understood and available at the time the '550 Patent was filed, I believe that a person of ordinary skill in the art would have been successful in forming an integrated gate driver circuit on a glass substrate.

135. Accordingly, it is my opinion that Claim 5 of the '550 Patent is also obvious over the Sharp Reference.

KAMIZONO

136. Kamizono describes an active matrix LCD for a video monitor such as a television receiver or a computer display, and teaches fabricating circuits that are suitable for a large sized LCD panel. (Ex. 1004, Kamizono, Abstract, Col. 1:5-7, Col. 3:1-36).

137. As shown below in annotated Figure 15, Kamizono teaches an LCD panel 1 having data lines ("signal lines 3") connected to multiple source driver ICs ("signal line driving LSIs 5") and gate lines ("scanning lines 4") connected to multiple gate driver ICs ("scanning line driving LSIs 6"). A pixel is located at the intersection 2 between a data line 3 and a gate line 4. The pixels are arranged in the image display region of the LCD panel, while the driving LSIs are arranged in the non-image display region of the panel. (*Id.*, Col. 2:5-13, Cols. 5:51-6:20, FIG. 15). The source driver ICs 5 send data signals to operate TFTs and pixels via data lines 3, while the gate driver ICs 6 send voltage pulse to the gates of TFTs via gate lines 4.

47

Page 47 of 76

600321.1



138. Kamizono further teaches that while a "small sized" LCD panel has "a few (2 or 3) of the [driving] LSIs," a "large-screen" LCD panel uses more driving LSIs, such as 4 or 5 scanning line driving LSIs and 10 or more signal line driving LSIs. (*Id.*, Col. 9:19-20, Col. 11:53-64, FIGS. 5, 9, and 15).

139. Kamizono also teaches that for an LCD device having an "increased screen size," these multiple source or gate drivers ("liquid crystal driving LSIs") are commonly mounted as a semiconductor chip by a chip-on-glass (COG) method or a tape automated bonding (TAB) method. According to Kamizono, the COG method is preferred over the TAB

48

600321.1

Page 48 of 76

method because of the operational reliability and reduction of the overall product size provided by the COG method, which is consistent with my experience. (*Id.*, Col. 1:12-58).

140. I understand chip-on-glass (COG) to be a method of attaching single-crystal silicon die or Large Scale Integrated (LSI) circuits directly on the glass substrate of the LCD panel. The benefits of using COG are increased reliability, smaller LCD module size, and less weight. The silicon die are designed and fabricated by conventional silicon wafer processes. The die are electrically connected to the panel either through wire bonding or using Anisotropic Conductive Film (ACF). ACF is a type of plastic that contains metalized spheres. The density of the spheres in the film prevents adjacent sphere to sphere connection but connects the die output pads to the panel electrode pads through the thin plastic film.

141. Kamizono further teaches that an LCD panel 1 can be a poly-Silicon TFT panel and the source and gate drivers can be mounted on the panel in the non-image display area of the panel ("a spare area other than a display area of the liquid crystal panel 1"). (*Id.*, Col. 13:50-55). Since the gate drivers are formed on the same substrate as the pixel TFTs, the result is integrated gate driver circuit installed on the same substrate as the pixel TFTs.

49

600321.1

Page 49 of 76

CLAIMS 1-5 ARE OBVIOUS OVER THE SHARP REFERENCE IN VIEW OF KAMIZONO

142. I reiterate my opinion discussed above that the Sharp Reference expressly discloses each and every element of Claims 1-3, including the claimed source and gate drivers, and thus anticipates Claims 1-3.

143. Again, to the extent that the Patent Owner argues that the Sharp Reference

discloses only a single source driver and a single gate driver in Figure 10, no reasonable

person of ordinary skill in the art would agree.

MODIFICATION OF THE LCD DRIVING DEVICE OF THE SHARP REFERENCE TO INCLUDE MULTIPLE SOURCE AND GATE DRIVERS OF KAMIZONO WOULD HAVE BEEN WITHIN THE SKILL OF A PERSON OF ORDINARY SKILL IN THE ART AND WOULD HAVE PRODUCED NO UNEXPECTED RESULT

144. Kamizono teaches the use of multiple source driver ICs 5 and multiple gate driver ICs 6 to send signals through data lines and gate lines in an LCD device. Indeed, Figure 15 of Kamizono is virtually identical to Figure 4A of the '550 Patent.

145. For the reasons discussed below, it is my opinion that even under such a misreading of the Sharp Reference, it would still have been obvious to a person of ordinary skill in the art to combine the teachings of the Sharp Reference and Kamizono to arrive at the LCD driving device of Claims 1-5 of the '550 Patent.

146. The Sharp Reference and Kamizono are in the same field of LCD display

technology. They both disclose active matrix LCD devices and are both directed to

improving the performance of a large sized LCD panel. The Sharp Reference teaches that

source drivers can be implemented in a certain way (e.g., using "driver sample hold

50

600321.1

Page 50 of 76

method") to solve the problem of insufficient image data write time arising from increasing the number of pixels in in an LCD panel. (Ex. 1002, Sharp Reference, Pars. [0013]-[0019]). Kamizono teaches that a "large-screen" LCD panel uses more source and gate driver LSIs than a "small sized" LCD panels would use. (Ex. 1004, Kamizono, Col. 9:19-20, Col. 11:53-64, FIGS. 5 and 9). Because both references addressed the same design needs for larger sized LCD panels; I believe that a person of ordinary skill in the art making the source and gate driving circuit for a large-screen LCD panel would have been motivated to combine the teachings of the Sharp Reference and Kamizono.

147. The technique of using multiple gate and source drivers has been used to improve Kamizono's larger sized LCD panels. The source drivers and the Odd Row/Even Row configuration taught in the Sharp Reference also improve the larger sized LCD panels. Hence, a person of ordinary skill in the art would recognize that Kamizono's technique would improve similar devices, such as larger sized LCD panels of the Sharp reference, in the same way. In my opinion, using multiple source and gate driver ICs as taught in Kamizono in the LCD panel of the Sharp Reference is well within the level of ordinary skill in the art, particularly since Figure 10 of the Sharp Reference is configured to have separate circuitry drive data through each gate line and each pair of data lines and Kamizono likewise shows separate circuit (i.e., source drivers 5 and data drivers 6).

148. Based on my experience and knowledge, I believe that modifying the LCD driving device of the Sharp Reference to include the multiple source and gate driver ICs of

51

600321.1

Page 51 of 76

Kamizono would not produce unexpected result, but would merely lead to a predictable result, since such a modification simply allows more pixels to be added to increase the size of the LCD panel without changing the way LCD Panel operates.

149. Kamizono teaches the use of multiple source and gate drivers (as does the Sharp Reference), and the Sharp Reference discloses all of the other limitations of Claims 1-3, as shown in the claim charts provided above. Moreover, for the reasons discussed above, there was a clear motivation to combine these references. Thus, to the extent that the Patent Owner argues that the Sharp Reference does not teach multiple source and gate drivers, which is contrary to my opinion discussed above, I believe that, at a minimum, Claims 1-3 of the '550 Patent would be obvious over the Sharp Reference in view of Kamizono.

KAMIZONO DISCLOSES A CHIP ON GLASS

150. Dependent Claim 4 requires that the gate driver is a chip installed on glass.

151. Kamizono teaches that the use of a chip-on-glass is the preferred way of implementing the gate drivers for a large sized LCD panel. (Ex. 1004, Kamizono, Col. 1:12-58).

152. Based on my experience and knowledge, I believe that using the chip on glass of Kamizono for the gate driver in the LCD device of the Sharp Reference would not produce any unexpected result and would not affect, for example, the Odd Row/Even Row configuration in the LCD device of the Sharp Reference.

52

600321.1

Page 52 of 76

153. Based on my experience and knowledge, I believe that a person of ordinary skill in the art would recognize that Kamizono's technique of using a chip on glass for the gate driver to improve a large screen LCD panel (e.g., increasing the operational reliability and reducing the overall product size--see Ex. 1004, Kamizono, Col. 1:12-58) can be also used to improve the large screen LCD panel of the Sharp Reference in the same way.

154. A person of ordinary skill in the art making a large-screen LCD panel would have been motivated to combine the teachings of the Sharp Reference and Kamizono to arrive at Claim 4.

THE SHARP REFERENCE DISCLOSES INTEGRATED GATE DRIVER CIRCUIT

155. Claim 5 requires that the gate driver is an integrated gate driver circuit installed on glass. As discussed above, this would have been obvious in view of the Sharp Reference.

156. The Sharp Reference teaches that the gate driver, the source driver, and the display unit consisting of a plurality of pixel units in an LCD device can be formed monolithically on the same substrate in an LCD panel to "to improve the drive force of the pixel transistor that accompanies larger screen size, and to reduce the drive IC mounting costs and the like." (Ex. 1002, Sharp Reference, Claim 6, Pars. [0160], [0172]-[0173], [0008], [0020], [0036], [0045]). Since the gate drivers are formed monolithically on the same substrate as the pixel TFTs, the result is integrated gate driver circuit installed on the same substrate as the pixel TFTs.

53

600321.1

Page 53 of 76

157. Moreover, as discussed above, it was well-known at the time of the filing date of the '550 Patent that an LCD panel must include a glass substrate or other substantially transparent substrate to transmit the light from the backlight to the LCD viewer's eyes. LCD panels modulate the light generated by the backlight assembly that passes through the glass substrate (or other transparent substrate) according to the TFT drive signals. The light exits the LCD surface nearest the viewer and allows the viewer to see the visual image generated based on the electrical input signal.

158. Again, the use of a glass substrate was the preferred choice, especially in an LCD panel having a large number of pixels. Compared to other transparent materials, glass is cheaper, provides a smoother surface, and is also more resistant to a high temperature required for processing TFTs in an LCD panel. In addition, a glass substrate protects liquid crystal materials and TFTs in the LCD panel from moisture. In my experience, LCD panels with a large number of pixels using TFTs all included glass substrates.

159. Thus, I believe that it would have been obvious to a person of ordinary skill in the art that the integrated gate driver circuit taught by the Sharp Reference is installed on a glass substrate in an LCD panel since the use of glass substrate is one of small number of widely known design options to make an LCD panel and to have the light transmitted from the backlight.

54

600321.1

Page 54 of 76

THE COMBINATION OF THE SHARP REFERENCE AND KAMIZONO TEACHES ALL ELEMENTS OF CLAIMS 1-5

160. The following claim charts summarize where I believe each element of Claims

1-5 is taught by the combination of the Sharp Reference and Kamizono:

The Claims Of The '550 Patent	Sharp Reference in View of Kamizono
 A liquid crystal display driving device of matrix structure type including: 	Sharp Reference discloses a liquid crystal display driving device of matrix structure type (Ex. 1002, Sharp Reference, Pars. [0001]- [0003], [0130], FIG. 10).
a group of thin film transistors with matrix array consisting of N rows and M columns of thin film transistors, wherein each thin film transistor can drive one pixel so that N×M of pixels can be driven;	Sharp Reference discloses a group of thin film transistors 7 with matrix array consisting of n (e.g., 3) rows and m (e.g., 2) columns of thin film transistors 7, wherein each thin film transistor can drive one pixel unit 4 so that n×m (e.g., 3×2) of pixel units can be driven (Ex. 1002, Sharp Reference, Pars. [0049], [0130], [0140]- [0145], FIG. 10).
a group of N gate lines connected to the gate drivers and insulated with each other, wherein the first gate line is connected with the gates of all the thin film transistors of the first row, the second gate line is connected with the gates of all the thin film transistors of the second row and the N th gate line is connected with the gates of all the thin film transistors of the N th row; and	Sharp Reference discloses a group of n (e.g., 3) gate bus lines 6 connected to the gate drivers 3. The gate lines are insulated with each other by being spaced apart from and parallel to each other. The first gate bus line 6 is connected with the gates of all the thin film transistors 7 of the first row. The second gate bus line 6 is connected with the gates of all the thin film transistors 7 of the first row. The second row and the n th (e.g., 3 rd) gate bus line 6 is connected with the gates of all the thin film transistors 7 of the second row and the n th (e.g., 3 rd) row (Ex. 1002, Sharp Reference, Pars. [0142]-[0145], FIG. 10). Kamizono discloses scanning lines 4 connected to multiple scanning line driving LSIs 6 in an LCD panel (Ex. 1004, Kamizono, Col. 2:5-13, Cols. 5:51-6:20, FIG. 15).

55

600321.1

Page 55 of 76

The Claims Of The '550 Patent	Sharp Reference in View of Kamizono
M groups of data lines connected to the source drivers and insulated with each other, wherein the first and the second date lines of the first group of date lines are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the first column, the first and the second data lines of the second group of data lines are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the second column and the first and the second data lines of the M th group of data lines are respectively connected with the sources of the all thin film transistors	Sharp Reference discloses m (e.g., 2) groups of source bus lines 5 connected to the source drivers 71. The groups of data lines are insulated with each other by being spaced apart from and parallel to each other. The first and the second source bus lines 5 of the first group of source bus lines are respectively connected with the sources of all the thin film transistors 7 of the odd and the even rows of the first column The first and the second source bus lines are respectively connected us lines are respectively connected with the sources of the mth (e.g., 2 nd) group of source bus lines are respectively connected with the sources of the all the thin film transistors 7 of the odd and the even rows of the mth (e.g., 2 nd) group of source bus lines are respectively connected with the sources of the all the thin film transistors 7 of the odd and the even rows of the mth (e.g., 2 nd) column (Ex. 1002, Sharp Reference, Pars. [0131]-[0140], [0145], FIG. 10). Kamizono discloses signal lines 3 connected to
of the odd and the even rows of the M th column, and	multiple signal line driving LSIs 5 in an LCD panel (Ex. 1004, Kamizono, Col. 2:5-13, Cols. 5:51-6:20, FIG. 15).
the first data lines and the second data lines of each group of data lines are connected with the same source driver.	Sharp Reference discloses that the first source bus lines 5 and the second source bus lines 5 of each group of source bus lines are connected with the same source driver 10, 72, 73, 74, 19, 20, 24, 25 (or 10, 72, 73, 74, 21, 22, 26, 27) (Ex. 1002, Sharp Reference, Pars. [0131]- [0140], FIG. 10).
2. The liquid crystal display device of matrix structure type including:	See Claim 1 above
a group of thin film transistors with matrix array consisting of N rows and M columns of thin film transistors, wherein each thin film transistor can drive one pixel so that N×M of pixels can be driven;	See Claim 1 above
a group of N gate lines connected to	See Claim 1 above

56

600321.1

Page 56 of 76

The Claims Of The '550 Patent	Sharp Reference in View of Kamizono
the gate drivers and insulated with each other, wherein the first gate line is connected with the gates of all the thin film transistors of the first row, the second gate line is connected with the gates of all the thin film transistors of the second row and the N th gate line is connected with the gates of all the thin film transistors of the N th row: and	
M groups of data lines connected to the source drivers and insulated with each other, wherein the first and the second date lines of the first group of date lines are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the first column, the first and the second data lines of the second group of data lines are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the second column and the first and the second data lines of the M th group of data lines are respectively connected with the sources of the all thin film transistors of the odd and the even rows of the M th column,	See Claim 1 above.
wherein the first data lines and the second data lines of each group of data lines are connected with the same source driver,	See Claim 1 above
each source driver is installed on the same side of the display panel and	Sharp Reference discloses that the first source driver(AND circuit 72 (labeled "1") in communication with shift register 10, data signal lines 73, 74, sampling switches 19, 20, and sampling capacitors 24, 25) and the second

57

600321.1

Page 57 of 76

The Claims Of The '550 Patent	Sharp Reference in View of Kamizono
~	source driver (AND circuit 72 (labelled "2") in communication with shift register 10, sampling switches 21 and 22, and sampling capacitors (not numbered)) are installed on the same side (e.g., upper side) of the display unit 1 (Ex. 1002, Sharp Reference, Pars. [0130]-[0140], FIG. 10).
the data transfer is switched by an electronic switch.	Sharp Reference discloses that the data transfer is switched by each sampling switch 19, 20, 21, 22 (Ex.1002, Sharp Reference, Pars. [0134]-[0135], [0137]-[0139], FIG. 10).
3. The liquid crystal display driving device of matrix structure type as claimed in claim 2, wherein there is a space between the neighboring data lines to prevent them from short circuit.	Sharp Reference discloses that there is a space between the neighboring data lines 5. These spaces prevent the data lines from short circuiting. (Ex. 1002, Sharp Reference, FIG. 10).
4. The liquid crystal display driving device of matrix structure type as claimed in claim 2, wherein the gate driver is a chip installed on glass.	Kamizono discloses that a liquid crystal driving LSI is commonly mounted as a semiconductor chip by a chip-on-glass (COG) method. (Ex. 1004, Kamizono, Col. 1:12-58).
5. The liquid crystal display driving device of matrix structure type as claimed in claim 2, wherein the gate driver is an integrated gate driver circuit installed on glass.	Kamizono discloses LCD driving circuits that form an integrated structure with a poly-Silicon TFT panel. (Ex. 1004, Kamizono, Col. 13:50- 55).

161. Accordingly, it is my opinion that Claims 4-5 of the '550 Patent are also

obvious over the Sharp Reference in view of Kamizono.

CLAIMS 1-5 ARE OBVIOUS OVER SHIMADA IN VIEW OF KAMIZONO

162. As explained below, it is my opinion that Claims 1-5 of the '550 Patent are

also obvious over Shimada in view of Kamizono.

58

600321.1

Page 58 of 76

SHIMADA

163. As shown below in annotated Figure 4, Shimada teaches an LCD device comprising a matrix array of thin film transistors (TFTs) 103, which drive the corresponding array of pixels 106. (Ex. 1003, Shimada, Col. 4:31-63, Fig. 4).

164. Like the Sharp Reference and Kamizono, Shimada addresses the technical problems arising from increasing the size of the LCD panel and the number of pixels, such as line delay. (*Id.* at Cols. 2:35-3:63). Shimada states that its object is to "reduce the effect of signal delay on display quality" of the LCD device, thereby improving image quality. (*Id.* at Col. 2:66-67).

59

600321.1

Page 59 of 76



165. As shown in Figure 4, a group of gate bus lines 101 ($X_1, X_2, X_3, ...$) is connected to the gate driving circuit 109, and each gate bus line is connected with the gates of all of the TFTs 103 in the row associated with that gate bus line. For example, the first gate line X_1 is connected with the gates of all of the TFTs 103 of the first row (R1), the

60

Page 60 of 76

600321.1

IPR2015-00887 Exhibit 2006 240 of 272 second gate line X₂ is connected with the gates of all of the TFTs 103 of the second row (R2), etc. (*Id.* at Col. 4:31-40, Fig. 4).

166. Shimada also teaches that the gate bus lines 101 ($X_1, X_2, X_3, ...$) are spaced apart from and parallel to each other (i.e., insulated with each other). (*Id.*, Fig. 4).

167. Figure 4 also shows groups of data bus lines 102a, 102b (the red and green lines) connected to the <u>same</u> source driving circuit 108. I understand that this was the basis for allowance of Claim 1 by the Patent Office. Figure 4 also shows that the data bus lines (e.g., 102a, 102b) are spaced apart from and parallel to each other (i.e., insulated with each other). (*Id.*, Col. 4:31-40, Fig. 4).

168. As shown above in Figure 4 of Shimada, the first data bus line 102a (red line) and the second data bus line 102b (green line) in each group of data bus lines are respectively connected with the sources of all of the TFTs 103 of the <u>odd rows</u> (red boxes in R1 and R3) and <u>even rows</u> (green boxes in R2) of the column (C1, C2, C3) associated with that group of data bus lines, as required Claims 1-5 of the '550 Patent.

169. For example, the first data bus line 102a (red line) of the first group is connected with the sources (red dots) of the TFTs 103 of the first row and third row (see the red boxes in R1 and R3) in the first column (C1), while the second data bus line 102b (green line) of the first group is connected with the sources (green dot) of the TFT 103 of the second row (green box in R2) in the first column (C1). (*Id.* at Col. 4:41-63, Fig. 4). The same Odd Row/Even Row configuration is provided in each column (e.g., C2 and C3).

61

600321.1

Page 61 of 76

170. Shimada teaches that this Odd Row/Even Row configuration reduces the effect of signal delay caused by the increased number of pixels, thereby improving the video quality of the display of a larger-sized LCD panel. (*Id.* at Cols. 2:34-3:2, Col. 5:49-66).

171. As shown in Figure 4, the source driving circuit 108 for all data bus lines is installed on the same side (e.g., upper side) of the display panel.

172. Figure 4 also shows that the transfer of video signals from the video signal line 112 to the first and the second data bus lines 102a, 102b is switched by the switches 110a, 110b. (*Id.* at Col. 4:41-51, Fig. 4).

IT WOULD HAVE BEEN OBVIOUS TO COMBINE SHIMADA'S LCD DEVICE WITH KAMIZONO'S TEACHING OF MULTIPLE SOURCE AND GATE DRIVERS

173. The LCD device of Shimada discloses all of the key elements of Claims 1-3 of the '550 Patent, including the Odd Row/Even Row configuration.

174. Kamizono discloses source drivers 5 and gate drivers 6. (Ex. 1004,

Kamizono, Col. 2:5-13, Cols. 5:51-6:20, FIG. 15).

175. As discussed below, I believe that it would have been obvious to a person of ordinary skill in the art at the time the '550 Patent was filed to combine the teachings of Shimada and Kamizono to arrive at the LCD driving device of Claims 1-3.

176. Shimada and Kamizono are in the same field of LCD display technology.

They both disclose active matrix LCD devices and are both directed to improving the performance of a large screen LCD panel. Shimada states that increasing the number of pixels causes undesirable line delay and teaches the Odd Row/Even Row configuration in a

62

600321.1

Page 62 of 76

larger sized LCD device to reduce the effect of signal delay on display quality of the LCD device. (Ex. 1003, Shimada, Cols. 2:35-3:63). Kamizono teaches that a "large-screen" LCD panel uses more source and gate driver LSIs than a "small sized" LCD panels would use. (Ex. 1004, Kamizono, Col. 9:19-20, Col. 11:53-64, FIGS. 5 and 9). Because both references addressed the same design need for larger sized LCD panels, I believe that a person of ordinary skill in the art making the source and gate driving circuit for a large-screen LCD panel would have been motivated to combine the teachings of Shimada and Kamizono to arrive at Claims 1-3.

177. Based on my experience and knowledge, I believe that modifying the LCD driving device of Shimada to include the multiple source and gate driver ICs of Kamizono would not produce unexpected results, since such a modification simply allows more pixels to be added to increase the size of the LCD panel. This modification would not change the way Shimada's LCD panel operates in the Odd Row/Even Row configuration.

178. In addition, I believe that a person of ordinary skill in the art would recognize that Kamizono's technique of including multiple source and gate drivers to improve a large screen LCD panel can also be used to improve the large screen LCD panel of Shimada in the same way. This would be well within the level of ordinary skill in the art.

179. Indeed, the prior art was replete with examples of larger sized LCD panels using multiple source and gate drivers. In fact, when I was working in the LCD industry prior to the filing date of the '550 Patent, it was a routine industry practice to change the panel

63

600321.1

Page 63 of 76

design to increase the size of the panel and/or the number of pixels by simply adding more driver ICs. For example, while the *small*, low cost LCD panel (which had an equivalent pixel dimension of 7×4) that I worked on at Alien Technology had only a single source driver and a single gate driver, the *large sized* LCD panels (which had pixel dimension of at least 800×600) that I worked on at Philips used multiple driver ICs. Using additional source and gate drivers in connection with increasing the size of the panel or the number of pixels in an LCD panel was a well-known and readily available design option.

180. Consistent with my experience, the prior Sekido reference (Ex. 1009) states that "in order to drive many gate bus lines and the source bus lines on the display circuit board, *a <u>plurality</u> of the gate drivers and source drivers <u>must</u> be connected to the area around the liquid crystal display panel." (Ex. 1009, Sekido, Par. [0006]) (emphasis added). This prior art further teaches that increasing the size of the LCD screen will increase the number of the driver ICs. (Id., Par. [0008]).*

181. Accordingly, I believe that it would have been obvious to a person of ordinary skill in the art to modify the LCD driving device of Shimada to include the multiple source and gate drivers shown in Kamizono and connect them to the data lines (e.g., 102a, 102b) and the gate lines (X_1 , X_2 , X_3 , X_4) of Shimada, respectively.

182. Moreover, as discussed below, Shimada teaches all of the other limitations of Claims 1 and 2 of the '550 Patent.

64

600321.1

Page 64 of 76



SHIMADA DISCLOSES THE ODD ROW/EVEN ROW CONFIGURATION

183. As shown above in annotated Figure 4, Shimada discloses the claimed Odd Row/Even Row configuration of the '550 Patent (shown on the left). (Ex. 1003, Shimada, Col. 4:41-63, Fig. 4).

184. Specifically, the first data line 102a (see the red line) is connected to the sources (red dots) of the TFTs (red boxes) in the odd rows (R1 and R3). The second data line 102b (green line) is connected to the sources (green dot) of the TFTs (green boxes) in the even rows (R2). Figure 4B of the later '550 Patent has the same Odd Row/Even Row configuration.

65

600321.1

Page 65 of 76

185. Like the '550 Patent, Shimada teaches that this Odd Row/Even Row configuration reduces the effect of signal delay on the quality of the display, thereby improving image quality. (*Id.* at Cols. 2:66-3:2).

SHIMADA DISCLOSES THAT FIRST AND SECOND DATA LINES IN EACH GROUP OF DATA LINES ARE CONNECTED WITH THE SAME SOURCE DRIVER

186. As shown above in Figure 4 of Shimada, the first and second data lines (e.g., 102a (red line) and 102b (green line)) in each group of data lines in are connected with the <u>same</u> source driver 108 (*Id.* at Col. 4:41-51, Fig. 4), as required by Claims 1 and 2.

understand that this was the basis for allowance of Claim 1 during prosecution.

SHIMADA DISCLOSES THAT EACH SOURCE DRIVER IS INSTALLED ON THE SAME SIDE OF THE DISPLAY PANEL

187. As shown above in Figure 4 of Shimada, each source driver 108 is installed

on the same side of the display panel (id. at Col. 4:41-46, Fig. 4), as required by

independent Claim 2.

SHIMADA DISCLOSES AN ELECTRONIC SWITCH FOR DATA TRANSFER

188. As shown above in Figure 4 of Shimada, data transfer is switched by an

electronic switch 110a, 110b (id.), as required by independent Claim 2.

SHIMADA DISCLOSES THAT GATE LINES/DATA LINES ARE INSULATED WITH EACH OTHER

189. In addition, Shimada teaches that the gate lines 101 (X_1, X_2, X_3, \ldots) are

"insulated with each other" under the broadest reasonable construction since they are

shown to be spaced apart from and parallel to each other. Likewise, Shimada teaches that

66

600321.1

Page 66 of 76

the data bus lines (e.g., 102a, 102b) are insulated with each other as they are spaced apart from and parallel to each other. (*Id.* at FIG. 4).

190. Because Shimada and Kamizono combine to disclose all of the elements of Claims 1 and 2, and further because there was a clear motivation for a person of ordinary skill in the art to combine these references, I believe that Claims 1 and 2 are obvious over Shimada in view of Kamizono.

SHIMADA DISCLOSES A SPACE BETWEEN THE NEIGHBORING DATA LINE TO PREVENT SHORT CIRCUITING

191. Claim 3, which depends from Claim 2, recites that "there is a space [i.e., a gap] between the neighboring data lines to prevent them from short circuit." Figure 4 of Shimada clearly shows that there is a space between the neighboring data lines (e.g., between 102a and 102b) that prevents short circuiting.

192. When two neighboring data lines are shown to be spaced apart from each

other in the schematic circuit diagram for an LCD driving device, such as Figure 4 of Shimada, I expect that there is a sufficient space between these data lines to prevent short circuiting. Otherwise, the LCD driving device would not be operating as described in the reference.

KAMIZONO DISCLOSES A CHIP ON GLASS

193. Dependent Claim 4 requires that the gate driver is a chip installed on glass.

67

600321.1

Page 67 of 76

194. Kamizono teaches that the use of a chip-on-glass is the preferred way of implementing the gate drivers for a large sized LCD panel. (Ex. 1004, Kamizono, Col. 1:12-58).

195. Shimada and Kamizono are in the same field of LCD display technology. They both disclose active matrix LCD devices and are both directed to improving the performance of a large screen LCD panel. Shimada states that increasing the number of pixels causes undesirable line delay and teaches the Odd Row/Even Row configuration in a *larger sized* LCD device to reduce the effect of signal delay on display quality of the LCD device. (Ex. 1003, Shimada, Cols. 2:35-3:63). Kamizono teaches that a "large-screen" LCD panel uses more source and gate driver LSIs than a "small sized" LCD panels would use. (Ex. 1004, Kamizono, Col. 9:19-20, Col. 11:53-64, FIGS. 5 and 9). Because both references addressed the same design need for larger sized LCD panels, I believe that a person of ordinary skill in the art making the gate drivers for a large-screen LCD panel would have been motivated to combine the teachings of Shimada and Kamizono to arrive at Claim 4.

196. Based on my experience and knowledge, I believe that using the chip on glass of Kamizono for the gate driver in the LCD device of Shimada would not produce any unexpected result and would not affect, for example, the Odd Row/Even Row configuration in Shimada's LCD device.

68

600321.1

Page 68 of 76

197. Based on my experience and knowledge, I believe that a person of ordinary skill in the art would recognize that Kamizono's technique of using a chip on glass for the gate driver to improve a large screen LCD panel (e.g., increasing the operational reliability and reducing the overall product size) can be also used to improve the large screen LCD panel of Shimada in the same way.

198. Accordingly, a person of ordinary skill in the art making a large-screen LCD panel would have been motivated to combine the teachings of Shimada and Kamizono to arrive at Claim 4.

199. Accordingly, it is my opinion that Claim 4 is also obvious over Shimada in view of Kamizono.

KAMIZONO DISCLOSES INTEGRATED GATE DRIVER CIRCUIT

200. Claim 5 requires that the gate driver is an integrated gate driver circuit installed on glass.

201. Kaminozo teaches that an LCD panel can be a poly-Silicon TFT panel and the source and gate drivers can be mounted on the panel in a spare area other than the display area of the panel (i.e., forming an integrated structure with the LCD panel). (Ex. 1004, Kamizono, Col. 13:50-55). Since the gate drivers are formed on the same substrate as the pixel TFTs, the result is integrated gate driver circuit installed on the same substrate as the pixel TFTs.

69

600321.1

Page 69 of 76

202. Moreover, as discussed above, it was well-known at the time of the filing date of the '550 Patent that an LCD panel must include a glass substrate or other substantially transparent substrate to transmit the light from the backlight to the LCD viewer's eyes. LCD panels modulate the light generated by the backlight assembly and passed through the glass substrate (or other transparent substrate) according to the TFT drive signals. The light exits the LCD surface nearest the viewer and allows the viewer to see the visual image generated based on the electrical input signal.

203. The use of a glass substrate was the preferred choice, especially in an LCD panel having a large number of pixels. Compared to other transparent materials, glass is cheaper, provides a smoother surface, and is also more resistant to a high temperature required for processing TFTs in an LCD panel. In addition, a glass substrate protects liquid crystal materials and TFTs in the LCD panel from moisture. In my experience, LCD panels with a large number of pixels using TFTs all included glass substrates.

204. Thus, I believe that it would have been obvious to a person of ordinary skill in the art that the integrated gate driver circuit taught by Kamizono is installed on a glass substrate in an LCD panel since the use of glass substrate is one of small number of widely known design options to make an LCD panel and to have the light transmitted from the backlight.

205. As discussed above, because Shimada and Kamizono addressed the same design need for larger sized LCD panels, I believe that a person of ordinary skill in the art

70

600321.1

Page 70 of 76

making the gate drivers for a large-screen LCD panel would have been motivated to combine the teachings of Shimada and Kamizono to arrive at Claim 5.

206. Based on my experience and knowledge, I believe that using the integrated

gate driver circuit on glass of Kamizono for the gate driver in the LCD device of Shimada

would not produce any unexpected result and would not affect, for example, the Odd

Row/Even Row configuration in Shimada's LCD device.

207. Accordingly, it is my opinion that Claim 5 of the '550 Patent is also obvious

over Shimada in view of Kamizono.

THE COMBINATION OF SHIMADA AND KAMIZONO TEACHES ALL ELEMENTS OF CLAIMS 1-5

208. The following claim charts summarize where I believe each element of Claims

1-5 is taught by the combination of Shimada and Kamizono:

The Claims Of The '550 Patent	Shimada in View of Kamizono
1. A liquid crystal display driving device of matrix structure type including:	Shimada discloses a liquid crystal display driving device of matrix structure type (Ex. 1003, Shimada, Col. 1:8-10, Col. 4:31-67, Figs. 4, 7).
a group of thin film transistors with matrix array consisting of N rows and M columns of thin film transistors, wherein each thin film transistor can drive one pixel so that N×M of pixels can be driven;	Shimada discloses a group of thin film transistors 103 with matrix array consisting of N (e.g., 3) rows and M (e.g., 3) columns of thin film transistors 103, wherein each thin film transistor can drive one pixel 106 so that N×M of pixels can be driven (Ex. 1003, Shimada, Col. 4:31-63, Fig. 4).
a group of N gate lines connected to the gate drivers and insulated with each other, wherein the first gate line is connected with the gates of all the	Shimada discloses a group of N gate lines 101 (e.g., X_1 , X_2 , X_3 ,) connected to the gate driver (e.g., gate driving circuit 109) and insulated with each other by being spaced apart

71

600321.1

Page 71 of 76

The Claims Of The '550 Patent	Shimada in View of Kamizono
thin film transistors of the first row, the second gate line is connected with the gates of all the thin film transistors of the second row and the N th gate line is connected with the gates of all the thin film transistors of the N th row; and	from and parallel to each other. The first gate line X_1 is connected with the gates of all the thin film transistors 103 of the first row. The second gate line X_2 is connected with the gates of all the thin film transistors 103 of the second row and the N th gate line X_N is connected with the gates of all the thin film transistors 103 of the N th row. (Ex. 1003, Shimada, Col. 4:31- 40, Figs. 4, 7).
	Kamizono discloses scanning lines 4 connected to multiple scanning line driving LSIs 6 in an LCD panel (Ex. 1004, Kamizono, Col. 2:5-13, Cols. 5:51-6:20, FIG. 15).
M groups of data lines connected to the source drivers and insulated with each other, wherein the first and the second date lines of the first group of date lines are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the first column, the first and the second data lines of the second group of data lines are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the second column and the first and the second data lines of the M th group of data lines are respectively connected with the sources of the all thin film transistors of the odd and the even rows of the M th column, and	Shimada discloses M (e.g., 3) groups of data lines 102a, 102b connected to the source driver (e.g., the source driving circuit 108) and insulated with each other by being spaced apart from and parallel to each other. The first and the second data lines 102a, 102b of the first group of data lines are respectively connected with the sources of all the thin film transistors 103 of the odd and the even rows of the first column. The first and the second data lines 102a, 102b of the second group of data lines are respectively connected with the sources of all the thin film transistors 103 of the odd and the even rows of the second column and the first and the second data lines 102a, 102b of the M th group of data lines are respectively connected with the sources of the all thin film transistors 103 of the odd and the even rows of the M th column (Ex. 1003, Shimada, Col. 4:41-63, Fig. 4). Kamizono discloses signal lines 3 connected to multiple signal line driving LSIs 5 in an LCD panel (Ex. 1004, Kamizono, Col. 2:5-13, Cols. 5:51-6:20, FIG. 15).

72

600321.1

Page 72 of 76
The Claims Of The '550 Patent	Shimada in View of Kamizono
the first data lines and the second data lines of each group of data lines are connected with the same source driver.	Shimada discloses that the first data lines 102a and the second data lines 102b of each group of data lines are connected with the same source driver 108 (Ex. 1003, Shimada, Col. 4:41-63, Fig. 4; <i>compare with</i> Ex. 1001, '550 Patent, Fig. 6A).
2. The liquid crystal display device of matrix structure type including:	Shimada discloses a liquid crystal display driving device of matrix structure type (Ex. 1003, Shimada, Col. 1:8-10, Cols. 4:31-5:15, Figs. 4, 7).
a group of thin film transistors with matrix array consisting of N rows and M columns of thin film transistors, wherein each thin film transistor can drive one pixel so that N×M of pixels can be driven;	Shimada discloses a group of thin film transistors 103 with matrix array consisting of N (e.g., 3) rows and M (e.g., 3) columns of thin film transistors 103, wherein each thin film transistor can drive one pixel 106 so that N×M of pixels can be driven (Ex. 1003, Shimada, Col. 4:31-63, Fig. 4).
a group of N gate lines connected to the gate drivers and insulated with each other, wherein the first gate line is connected with the gates of all the thin film transistors of the first row, the second gate line is connected with the gates of all the thin film transistors of the second row and the N th gate line is connected with the gates of all the thin film transistors of the N th row; and	Shimada discloses a group of N gate lines 101 (e.g., X_1, X_2, X_3, \ldots) connected to the gate driver (e.g., gate driving circuit 109) and insulated with each other by being spaced apart from and parallel to each other. The first gate line X_1 is connected with the gates of all the thin film transistors 103 of the first row. The second gate line X_2 is connected with the gates of all the thin film transistors 103 of the second row and the N th gate line X_N is connected with the gates of 103 of the N th row (Ex. 1003, Shimada, Col. 4:31-40, Figs. 4, 7).
	Kamizono discloses scanning lines 4 connected to multiple scanning line driving LSIs 6 in an LCD panel (Ex. 1004, Kamizono, Col. 2:5-13, Cols. 5:51-6:20, FIG. 15).
M groups of data lines connected to the source drivers and insulated with	Shimada discloses M (e.g., 3) groups of data lines 102a, 102b connected to the source driver
73	

600321.1

Page 73 of 76

The Claims Of The '550 Patent	Shimada in View of Kamizono
each other, wherein the first and the second date lines of the first group of date lines are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the first column, the first and the second data lines of the second group of data lines are respectively connected with the sources of all the thin film transistors of the odd and the even rows of the second column and the first and the second data lines of the M th group of data lines are respectively connected with the sources of the all thin film transistors of the odd and the even rows of the M th column,	(e.g., the source driving circuit 108) and insulated with each other by being spaced apart from and parallel to each other. The first and the second data lines 102a, 102b of the first group of data lines are respectively connected with the sources of all the thin film transistors 103 of the odd and the even rows of the first column. The first and the second data lines 102a, 102b of the second group of data lines are respectively connected with the sources of all the thin film transistors 103 of the odd and the even rows of the second column and the first and the second data lines 102a, 102b of the Mth group of data lines are respectively connected with the sources of the all thin film transistors 103 of the odd and the even rows of the Mth column (Ex. 1003, Shimada, Col. 4:41- 63, Fig. 4).
	multiple signal line driving LSIs 5 in an LCD panel (Ex. 1004, Kamizono, Coł. 2:5-13, Cols. 5:51-6:20, FIG. 15).
Wherein the first data lines and the second data lines of each group of data lines are connected with the same source driver,	Shimada discloses that the first data lines 102a and the second data lines 102b of each group of data lines are connected with the same source driver 108 (Ex. 1003, Shimada, Col. 4:41-63, Fig. 4; <i>compare with</i> Ex. 1001, '550 Patent, Fig. 6A).
each source driver is installed on the same side of the display panel and	Shimada discloses that each source driver 108 is installed on the same side (e.g., upper side) of the display panel (Ex. 1003, Shimada, Col. 4:41-46, Fig. 4).
The data transfer is switched by an electronic switch.	Shimada discloses that the data transfer is switched by an electronic switch 110a, 110b (Ex. 1003, Shimada, Col. 4:41-46, Fig. 4).

74

Page 74 of 76

×

The Claims Of The '550 Patent	Shimada in View of Kamizono
3. The liquid crystal display driving device of matrix structure type as claimed in claim 2, wherein there is a space between the neighboring data lines to prevent them from short circuit.	Shimada discloses that there is a space between the neighboring data lines 102a, 102b (Ex. 1003, Shimada, Figs. 4, 7).
4. The liquid crystal display driving device of matrix structure type as claimed in claim 2, wherein the gate driver is a chip installed on glass.	Kamizono discloses that a liquid crystal driving LSI is commonly mounted as a semiconductor chip by a chip-on-glass (COG) method. (Ex. 1004, Kamizono, Col. 1:12-58).
5. The liquid crystal display driving device of matrix structure type as claimed in claim 2, wherein the gate driver is an integrated gate driver circuit installed on glass.	Kamizono discloses LCD driving circuits that form an integrated structure with a poly-Silicon TFT panel. (Ex. 1004, Kamizono, Col. 13:50- 55).

209. Accordingly, it is my opinion that Claims 1-5 of the '550 Patent are also

obvious over Shimada in view of Kamizono.

210. At this time I am not aware of any arguments and evidence of "secondary

considerations" that would render the claims of the '550 Patent non-obvious with respect to

75

my opinions set forth herein on the issue of obviousness. Should Patent Owner present

such evidence, I reserve the right to respond to such evidence and arguments.

600321.1

Page 75 of 76

I hereby declare that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true. I further declare that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of the Title 18 of the United States Code.

Dated: March 20, 2015

By: Michael J. Marentic

Michael J. Marentic

600321.1

Page 76 of 76

IPR2015-00887 Exhibit 2006 256 of 272 .



(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2003/0048249 A1 Sekido et al.

(43) Pub. Date: Mar. 13, 2003

- DRIVE CIRCUIT DEVICE FOR DISPLAY (54)DEVICE, AND DISPLAY DEVICE USING THE SAME
- (75) Inventors: Satoshi Sekido, Kawasaki (JP); Yasutake Furukoshi, Kawasaki (JP); Syouichi Fukutoku, Kawasaki (JP)

Correspondence Address: Patrick G. Burns, Esq. GREER, BURNS & CRAIN, LTD. Suite 2500 300 South Wacker Dr. Chicago, IL 60606 (US)

- (73) Assignee: FUJITSU LIMITED
- 10/102,264 (21) Appl. No.:
- Mar. 20, 2002 Filed: (22)

(30)**Foreign Application Priority Data**

Publication Classification

(51) Int. Cl.7 (52) U.S. Cl.

(57) ABSTRACT

A drive circuit device for a display device which drives a plurality of source bus lines provided on a display panel, the drive circuit device comprises: a driver unit(20) that receives a clock signal, a data signal and a control signal, and sequentially fetches the data signal, and generates drive signals for the source bus lines in accordance to the fetched data signal; and a gate unit(22) that, after elapse of specified time from the reception of the driver unit, and at a timing when a rear-stage drive circuit device starts receiving, starts outputting of a propagation signal including at least one of the clock signal, data signal and control signal to the rear-stage drive circuit device. Consequently, the power consumption required for supplying these signals and the generated amount of electromagnetic waves resulting from the signal supply can be suppressed.



SHARP EXHIBIT 1009 Page 1 of 16

Patent Application Publication Mar. 13, 2003 Sheet 1 of 8

FIG. 1







Page 2 of 16





IPR2015-00887 Exhibit 2006 259 of 272







IPR2015-00887 Exhibit 2006 260 of 272

Patent Application Publication Mar. 13, 2003 Sheet 3 of 8 US 2003/0048249 A1



Page 5 of 16

Patent Application Publication Mar. 13, 2003 Sheet 4 of 8 US 2003/0048249 A1



FIG. 6

Page 6 of 16

IPR2015-00887 Exhibit 2006 262 of 272

Patent Application Publication Mar. 13, 2003 Sheet 5 of 8

US 2003/0048249 A1

FIG. 7



Page 7 of 16



Page 8 of 16

IPR2015-00887 Exhibit 2006 264 of 272

CCD3 CCD1 CCD2 CCD GCON1-GCON2 GCLK1. GCLK2 GCLK3 GL0 GL1 GL2 GL3 GL4 GL5 GL6 GL7 OE1 OE2 OE3

FIG. 9

Page 9 of 16

DRIVE CIRCUIT DEVICE FOR DISPLAY DEVICE, AND DISPLAY DEVICE USING THE SAME

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates generally to a drive circuit device for a display device such as a liquid crystal display device, and more particularly, to a drive circuit device that can reduce power consumption and suppress occurrence of electromagnetic waves.

[0003] 2. Description of the Related Art

[0004] The liquid crystal display device is now widely being used for the monitor screen of a computer, etc., because of its space-saving feature. In recent years, a larger type is hurther being called for, and development of structure to meet the requirement is increasingly being made.

[0005] Of the liquid crystal display devices, a liquid crystal display device of an active-matrix type has pixels in a matrix arrangement, using active elements, like TFTs (tin film transistors). This liquid crystal display device has pixel electrodes and a common electrode on a liquid crystal display panel or substrate, and a liquid crystal layer between them. Further, the liquid crystal display panel has source bus lines and gate bus lines, which cross each other, and TFTs provided at the crossing positions. And, by driving the gate bus lines to cause the TFTs of the pixels located in the row direction to a conductive state, and applying voltage corresponding to the half tone of the pixel to each source bus line, the voltage corresponding to the half tone of the pixel is applied between the pixel electrode and the common electrode. As the result of the application of voltage, the liquid crystal layer between the pixel electrode and the common electrode has a transmission factor corresponding to the applied voltage, thereby allowing a reproduction of an expected half tone to be possible.

[0006] In order to perform such display operations, a gate driver which sequentially drives the gate bus lines, and a source driver which drives the source bus lines simultaneously with the voltage corresponding to the displayed data, are connected to the liquid crystal display panel. The gate driver and the source driver will be embodied by an integrated circuit device, and each of the drivers drivers a plurality of gate bus lines on a plurality of source bus lines, respectively. Therefore, in order to drive many gate bus lines and the source driver and source drivers must be connected to the area around the liquid crystal display panel.

[0007] With the requirement for space saving, the downsizing of the liquid crystal display device seems to be the current trend, but, on the other hand, to meet the request for larger size of the monitor screen, a space for packing the gate driver and the source driver is becoming limited. With this limitation, signal lines for the data signal, clock signal or control signal to be supplied to the plurality of the source drivers and the gate drivers are formed on an LCD panel, on which TFT source bus lines and gate bus lines for the liquid crystal display panel are installed.

[0008] Unlike a printed circuit board, the signal lines to be formed on the liquid crystal display panel has relatively higher resistance and capacitance compared with a printed circuit board, and cannot be covered with a ground wiring layer. For this reason, when pulse signal with high frequency is applied to these signal lines, a lot of power is consumed to drive these signal lines, and a strong electromagnetic wave will be sent out along with the driving. Especially, along the upsizing of the screen, the number of the driver les will be increased, and further, the signal lines for propagating the data signal, clock signal, or control signal becomes longer, so that the power consumption and occurrence of electromagnetic wave is considerably increased.

SUMMARY OF THE INVENTION

[0009] It is therefore the object of the present invention to provide a drive circuit device for a display device that can suppress power consumption and occurrence of electromagnetic waves, and a display device using the same.

[0010] In order to attain the above objects, an aspect of the present invention provides a drive circuit device for a display device which drives a plurality of source bus lines provided on a display panel, the drive circuit device comprising: a driver unit that receives a clock signal, a data signal and a control signal, and sequentially fetches the data signal, and generates drive signals for the source bus lines in accordance to the fetched data signal; and a gate unit that, after elapse of specified time from the reception of the driver unit, and at a timing when a rear-stage drive circuit device starts receiving, starts outputting of a propagation signal including at least one of the clock signal, data signal and

[0011] In order to achieve the above objects, another aspect of the present invention provides a drive circuit device for a display device which sequentially drives a plurality of gate bus lines provided on a display panel, the drive circuit device comprising: a driver unit that receives a clock signal and a control signal, and sequentially generates a drive signal for the gate bus lines, in synchronism with the clock signal; and a gate unit that, after elapse of specified time from the reception of the driver unit, and at a timing when a rear-stage drive circuit device starts receiving, starts outputting of a propagation signal including at least one of the clock signal and control signal to the rear-stage drive circuit device.

[0012] According to the present invention, a drive circuit device on a front stage receives the clock signal, data signal and control signal for generating the drive signal, and output at least one signal of these signals at a timing when a drive circuit device on a rear stage starts receiving these signals. Therefore, when a plurality of drive circuit devices are provided in serial on a display panel, and a clock signal, data signal, control signal, etc. are to be sequentially received by the plurality of the drive circuit devices, these signals will not be supplied to any drive circuit device on a rear stage of the drive circuit device which is currently receiving signals. Consequently, the power consumption required for supplying these signals and the generated amount of electromagnetic waves resulting from the signal supply can be suppressed, compared with the case of supplying these signals to all drive circuit devices.

[0013] In a more preferred embodiment, in the display device, a plurality of the drive circuit devices are connected in serial, and the drive circuit devices are connected to a display panel. Even if the display panel becomes larger, and

the number of drive circuit devices increases, the power consumption and generated amount of electromagnetic waves can be suppressed, because propagating signals, like a clock signal, will only be supplied to the drive circuit devices, from the initial stage through the necessary stage according to the drive circuit devices as described above.

BRIEF DESCRIPTION OF THE DRAWINGS

[0014] FIG. 1 shows a configuration of a liquid crystal display device in the embodiment of the present invention;

[0015] FIG. 2 shows an enlarged view of the joint section between a drive circuit device circuit board 2 and a display panel 1;

[0016] FIG. 3 shows a configuration of a drive circuit device and a display panel in the embodiment of the present invention;

[0017] FIG. 4 is an operation-timing chart of the drive circuit device shown in FIG. 3;

[0018] FIG. 5 shows a configuration of a source side drive circuit device;

[0019] FIG. 6 shows a configuration of a data register in the source side drive circuit device;

[0020] FIG. 7 is an operation-timing chart of the source side drive circuit device;

[0021] FIG. 8 shows a configuration of a gate side drive circuit device; and

[0022] FIG. 9 is an operation flowchart of the gate side drive circuit device.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0023] Embodiments of the present invention will now be described with reference to the drawings. It is however to be understood that the protective scope of the present invention is not limited to the embodiments shown below, but that it covers up to the invention defined by claims and its equivalents.

[0024] FIG. 1 shows a configuration of a liquid crystal display device in the embodiment. A display panel 1 has a TFT substrate forming TFTs, a common electrode substrate forming a common electrode, and a liquid crystal layer to be provided between them. Out of these components, a configuration of the TFT substrate is shown in FIG. 1. That is to say, on the display panel 1, pixel electrodes 3 are arranged in a matrix pattern, and corresponding to this matrix arrangement, a plurality of gate bus lines 5 and a plurality of source bus lines 6, crossing the gate bus lines, are provided, and further, TFTs 4 are provided at the intersections respectively. And, when the gate bus line 5 is driven, the TFT4 connected to the gate bus line and located in the row direction will be brought into conduction, and the voltage applied to each of the source bus lines 6 will be supplied to the pixel electrode 3. As the result of this operation, the voltage corresponding to the display data will be applied to the liquid crystal layer between the common electrode, though not noted in the drawing, and the respective pixel electrodes 3, and the liquid crystal layer can demonstrate an expected transmission factor.

[0025] To the peripheral area of the display panel 1, circuit boards 2A and 2B, mounting a drive circuit device 7A or 7B, respectively, to drive the source bus lines 6, are connected. Moreover, a printed circuit board 8 mounting an input signal supply circuit to supply a clock signal, data signal, control signal or other signals to the drive circuit devices 7A and 7B is connected to the peripheral area of the display panel 1. And, the clock signal, data signal, control signals outputted from the printed circuit board 8 are supplied to the drive circuit device 7A on the initial stage, through an input wiring 9 on the display panel 1, and further are supplied to a drive circuit device 7A on the initial stage, through wiring of the drive circuit device circuit board 2A.

[0026] Moreover, the drive circuit device 7A on the initial stage supplies the clock signal, data signal and control signal to the drive circuit device circuit board 2B on the next stage, through a connection wiring 10 on the display panel 1, and a drive circuit device 7B on the circuit board 2B receives these signals. And, the second drive circuit device 7B supplies the clock signal, data signal and control signal to drive circuit devices on the following stages, though not shown in the drawing.

[0027] As described above, the propagation signals, like the clock signal, data signal, control signal, or other signals outputted from the printed circuit board 8 of the input signal supply circuit are supplied to the plurality of the drive circuit devices 7A and 7B connected in tandem, through the connection wiring 10 on the display panel 1.

[0028] Each of the drive circuit devices 7A and 7B generates drive signals for the source bus lines, corresponding to the data signal and control signal inputted synchronizing with the clock signal. And, in the timing after all the drive circuit devices 7A and 7B sequentially input the corresponding data signal, the drive circuit devices 7A and 7B drive the corresponding source bus lines 6 simultaneously. Synchronizing with this drive, a drive circuit device on the gate side, which is not shown in the drawing, drives one of the gate bus lines 5, and the voltage applied to the respective source bus lines 6 is applied to the pixel electrodes 3 through the TFT 4.

[0029] FIG. 2 shows an enlarged view of the joint section between the drive circuit device circuit board 2 and the display panel substrate 1. On the surface of the display panel 1, a connection wiring 10A is provided, and wirings 11 on the circuit board 2 mounting a drive circuit IC7 and the connection wiring 10A are connected at the joint section shown in the diagonally shaded area. The connection wirings 10A are formed so that the wiring width becomes wider and wider toward the outer side, so that delay of the signal transmittal of each wiring can be equal.

[0030] On the other hand, the plurality of gate bus lines 5 are sequentially driven by a drive circuit device on the gate side, which is not shown in the drawing, synchronizing with the timing of a borizontal synchronization signal. The drive circuit device on the gate side is also mounted on a circuit board same as shown in FIGS. 1 and 2, and the circuit board is connected to the peripheral area around the display panel 1. Moreover, a gate clock signal and control signal that should be supplied to the drive circuit device on the gate side are propagated and supplied to a plurality of gate side drive circuit device circuit boards, through connection wirings provided on the display panel 1.

Page 11 of 16

[0031] FIG. 3 shows a configuration of a drive circuit device and a display panel in an embodiment of the present invention. The configuration shown in FIG. 3 can be applied to both of a source side drive circuit device and a gate side drive circuit device. As described above, to a display panel 1, like a liquid crystal panel, a drive circuit device circuit board 2 mounting a drive circuit device 7 and the circuit board 2 mounting the same are shown without distinguishing between them. And, three drive circuit devices 7A, 7B and 7C are connected through the connection wiring 10 on the display panel 1.

[0032] In FIG. 3, a clock signal, data signal and control signal to be supplied to the individual drive circuit device 7 are shown all together as a propagation signal Sa. This propagation signal Sa is a signal that changes during the same horizontal synchronization period (or vertical synchronization period), and is sequentially inputted to a drive circuit device 7A on an initial stage, a drive circuit device 7B on a next stage, and a drive circuit device 7C on a third stage. Also, a timing signal Sb is supplied to the plurality of the drive circuit devices 7 in parallel, and controls the specified operation timing for the plurality of the drive circuit devices 7. The timing signal Sb controls not only the operation timing, but also may control the operation itself. Further, a cascade signal CCD is a signal to control the timing when the individual drive circuit devices 7A, 7B and 7C start inputting of the propagation signal Sa, and the drive circuit device on the front stage supplies the cascade signal CCD to the drive circuit device on the rear stage to control the timing for the drive circuit device on the rear stage to start inputting.

[0033] The propagation signal Sa is inputted by the drive circuit device 7A on the initial stage, and then, inputted by the drive circuit device 7B on the next stage, and further inputted by the drive circuit device 7C on the third stage. The input start timing of the propagation signal Sa at the respective drive circuit devices 7A, 7B and 7C is controlled by the cascade signal CCD. Therefore, the propagation signal Sa is not required to be supplied to the drive circuit devices 7B and 7C on the following stages, while the drive circuit device 7A on the initial stage is inputting the signal Sa. Moreover, it is not necessary to supply the propagation signal Sa to the drive circuit devices 7C on the third stage and the following stages, while the drive circuit device 7B on the second stage is inputting the signal Sa.

[0034] Accordingly, the individual drive circuit devices 7A, 7B and 7C have driver circuits 20A, 20B and 20C to input the propagation signal Sa and drive the source bus lines or the gate bus lines, and gate circuits 22A, 22B and 22C to control the propagation of the propagation signal Sa to the rear stage. And, the gate circuits begin the propagation of the propagation signal Sa to the circuit on the rear stage, responding to gate control signals GCON 1, 2 and 3. And, the gate control signals have almost the same timing as the timing of the cascade signals CCD 2, 3 and 4 to be supplied to the drive circuit devices on the next stage, respectively, or slightly earlier timing than that. Therefore, the cascade signals CCD 2, 3 and 4 can be used instead of the gate control signals GCON 1, 2 and 3. In other words, the propagation start of the gate circuits 22A, 22B and 22C can be controlled by the cascade signals CCD 2, 3 and 4.

[0035] Therefore, to the drive circuit device 7A on the initial stage, a propagation signal Sa1 is supplied and

inputted, however, the propagation of the propagation signal Sa1 to the rear stage is initially stopped by the gate circuit 22A. And at the timing when the drive circuit device 7B on the next stage starts inputting of the propagation signal, the gate circuit 22A is opened, and a propagation signal Sa2 is propagated to the drive circuit device 7B on the next stage. A propagation signal Sa3 to the drive circuit device 7C on the third stage is the same as the propagation signal Sa2.

[0036] FIG. 4 shows an operation-timing chart of the drive circuit device shown in FIG. 3. In FIG. 4, the propagation signal Sa, the cascade signal CCD, the gate control signal GCON, and the timing signal Sb are shown. The propagation signal Sa is sequentially inputted to the plurality of the drive circuit devices 7, during horizontal synchronization period (or vertical synchronization period), to be used for generating a drive signal. As an example of the propagation signal Sa, FIG. 4 shows that the data signals D0 through Dn, Dn+1 through D2n, and D2n+1 through D3n are individually inputted to the drive circuit devices 7A, 7B and 7C. The data signal can be a clock signal or a specified control signal.

[0037] A propagation signal Sa1 outputted from an input signal supply circuit, which is not shown in the drawing, is fetched into the driver circuit 20A, responding to a first cascade signal CCD1 to be supplied to the drive circuit device 7A on the initial stage. The propagation signal Sa1 means, as described later, a dot clock signal, data signal and its control signal, in the case of the source side drive circuit device, or a gate clock signal and its control signal in the case of the gate side drive circuit device.

[0038] While the drive circuit device 7A on the initial stage is inputting this propagation signal Sa1, the gate circuit 22A remains in the closed state, so, propagation to the drive circuit devices 7B and 7C on the rear stages will not be performed. Therefore, the propagation signal Sa1 which sequentially changes will only be propagated up to the drive circuit device 7A on the initial stage, so, the input signal supply circuit 8 will not drive the connection wiring 10 to the drive circuit devices on the rear stages.

[0039] Next, when the input of the propagation signal Sa1 by the drive circuit device 7A on the initial stage finishes, the supply of propagation signal Sa2 to the drive circuit device 7B on the next stage starts. That is to say, the gate circuit 22A opens, responding to the gate control signal GCON1 generated by the driver circuit 20A on the initial stage, and the propagation of the propagation signal Sa2 to the next stage starts. Further, responding to the cascade signal CCD2 generated by the driver circuit 20A on the initial stage, a driver circuit 20B in the drive circuit device 7B on the next stage starts inputting of the propagation signal Sa2. Therefore, the gate control signal GCON1 controls the start-up of the propagation of the propagation signal Sa to the rear stage, and the caseade signal CCD1 controls the start-up of the input of the propagation signal by the drive circuit device on the rear stage. Therefore, the gate control signal GCON1 has almost the same timing as the timing of the cascade signal CCD1, so, the gate control signal can be replaced with the cascade signal.

[0040] In FIG. 4, a timing signal Sb occurs once during the horizontal synchronization period (or vertical synchronization period), and controls the predetermined operation timing of the driver circuit.

Page 12 of 16

[0041] FIG. 5 shows a configuration of a source side drive circuit device. Further, FIG. 6 shows a configuration of a data register in the source side drive circuit device. And, FIG. 7 shows an operation-timing chart of the source side drive circuit device.

[0042] In FIG. 5, a drive circuit device circuit board 2A and a drive circuit device 7A on the initial stage, and a drive circuit device circuit board 2B and a drive circuit device 7B on the next stage are shown. Like FIG. 3, the drive circuit device and its mounting circuit board are shown without distingushing between them. And, these drive circuit board circuit boards 2A and 2B are connected to a liquid crystal display panel 1.

[0043] In the case of the source side drive circuit device, as a propagation signal Sa that changes during a horizontal synchronization period, and to be inputted sequentially by individual drive circuit devices, there are a clock signal ICLK, display data signals RD, GD, BD, and their invert control signal DINV. Also, as a signal Sb to be inputted simultaneously to all drive circuit devices, there are a latch pulse LP, a phase control signal PC to control a drive polarity, and a standard voltage VR. And, to the source side drive circuit device, a cascade signal CCD to control the input start of a data signal is inputted.

[0044] The drive circuit device 7A on the initial stage has a shift register 30A, which starts inputting of a clock ICLK1 responding to a cascade signal CCD1, and shifts output signals S30 synchronizing with the clock ICLK1; a data register 32A, which inputs and holds display data signals RD, GD, BD and a data invert control signal DINV, responding to the output signal S30 of the shift register 30A; and a latch circuit 34A, which responding to a latch pulse LP, latches the data signals that are inverted or are not inverted from the display data signals RD, GD and BD inputted and held by the data register 32A, corresponding to the data invert control signal DINV.

[0045] Moreover, a drive control circuit device 7A has a level shift circuit 36A, that reverses the phases of the data signal latched by the latch circuit 34A for even numbered source bus lines and odd numbered source bus lines, corresponding to the phase control signal PC, and a D/A converter and output circuit 36A, that converts digital outputs of the level shift circuit 36A, into analog outputs, and output site source bus lines SB.

[0046] Also, the drive control circuit device 7A has a first gate circuit G1 to propagate the clock signal ICLK1, that is the propagation signal Sa1, to the following stage, and a second gate circuit G2 to propagate the display data RD, GD, BD, and the data invert signal DINV to the following stage. A gate control signal GCON1 to control the gate circuits is generated by a gate control circuit 40A. The gate control circuit 40A inputs and shifts the clock ICLK1, responding to the cascade signal CCD1, and generates the gate control signal GCON1, in the timing when a drive circuit device on the next stage starts inputting the propagation signal Sa2. The first and the second gate circuits G1 and G2 open, responding to the gate control signal Sa2 and the clock ICLK2 to the drive circuit device on the next stage.

[0047] Like the drive circuit device 7A, a drive circuit device 7B on the next stage has a shift register 30B, a data

register 32B, a latch circuit 34B, a level circuit 36B, a D/A converter/output circuit 38B, a gate control circuit 40B, and further a first and a second gate circuits G1 and G2. And, the drive circuit device 7A on the initial stage and the drive circuit device 7B on the next stage arc connected through connection wirings 10 on a display panel 1.

[0048] As shown in FIG. 6, the data register 32 has first flip-flops 42 to sequentially latch display data signals RD, GD and BD, synchronizing with shift outputs S30 to be sequentially outputted from the shift register 30, synchronizing with the clock ICLK, second flip-flops 44 to sequentially latch a data invert control signal DINV, and EOR gates 46 to output an XOR (an exclusive OR) of the data invert control signal and the display data. Each of the display data signals RD, GD and BD is a digital signal of 8 bits; therefore, the first flip-flops 42 latch digital signals of 24 bits. Also, the data invert control signal DINV is a control signal of 1 bit to be supplied, corresponding to the 24 bits display data signals.

[0049] With the display data signals RD, GD and BD being digital signals of 24 bits, 24 signal lines must be driven to H, L levels, synchronizing with the clock ICLK. So, information on whether the supplied display data signals RD, GD and BD of 24 bits should be inverted or not, comparing the display data signal of the previous pixel and the display data signal of the next pixel, will be generated as the data invert control signal DINV. By the utilization of the display data signals which change from H level to L level, or from L level to H level can be reduced to less than a half of 24 bits.

[0050] For instance, in case of displaying data in white for the previous pixel, corresponding to the highest tone level, the display data signal of 24 bits is all H level, and if the pixel next to that is for display in black, corresponding to the lowest tone level, the display data signal of 24 bits is all L level. Consequently, the display data signals of 24 bits must change from the H level to the L level simultaneously. Therefore, by driving only the data invert control signal DINV to the H level to show inversion of display data signals, leaving all the display data signal on H level without changing, the power to drive the display data signal lines can be suppressed.

[0051] By the EOR gate 46, the latched display data signals are inverted by the data invert control signal DINV of H level that indicates invert, and the latched display data signals are not inverted by the data invert control signal DINV of L level that indicates non-invert.

[0052] Then, the following shows description of operation of the source side drive circuit device, with reference to the operation-timing chart shown in FIG. 7. The drive circuit device 7A on the initial stage inputs the clock ICLK1, responding to the cascade signal CCD1, and the shift register **30A** sequentially generates the data latch signals S**30**, synchronizing with the clock. Further, the display data signals RD, GD and BD, and their invert control signal DINV (the propagation signal S**a1** as noted in FIG. 7) change, synchronizing with the clock ICLK1, and the data register **32A** inputs and holds these display data signals and the invert control signal, responding to the data latch signals S**30**.

[0053] During that processing, the gate control circuit 40A counts the clock ICLK responding to the cascade signal

Page 13 of 16

IPR2015-00887 Exhibit 2006 269 of 272 CCD1, and generates a gate control signal GCON1, aligning with the timing when the drive circuit device 7B on the next stage starts inputting the display data signals and their invert control signal.

[0054] Responding to this gate control signal GCON1, the first and the second gate circuits G1 and G2 start sequential transferring of the clock signal ICLK2, the display data signals RD, GD, BD, and the data invert control signal DINV to the rear stage. The gate circuits G1 and G2, which comprise, for instance, a non-invert buffer circuit, a transfer circuit, etc., start propagating of signals to the rear stage, responding to the gate control signal GCON1. Therefore, as shown in FIG. 7, a second propagation signal Sa2 starts changing, responding to the gate control signal GCON1. Further, a second clock signal ICLK2 also starts changing, responding to the gate control signal GCON1.

[0055] Responding to a cascade signal CCD2 outputted from a shift register 30A on the initial stage, a shift register 30B in a drive circuit device 7B on a second stage starts inputting of the clock ICLK2, and sequentially outputs data latch signals S30, synchronizing with the clock. Responding to the output, a data register 32B inputs and holds the display data signals RD, GD, BD, and the data invert control signal DINV, that are the second propagation signal Sa2.

[0056] When the drive circuit device 7B on the second stage almost finishes the input of the display data signals and the data invert control signal, a gate control circuit 40B outputs a second gate control signal GCON2, aligning with the timing when a drive circuit device on the third stage, which is not shown in the drawing, starts input. With this output, transfer of a clock signal ICLK3, display data signals RD, GD, BD, and the data invert control signal DINV to a drive circuit device on the third stage starts.

[0057] When the input of the display data signals and the data invert control signal finished at all drive circuit devices, a latch pulse signal LP is generated, and latch circuits 34 in all drive circuit devices latch display data D0 through Dm held in the data registers 32. Simultaneously with the latch, the display data D0 through Dm held by the latch circuits 34 are transferred to level shift circuits 36.

[0058] The level shift circuit 36 changes the polarity of the display data to the odd side source bus lines into negative or positive, and the polarity of the display data to the even side source bus lines into negative or positive, corresponding to a phase control signal PC, and outputs to a digital/analog convert circuit and output circuit 38. Then, the source bus lines SB0 through SBm will be driven simultaneously.

[0059] As described above, while a source drive circuit device on the initial stage is inputting the display data signal, data invert signal and the clock signal, transfer of these signals to a source drive device on the next stage is stopped, for the purpose of suppressing power consumption and occurrence of electromagnetic wave caused by changes in these signals. And, in the timing when a source drive circuit device on the second stage starts inputting of the display data signal, data invert signal and the clock signal, the gate circuit opens, so that propagation of these propagation signals to source drive circuit devices on the second can be started. However, at this time, propagation of these propagation signals to source drive circuit devices on the third stages or following stages is left in the stopped state. [0060] As described above, the propagation signals are propagated only to the least possible number of drive circuit devices, and the propagation of the propagation signals to drive circuit devices on the following stages is stopped, so that power consumption and occurrence of electromagnetic wave can be suppressed.

[0061] FIG. 8 shows a configuration of a gate side drive circuit device. And FIG. 9 shows its operation flowchart. The gate side drive circuit devices 67A and 67B are individually mounted on drive circuit device circuit boards 62A and 62B, and connected to a liquid crystal display panel 1. Also, the devices 67A and 67B, and the circuit boards 62A and 62B are shown in FIG. 8, without distinguishing each other. And, the gate side drive circuit device 67A on the initial stage and the gate side drive circuit device 67B on the next stage are connected through connection wirings 60 on the display circuit panel 1.

[0062] The gate side drive circuit devices 67A and 67B sequentially drive gate bus lines GL0 through GLn and GLn+1 through GL2N provided on the display pauel 1, synchronizing with a gate clock GCLK. For this purpose, the gate side drive circuit device has shift registers 72A and 72B to input a gate clock GCLK, and sequentially generate a drive timing signal S72 synchronizing with the input; and gate drive pulse generator circuits 74A and 74B to sequentially generate gate drive timing signal S72. Output enable signals 0E1 and 0E2 to be supplied to the gate drive pulse generator circuits 74A and 74B are signals to control the drive pulse timing for the purpose of preventing the gate bus lines from becoming the double selection state caused by the overlapping drive pulses to the adjacent gate bus lines.

[0063] Moreover, the gate drive circuit devices 67A and 67B have gate circuits G1 and G2 to control the propagation of the gate clock GCLK and the output enable signal OE to the rear stage. Shift counters 70A and 70B generate the gate control signals GCON1 and 2 aligning with the timing when a drive circuit device on the rear stage starts input, and these gate circuits G1 and G2 start the transfer of the gate clock and output enable signal to the rear stage, responding to the gate control signals. The operations of the gate circuit and the shift counter (gate control circuit) are the same as those on the source side drive circuit device.

[0064] Next, the following describes operations with reference to FIG. 9. From an input circuit device, which is not shown in FIG. 8, through input wirings 59 on the display panel 1, the gate clock signal GCLK1, the output enable signal OE1, and the cascade signal CCD1 are supplied to the drive circuit device 67A on the initial stage. The shift register 72A starts the input of the gate clock GCLK1, responding to the cascade signal CCD1, and sequentially generates gate drive timing signals S72, and further, the gate drive pulse generator circuit 74A sequentially generates gate drive pulses GL0 and so on. The gate drive pulses GL0 and so on generated by the gate drive pulse generator circuit 74A rise in the timing of the drive timing signal S72, and fall in the timing of the output enable signal OE1.

[0065] When the gate side drive circuit device 67A on the initial stage fluishes driving of the corresponding gate bus lines, the gate control signal GCON1 is generated in the timing when the gate side drive circuit device 67B on the next stage starts inputting of the gate clock signal GCLK2

Page 14 of 16

IPR2015-00887 Exhibit 2006 270 of 272 and the output enable signal OE2, so that the gate circuits GI and G2 start the transfer of the gate clock signal and the output enable signal to the rear stage. Therefore, responding to the gate control signal GCON1, the propagation of a second gate clock signal GCLK2 and a second output enable signal OE2 starts.

[0066] The gate side drive circuit device 67B on the next stage starts inputting of the second gate clock signal GCLK2 and the second output enable signal OE2, and sequentially drives the corresponding gate bus lines GL. And, the gate side drive circuit device 67B on the next stage also opens the gate circuits G1 and G2, aligning with the timing when the gate side drive circuit device on the rear stage (not noted in the drawing) starts inputting of the gate clock signal and the output enable signal, and starts the propagation of a third oE3.

[0067] Therefore, the propagation signals, like the gate clock signal GCLK and the output enable signal OE are only propagated up to the drive circuit device that inputs these signals and drives the gate bus lines, and the propagation to drive circuit devices on the following stages will not be performed. Therefore, power consumption associated with driving these signals and occurrence of electromagnetic wave can be suppressed.

[0068] As described above, in the embodiments of the present invention, the supply of the clock signal, data signals, control signals, etc. to a plurality of drive circuit devices is limited only to the stage that inputs these signals and performs the predetermined operation, and the supply of these signals is stopped to drive circuit devices on the following stages. Therefore, even if drive load becomes larger, caused by the signal wiring to supply these signals becoming longer, or the signal wiring formed on the display panel increases the resistance or capacitance, the signal wiring to be driven can be suppressed, so that power consumption and occurrence of electromagnetic wave can be suppressed.

[0069] In the embodiment as described above, in the source side drive circuit device, the timing of starting the propagation of all of the clock signal, data signals and data invert signal to the rear stage has been controlled by the gate circuit, but the timing of starting the propagation of at least one of the clock signal, data signals and data invert signal to the rear stage may be controlled. Also, in the gate side drive circuit device, the timing of starting the propagation of at least least one of the gate clock signal and output enable signal to the rear stage may be controlled.

[0070] As set forth hereinabove, according to the present invention, by means of allowing the propagation signals propagating to a plurality of drive circuit devices, not to be propagated to drive circuit devices in the rear stages following the drive circuit device that inputs the propagation signal, power consumption accompanied with driving of the propagation signal and occurrence of electromagnetic wave can be suppressed. Therefore, the drive circuit device for the display device such as the liquid crystal display device.

What is claimed is:

1. A drive circuit device for a display device which drives a plurality of bus lines disposed on a display panel, the drive circuit device comprising:

Mar. 13, 2003

- a driver unit that receives a propagation signal including at least one of a clock signal and a control signal, and generates a drive signal for the bus lines; and
- a gate unit that, at the timing when a rear-stage drive circuit device starts receiving the propagation signal, after elapse of predetermined time from the reception of the driver unit, starts outputting of the propagation signal to the rear-stage drive circuit device.

2. A drive circuit device for a display device which drives a plurality of source bus lines disposed on a display panel, the drive circuit device comprising:

- a driver unit that receives a clock signal, a data signal and a control signal, and sequentially fetches the data signal to generate a drive signal for the source bus lines in accordance to the fetched data signal, and
- a gate unit that, at the timing when a rear-stage drive circuit device starts receiving a propagation signal including at least one of the clock signal, data signal and control signal, after elapse of predetermined time from the reception of the driver unit, starts outputting of the propagation signal to the rear-stage drive circuit device.
- 3. The drive circuit device according to claim 2, wherein
- the control signal includes an invert control signal indicative of "invert", or "non-invert" of the data signal.
- 4. The drive circuit device according to claim 2, wherein
- the driver device receives an input cascade signal to control the start of fetch of the data signal, and outputs an output cascade signal to control the fetch of the data signal at the rear stage, after the completion of fetching of the data signal.

5. The drive circuit device according to claim 4, further comprising:

- a gate control circuit that inputs the input cascade signal and clock signal, and generates a gate control signal to control the gate unit to start outputting of the propagation signal.
- 6. The drive circuit device according to claim 4, wherein

the gate unit starts outputting of the propagation signal, in response to the output cascade signal.

7. The drive circuit device according to claim 4, further comprising:

a data register to fetch and hold the data signal at the timing of the clock signal, in response to the input cascade signal.

8. A drive circuit device for a display device which sequentially drives a plurality of gate bus lines disposed on a display panel, the drive circuit device comprising:

- a driver unit that receives a clock signal and a control signal, and sequentially generates drive signals for the gate bus lines, in synchronism with the clock signal; and
- a gate unit that, at the timing when a rear-stage drive circuit device starts receiving a propagation signal including at least one of the clock signal and control

Page 15 of 16

US 2003/0048249 A1

signal, after the elapse of predetermined time from the reception of the driver unit, starts outputting of the propagation signal to the rear-stage drive circuit device. 9. The drive circuit device according to claim 8, wherein

the control signal includes an output enable signal to control the outputting period of the drive signal generated by the driver unit.

10. The drive circuit device according to claim 8, wherein

- the drive circuit device receives an input cascade signal to control the start of fetching of the clock signal, and outputs an output cascade signal to control the fetching of the clock signal at the rear stage, after the completion of generation of the drive signals for the gate bus lines. 11. The drive circuit device according to claim 10, further comprising:
 - a gate control circuit which inputs the input cascade signal and the clock signal, and generates a gate control signal to control the gate unit to start outputting of the propagation signal.

12. The drive circuit device according to claim 10, wherein

the gate unit starts outputting of the propagation signal, in response to the output cascade signal.

13. The drive circuit device according to claim 10, further comprising:

a gate drive signal generator circuit to generate the drive signals at the timing of the clock signal, in response to the input cascade signal.

14. A display device having a plurality of drive circuit devices according to any one of claims 1, 2, or 8 that are connected in tandem, the display device comprising:

a display panel to which the plurality of drive circuit devices are connected, the display panel being provided with a plurality of source bus lines and a plurality of gate bus lines that intersect the source bus lines.

* * * * *