IEEE JOURNAL OF

SOLID-STATE CIRCUITS

DECEMBER 1992

VOLUME 27

NUMBER 1

JSCBC (ISSN 0018-9200

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS COUNCIL

SPECIAL ISSUE ON ANALOG AND SIGNAL PROCESSING CIRCUITS

SPECIAL PAPERS

DOCKET

Δ

RM

Δ

A 12-b 5-MSample/s Two-Step CMOS A/D Converter. Digital-Domain Calibration of Multistep Analog-to-Digital Converters. An Oversampling Converter for Strain Gauge Transducers. A 1.2-µm BiCMOS Sample-and-Hold Circuit with a Constant-Impedance. Slew-Enhanced Sampling Gate	667 679 689 697 597 709 718
Digital-Domain Calibration of Multistep Analog-to-Digital Converters S. H. Lee and BS. Song A An Oversampling Converter for Strain Gauge Transducers D. A. Kerth and D. S. Piasecki 1 A 1.2-µm BiCMOS Sample-and-Hold Circuit with a Constant-Impedance, Slew-Enhanced Sampling Gate Section 1	679 689 697 597 709 718
An Oversampling Converter for Strain Gauge Transducers	689 697 709 718
A 1.2-µm BiCMOS Sample-and-Hold Circuit with a Constant-Impedance, Slew-Enhanced Sampling Gate	697 709 718
	697 709 718
M. H. Wakayama, H. Tanimoto, T. Tasai, and Y. Yoshida, J.	709 718
A J00-MHz 100-dB Operational Amplifier with Multipath Nested Miller Compensation Structure	709 718
R. G. H. Eschauzier, L. P. T. Kerklaan, and J. H. Huijsing 1	718
A Compact Bipolar Class-AB Output Stage Using 1-V Power Supply	
A Highly Efficient CMOS Line Driver with 80-dB Linearity for ISDN U-Interface Applications	
H. Khorramabadi, J. Amidjar, and T. R. Peterson 1	723
An Inherently Linear and Compact MOST-Only Current Division Technique	730
A 155-MHz Clock Recovery Delay- and Phase-Locked Loop	736
A Si Bipolar Phase and Frequency Detector IC for Clock Extraction up to 8 Gb/s	
A. Pottbäcker, U. Langmann, and HU. Schreiher V	747
A.6-GHz Integrated Phase-Locked Loop Using AIGaAs/GaAs Heterojunction Bipolar Transistors	
A. W. Buchwald, K. W. Martin, A. K. Oki, and K. W. Kobayashi U	152
NMOS IC's for Clock and Data Regeneration in Gigabit-per-Second Optical-Fiber Receivers	
S. K. Enam and A. A. Abidi 1	163"
10-GHz Si Bipolar Amplifier and Mixer IC's for Coherent Optical Systems	
T. Okamura, C. Kurioka, Y. Kuraishi, O. Tsuzuki, T. Senha, M. Ushirozawa, and M. Fujimaru. 1	175
a) Bipolar Chip Set for 10-Gb/s Optical Receiver	
T. Suzaki, M. Soda, T. Morikawa, H. Tezuka, C. Ogawa, S. Fujita, H. Takemura, and T. Tashiro 1	81
11.0-GHz 1.4 Regenerating Demultiplexer with Bit-Rotation Control and 6.1-GHz Auto-Latching Phase-Aligner IC's	
Using AlGaAs/GaAs HBT lechnology	
A and M. Baghert, KC. Wang, MC. F. Chang, R. B. Nubling, P. M. Asbeck, and A. Chen 1.	87
A 3-mw 1.0-GHz Sucon-ECL Dual-Modulus Prescaler IC	
A Si Dinala ak CH, Dunania E, Ghanna D, H. M. Mizuno, H. Suzuki, M. Ogawa, K. Sato, and H. Ichikawa - Y.	94
A of Bipolar 28-GHZ Dynamic Frequency Divider	
A Two Chip 15 CPd Social Link Investory Of Demura, M. Ohuchi, C. Ogawa, H. Takemura, T. Morikawa, and T. Tashiro 17	99
P C Weller C L C Weller C L C C L C C L C C L C C C C C C C C	
An Experimental 5 Clote 16 v. 16 St. Disolar Crosseniel Sci. 1	05
Aperinternal 2 Cors 10 × 10 SI-Bipolar Crosspoint Switch	12 /

Find authenticated court documents without watermarks at docketalarm.com.



S-COM

S-UFFC

D. RIBNER

Corporate R&D

V. CUPERMAN

T. R. MEEKER

AT&T Bell Labs.

L. T. CLAIBORNE

920 Northlake

Allentown, PA 18103

Richardson, TX 75080

555 Union Blvd.

General Electric Co. KWC-524, P.O. Box 8

Schenectady, NY 12301

School of Eng. Science

Burnaby, BC, Canada V5A 1S6

Simon Fraser Univ.

IEEE JOURNAL OF SOLID-STATE CIRCUITS

IEEE JOURNAL OF SOLID-STATE CIRCUITS is published by the IEEE Solid-State Circuits Council on behalf of the following Groups/Societies: S-Circuits and Systems, S-Communications, S-Computer, S-Electron Devices, S-Microwave Theory and Techniques, S-Components, Hybrids, and Manufacturing Technology, S-Ultrasonics, Ferroelectrics and Frequency Control, and S-Lasers and Electro-Optics. Members of sponsoring IEEE Societies may subscribe to this JOURNAL for \$14.00 per year. For information on receiving this JOURNAL, write to the IEEE Service Center at the address below. Member copies of Transactions/Journals are for personal use only. SOLID-STATE CIRCUITS COUNCIL

President P. VERHOFSTADT Semiconductor Research Corp. 79 Alexander Dr., Bldg. 4401 P.O. Box 12053 Research Triangle Park, NC 27709 FAX: (919) 541-9450

S-CAS D. O. PEDERSON EECS, Cory Hall Univ. of California Berkeley, CA 94720

W. MALY Elec. Eng. Dept. Carnegie Mellon Univ. Schenley Park Pittsburgh, PA 15213

S-CHMT O. EKNOYAN Elec. Eng. Dept. Texas A&M Univ College Station, TX 77843

L. J. PALKUTI Headquarters DNA, RAEE 6801 Telegraph Rd. Alexandria, VA 22310

EDITOR A. A. ABIDI Elec. Eng. Dept. Room 56-125B Engineering IV Univ. of California Los Angeles, CA 90024-1594 Tel.: (310) 206-1655 EAV: (210) 206-8400 FAX: (310) 206-8495 R. APFEL P.O. Box 18808 Austin, TX 78760 FAX: (512) 462-5101

Microelectronics Tech. Div. Building 81, 6th floor, RL

R. FLAKER THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

Vice-President H. E. MUSSMAN MS 48 GTE Labs. Inc. 40 Sylvan Rd. Waltham, MA 02254 FAX: (617) 890-9320

> Representatives 5-C D. BOULDIN Elec. & Comput. Eng.

Univ, of Tennessee 420 Ferris Hall Knoxville, TN 37996-2100

M. G. SMITH **IBM Research Center** P.O. Box 218 Yorktown Heights, NY 10598

S-LEO J. F. MCDONALD Rensselaer Polytechnic Inst. CII, Room 6112 Troy, NY 12181

TRAN VAN MUOI PCO, Inc. 20200 Sunburst St. Chatsworth, CA 91311

IEEE JOURNAL OF SOLID-STATE CIRCUITS Associate Editors

JENSEN Hughes Research Labs. MS RL55 3011 Malibu Canyon Rd. Malibu, CA 90265 FAX: (213) 317-5483

S. KOHYAMA Toshiba Corporation LSI Division II—Semiconductor Group I-1, Shibaura I-Chome Minato-ku, Tokyo 105-01 Japan FAX: 81-3-3457-1291

H.-S. LEE Room 39-553 Mass. Inst. of Technology 60 Vassar St. Cambridge, MA 02139 FAX: (617) 253-0062

Secretary E. E. SWARTZLANDER, JR. Dept, Elec. & Comp. Eng. Univ. of Texas Austin, TX 78712 FAX: (512) 471-5907

S-ED

CICC

ASIA H. ISHIKAWA

K. J. O'CONNOR

AT&T Bell Labs.

555 Union Blvd.

R. A. MILANO

741 Calle Plano

Camarillo, CA 93010

Fujitsu Labs, Ltd. 10-1 Morinosato-Wakamiya

Atsugi, 243-01 Japan

Allentown, PA 18103

C. G. SODINI Dept. EECS, Room 39-527A

60 Vassar Street Mass. Inst. of Technology Cambridge, MA 02139

Vitesse Semiconductor Corp.

Room 3B107

J. RABAEY EECS Dept. 570 Cory Hall Univ. of California Berkeley, CA 94720 FAX: (415) 642-2739

Treasurer R. G. SWARTZ AT&T Bell Labs. Room 4E-334 Crawfords Corner Rd. Holmdel, NJ 07733 FAX: (908) 949-8988

S-MTT R. SUDBURY M.I.T. Lincoln Lab. 244 Wood St. MS-KB-358 Lexington, MA 02173-9108

D. P. HORNBUCKLE Microwave Technology Div., Bldg. ILS Hewlett-Packard 1412 Fountaingrove Pkwy. Santa Rosa, CA 95403

ISSCC EXEC. COMM. CHAIRMAN W. D. PRICER A21/965-2 IBM General Technology Div. Essex Junction, VT 05452

EUROPE E. VITTOZ CSEM Maladiere 71 2000 Neuchatel 7 Switzerland

> W. SANSEN Dept. Electrotechniek Katholicke Universiteit Leuven Afdeling E.S.A.T. Kardinaal Mercierlaan 94 B-3030 Leuven, Belgium FAX: 32-16-221855

S. WAABEN 3461 Lawrenceville Rd. Princeton, NJ 08540

ARVID G. LARSON, Vice President, Professional Activities J. T. CAIN, Vice President, Publication Activities LUIS T. GANDIA, Vice President, Regional Activities MARCO W. MIGELARO, Vice President, Standards Activities FERNANDO ALDANA, Vice President, Technical Activities KENNETH R. LAKER, Director, Division I-Circuits and Devices

Headquarters Staff ERIC HERZ, Executive Director

Officers

JOHN H. POWERS, General Manager THOMAS W. BARTLETT, Associate General Manager—Finance and Administration

W. DARILETT, Associate General Manager—Finance and Administration WILLIAM D. CRAWLEY, Associate General Manager—Programs Perter A. Lewis, Staff Director, Educational Activities ical Activities MELVIN I. OLKEN, Staff Director, Field Services tal Activities EDWARD ROSENBERG, Controller Customer Service Center ANDREW SALEM, Staff Director, Standards

KARSTEN E. DRANGEID, Secretary THEODORE W. HISSEY, JR., Treasurer EDWARD A. PARRISH, Vice President, Educational Activities

DONALD CHRISTIANSEN, Editor, IEEE Spectrum IRVING ENGELSON, Staff Director, Technical Activities LEO FANNING, Staff Director, Professional Activities W. R. HABINGREITHER, Staff Director, Customer Service Center PHYLLIS HALL, Staff Director, Publishing Services

Publications Department Publication Managers: ANN H. BURGMEYER, GAIL S. FERENC Managing Editor: RICHARD C. DODENHOFF Senior Associate Editor: EILEEN M. SLAVIN

Senior Associate Editor: EILEEN M. SLAVIN IEEE JOURNAL OF SOLID-STATE CIRCUITS is published monthly by The Institute of Electrical and Electronics Engineers, Inc. Responsibility for the contents rests upon the authors and not upon the IEEE, the Society/Council, or its members. IEEE Headquarters: 345 East 47th Street, New York, NY 10017-2394. NY Telephone: 212-705 + extension: Information -7900; General Manager -7910; Public Information -7867; Publishing Services -7560; Spectrum -7556. Telecopiers: NY (Headquarters) 212-752-4929, NY (Publications) 212-705-7682; NY Telex: 236-411 (international messages only). IEEE Service Center (for orders, subscriptions, address changes, Educational Activities, Region/Section/Student Services, Standards): 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. NJ Telephone: Information 908-981-0060; 908-562 + extension: Controller -5365; Technical Activities -3900. IEEE Washington Office (for U.S. professional activities): 1828 L Street, NW, Suite 1202, Washington, DC 20036-5104. Washington Telephone: 202-785-0017. Price/Publication Information: Individual copies: IEEE members \$10.00 (first copy only), nonmembers \$20.00 per copy. (Note: Add \$4.00 postage and handling charge to any order from \$1.00 to \$50.00, including prepaid orders.) Member and nonmember subscription prices available on request. Available in microfiche and microfilm. Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of the U.S. Copyright Law for private use of patrons: 1) Hose post-1977 articles that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress Street, Salem, MA 01970; 2) pre-1978 articles without fee. For all other copying, reprint, or republication permission, write to Copyright Sand Permissions Department, IEEE Publishing Services, 445 Hoes Lane P.O. Box 1311. Piscetaway, NJ 08855-1331. Convribt

Find authenticated court documents without watermarks at docketalarm.com.

ANAGNOSTOPOULOS

Eastman Kodak Co. Rochester, NY 14650-2015 FAX: (716) 722-2327

A27/861-2 IBM General Technology Div. Essex Junction, VT 05452-4299 FAX; (802) 769-7437

MERRILL W. BUCKLEY, JR., President MARTHA SLOAN, President-Elect

Polysilicon TFT Circuit Design and Performance

Alan G. Lewis, Senior Member, IEEE, David D. Lee, Member, IEEE, and Richard H. Bruce, Member, IEEE

Abstract-Polysilicon thin-film technology is becoming increasingly attractive for active-matrix liquid-crystal displays (AMLCD's) and other large-area electronic devices, primarily because polysilicon thin-film transistors (TFT's) can be used to build integrated drive and interface circuitry on large-area substrates. Both n- and p-channel polysilicon TFT's can be fabricated, allowing CMOS circuit techniques to be used. However, TFT characteristics are poor in comparison to conventional single-crystal MOSFET's, and relatively coarse design rules must be used to be compatible with processing on largearea glass plates (more than 30 cm × 30 cm), and these limitations present a number of challenges for circuit design. This paper examines these issues and describes the performance of a range of digital and analog circuit elements built using polysilicon TFT's. Digital circuit speeds in excess of 20 MHz are reported, along with operational amplifiers with over 80 dB of gain and more than 1-MHz unity-gain frequency. Several polysilicon TFT switched-capacitor circuits are also reported and shown to have adequate linearity, output swing, and settling time to form integrated data line drivers on an AMLCD.

I. INTRODUCTION

NTEREST in circuits built using polysilicon thin-film transistors (TFT's) has recently increased for several reasons. Although the inferior performance of these devices in comparison to conventional single-crystal MOS-FET's is well documented [1]-[4], they have the important advantage of being compatible with fabrication on large-area glass or quartz substrates (more than 30 cm \times 30 cm). This makes TFT's usable in applications where the physical size of the circuit must be large, for example if the circuit is an active-matrix liquid-crystal display (AMLCD) [4]-[6], a page-width optical scanner [7], [8] or a page-width print head [9]. Although there have been many reports of particular devices incorporating polysilicon TFT's and TFT circuits [4]-[8], there has been little work published so far concentrating specifically on the underlying design issues and performance capabilities of polysilicon TFT circuits. This paper, like the ISSCC presentations on which it expands [2], [10], is intended to focus on these subjects. The work described here does not deal with a complete large-area polysilicon TFT electronic device, but rather examines the performance of a range of basic circuit elements, some of which are already used in applications, and some of which show promise for increased functionality on large-area substrates in the future.

Manuscript received May 26, 1992; revised August 20, 1992. The authors are with Xerox Palo Alto Research Center, Palo Alto, CA 94304.

IEEE Log Number 9204130.

DOCKE

The most common, and the most important, application of polysilicon TFT's remains AMLCD's. As the various circuit elements are discussed in this paper, therefore, their performance will be compared with AMLCD driving requirements. In order to do this, typical drive circuits for AMLCD's are briefly reviewed in Section IV. It should be noted, however, that there are other applications for these devices, and more are likely to present themselves as the technology matures and TFT circuit performance improves.

II. POLYSILICON THIN-FILM TECHNOLOGY

In this section, the main features of polysilicon thinfilm technologies are reviewed. Fig. 1 shows cross sections of n- and p-channel polysilicon TFT's along with an integrated capacitor. The TFT's themselves are very similar to single-crystal silicon-on-insulator (SOI) MOS-FET's, except that the active silicon layer is polycrystalline instead of monocrystalline. Polysilicon technology also has several of the advantages of SOI, including excellent interdevice isolation and negligible parasitic capacitance. The capacitor is formed between the gate and active polysilicon layers by the addition of a single implant to dope the active polysilicon layer under the gate. The structure is similar in layout to a polysilicon-to-diffusion capacitor in a conventional single-crystal MOS technology, but in this case there is negligible parasitic capacitance associated with either electrode. Both plates of the capacitor can be sufficiently heavily doped that the series resistance remains low, and the capacitance does not vary significantly over the bias ranges typically found in large-area devices.

There are several broad types of polysilicon TFT technology, differentiated by the annealing process used to crystallize the active polysilicon layer and the maximum processing temperature used [3], [11]. High-temperature technologies typically use furnace annealing, and at least one high-temperature process step (often during the gate dielectric formation), and this restricts the choice of substrate material to quartz. Furnace annealed low-temperature technologies use a similar process to the high-temperature technologies, but keep the maximum processing temperature less than about 600°C in order to allow the use of lower cost glass substrates. A third technology variant uses laser annealing to achieve recrystallization and is also compatible with low-cost glass substrates. The laser annealed polysilicon TFT's have been shown to offer the best performance, although the technology is not



Fig. 1. Polysilicon TFT's with integrated capacitor.

yet mature and poor consistency and uniformity remain significant problems. High-temperature quartz-based technologies are relatively mature, offer good TFT performance, and are used for small viewfinder or projection displays. Low-temperature glass-based technologies offer low cost, although the TFT performance is not usually as good as can be achieved with high-temperature technologies [12].

The results reported in this paper were obtained using relatively conventional high- and low-temperature furnace recrystallized polysilicon thin-film devices fabricated at Xerox PARC. The experimental circuits were fabricated on quartz wafers, although the process conditions and design rules are the same as those used with large-area substrates. The device performance achieved is comparable with the best reported for similar technologies by other authors [1], [4]–[8], [11]. Although, as discussed below, the TFT characteristics are inferior to conventional single-crystal MOSFET's, useful circuit performance can still be achieved. As laser annealed technologies mature, even greater circuit functionality is likely to become possible.

The circuits reported below were all designed using layout rules that are relatively coarse in comparison with those used in single-crystal technologies. There are several reasons for this. First, of course, are the photolithographic and processing restrictions imposed by the need to fabricate the TFT's on very large-area substrates. Second, short-channel effects are relatively severe in polysilicon TFT's, particularly at high drain voltages [13]. Third, most large-area devices are constrained to operate at supply voltages of at least 15 V; an AMLCD pixel, for example, typically requires a total voltage swing of about 10 V to encompass both drive polarities [14], and with sufficient headroom to achieve this using polysilicon TFT drivers means a supply voltage of about 15 V.

III. POLYSILICON TFT CHARACTERISTICS

Fig. 2 shows simple I-V characteristics for n- and p-channel TFT's fabricated using the high-temperature process; devices fabricated with the low-temperature technology are qualitatively similar although the drive currents are lower. The poor saturation arises through a similar mechanism to that responsible for the kink effect in SOI MOSFET's [15], that is, channel avalanche multiplication occurring in the high-field region near the drain



Fig. 2. High-temperature polysilicon TFT characteristics ($W = 50 \ \mu m$, $L = 10 \ \mu m$). (a) NMOS. (b) PMOS.

in polysilicon TFT's there is an additional mechanism related to the high trap state density that exaggerates the effect of avalanche multiplication still further [16]. Since the poor saturation characteristics are not related to punchthrough or other breakdown effects, the off-state current is not affected. The impact on digital circuits is only minor, and the extra drain current even increases switching speeds slightly. However, the low output impedance presents a greater problem for analog circuit design where high impedances are needed to achieve good voltage gain.

The main weakness of polysilicon TFT's in comparison with single-crystal devices is their relatively low drive current, particularly in low-temperature devices. This can be seen from Fig. 2, and is further illustrated in Fig. 3 where the effective channel mobility is plotted as a function of normalized gate bias for both an n-channel polysilicon TFT and a conventional 2-µm gate length MOS-FET. In each case the gate bias is normalized by the typical operating voltage for circuits built using the devices, 5 V for the MOSFET and 15 V for the polysilicon TFT. The peak MOSFET mobility is observed at a gate bias a little above threshold, and the degradation at higher gate bias is caused by increased surface scattering as the channel inversion layer is compressed by the increasing gate field. The TFT mobility is about an order of magnitude lower, and increases steadily as the gate drive rises until it saturates at a gate voltage of about 10 V; both the lower effective channel mobility and the gate bias dependence are due to the high trap state density in the device channel. The low drive current of the polysilicon TFT's has a significant effect on digital circuit speed, but in the analog case the effect is even more severe since transistors in amplifiers are typically biased with a low V_{GS} to keep V_{DSAT} low, and as Fig. 3 shows, under such conditions the effective TFT mobility is well below its peak value.

Another important device characteristic, particularly for analog circuit applications, is the noise performance, and in this respect polysilicon TFT's are again markedly inferior to single-crystal devices. Typical noise figures for polysilicon TFT's are about an order of magnitude higher than for conventional MOSFET's; at low frequencies (less than about 100 kHz) flicker noise dominates and shows roughly the same channel size dependence seen with MOSFET's. At higher frequencies, thermal noise domiLEWIS et al .: POLYSILICON TFT CIRCUIT DESIGN AND PERFORMANCE



Fig. 3. Polysilicon TFT and single crystal MOSFET channel mobility. $V_{DS} = 0.1 \text{ V}$, n-channel.

TABLE I					
TECHNOLOGY	COMPARISON				

	Low-temperature	High-temperature	Conventiona
	poly-Si TFT	poly-Si TFT	MOSFET
NMOS: $\mathcal{V}_{T}(V)$	2	2	0.7
$\mu (cm^{2} \cdot V^{-1} \cdot s^{-1})$	40	100	500
PMOS: V_T (V) μ (cm ² · V ⁻¹ · s ⁻¹)	-8 20	-3 50	-0.7 200
Operating voltage (V)	18	15	5
Feature size (μm)	5	5	1
Substrate	LA glass	LA quartz	Si wafer

been discussed elsewhere [10], [17], and is not considered further here, except to note that since the frequency dependence is qualitatively similar to that obtained with conventional MOSFET's, the same switched-capacitor techniques used to suppress low-frequency noise in these devices are expected to be equally effective with TFT's.

Table I summarizes some of the main characteristics of polysilicon TFT's and compares them with typical values for conventional single-crystal MOSFET's. Data are shown for both low- and high-temperature processed TFT's. The low-temperature NMOS TFT's have lower channel mobility, and hence lower drive current, than their high-temperature counterparts, but otherwise are similar. However, the difference between low- and high-temperature p-channel TFT's is more marked. Not only is the channel mobility lower in the low-temperature device, but the threshold voltage is also much more negative, so that the drive current available from a low-temperature p-channel TFT is more than an order of magnitude lower than that available from a high-temperature device [12]. Despite the weak p-channel TFT's in the low-temperature technology CMOS circuits are still often used for several

tion, good noise immunity, and the difficulty in fabricating depletion-mode NMOS devices to act as loads.

IV. DRIVE REQUIREMENTS FOR AMLCD'S

This section reviews the main driving requirements for AMLCD's. These displays represent the major application area for polysilicon TFT's, and their drive requirements will be used to add perspective to the measured performance described below. Fig. 4 shows the main circuit elements of an AMLCD along with typical drive waveforms. The active matrix is composed of orthogonal scan and data lines, and a single pixel is formed at each intersection. Each pixel contains a TFT and a capacitor. The capacitor is formed by a pair of transparent electrodes sandwiching the liquid-crystal material. Plane polarizers are placed on each side of the cell so that incoming light is first polarized, then passes through the liquid crystal, and finally leaves via the second polarizer. The voltage applied to the capacitor controls the orientation of the liquid-crystal molecules, and this in turn controls the twist in the plane of polarization of the light traveling through the cell. In this way, the transmission of light through the entire module (liquid-crystal cell and polarizers) can be controlled [14]. When a scan line goes high, each TFT along that line is turned on and the voltages present on the data lines are transferred in parallel into all the pixels along that line, setting the required transmission pattern. When the scan line goes low again, the TFT is turned off, the charge remains on the pixel capacitance, and the pixel voltage remains fixed until it is rewritten during the next frame. The liquid-crystal capacitance is strongly voltage dependent and may not be large enough to store the pixel voltage until the next frame (charge can leak off both through the TFT and the liquid-crystal material), and in practice an additional storage capacitor is often added to the pixel to improve the storage time and linearity.

Conventional amorphous-silicon TFT AMLCD's use single-crystal integrated circuits to generate the drive waveforms illustrated in Fig. 4. A full-color 640×480 pixel display requires about a dozen chips, and several thousand individual connections must be made between the active matrix substrate and the driver IC's. The driver IC's and the very large number of connections contribute significantly to the cost of the display, and also play an important role in determining long-term reliability. The use of polysilicon TFT's allows the driver circuits to be fabricated simultaneously with the active matrix on the same glass substrate, eliminating the need for external driver chips and greatly reducing the number of external connections needed to operate the display. In addition, integrated drivers allow much denser displays to be built, offering the possibility of physically small but high-pixelcount light valves for projection applications [18].

The function of the scan drivers is to generate the scan pattern, turning each scan line on in turn. This is usually accomplished by a simple shift register and buffers to drive

Find authenticated court documents without watermarks at docketalarm.com.

DOCKET



Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

