


Verrazano

Fibre Channel to SCSI bridge
Revision 1.1



CROSSROADS

Crossroads Systems Inc.

Verrazano Software Architecture

ATTORNEYS'
EYES ONLY

CRDS 16426

Confidential Document

1. INTRODUCTION.....	4
2. OVERVIEW	4
2.1 PRODUCT HARDWARE DESCRIPTION.....	4
2.2 PROTOTYPE DESCRIPTION.....	4
2.3 DESIGN PHILOSOPHY.....	4
3. CORE SOFTWARE MODULES.....	5
3.1 BOOT CODE.....	5
3.2 DIAGNOSTICS	5
3.3 KERNEL.....	5
3.4 FC DRIVER	6
3.5 SCSI DRIVER.....	6
3.6 BRIDGE CODE	7
3.6.1 <i>Architectural Overview</i>	7
3.6.2 <i>Buffer Management</i>	11
3.6.3 <i>Protocol Translation</i>	12
3.6.4 <i>Address Translation</i>	13
3.6.5 <i>Program Structure</i>	14
3.7 ETHERNET DRIVER.....	14
3.8 CONFIGURATION	15
3.8.1 <i>Configurable Options</i>	15
3.8.2 <i>Serial Console</i>	16
3.8.3 <i>Telnet</i>	16
3.8.4 <i>FTP</i>	16
3.8.5 <i>SNMP</i>	16
3.8.6 <i>HTTP</i>	16
3.9 MANAGEMENT	16
3.9.1 <i>SNMP</i>	16
3.9.2 <i>HTTP</i>	16
4. DIAGNOSTIC TEST SOFTWARE	17
4.1 DIAGNOSTIC TESTS	17
4.1.1 <i>Initial boot</i>	17
4.1.2 <i>LED visual test</i>	17
4.1.3 <i>Flash Memory - Read test</i>	17
4.1.4 <i>Instruction Memory - Read/write test</i>	17
4.1.5 <i>Serial Controller - read/write test</i>	18
4.1.6 <i>Ethernet Controller - read/write test</i>	18
4.1.7 <i>PCI Memory Read/Write Test</i>	18
4.1.8 <i>Tachyon</i>	18
4.1.9 <i>Symbios 875 SCSI Controller</i>	18
Figure 3.1- Core processes and flow.....	8
Figure 3.2 - Management Commands Control Flow.....	9
Figure 3.3 - FCP Write with pre-fetch	10
Table 3.1 - FCP_CNMD Information Unit	12
Table 3.2 - SCSI Command Descriptor Block	12
Table 3.3- Default Direct Address Map, FCP->SCSI (Narrow)	13
Table 3.4 - Default Direct Address Map - SCSI->FCP (Narrow)	13
Table 3.5 - Ordered Address Map, FC->SCSI	14
Table 6.1 960RP Interrupt Map	Error! Bookmark not defined.

Table 7.1 System Memory Map.....Error! Bookmark not defined.
Table 7.2 PCI Memory MapError! Bookmark not defined.

ATTORNEYS,
EYES ONLY

CRDS 16428

1. Introduction

This document provides the architectural details for the Verrazano Bridge and gives an overview of the methods, processes, and requirements involved in the software development effort. It is meant to provide the basic guidelines for development, and as such is subject to change as the implementation evolves.

2. Overview

2.1 Product Hardware Description

The target hardware is an embedded system centered around the Intel i960RP processor. Incorporated on the i960 bus are program memory, flash memory, and a serial UART. The secondary PCI bus from the i960RP will have an HP Tachyon Fibre Channel controller, using the Interphase TPI PCI interface, and 4MB DRAM for data buffering. This DRAM will interface to this PCI bus via a custom interface designed in house. The secondary PCI bus will also have the Symbios 53C875 PCI SCSI controller. The 960RP primary PCI bus will have an AMD 10BaseT Ethernet controller.

Specific details of the hardware architecture and design can be found in the Verrazano Requirements Document, and in the Verrazano Strategic Specification.

2.2 Prototype Description

To accelerate software development and to allow for software development to be overlapped with hardware development, a PC based prototype platform will be used. Functionally, the PC will be used for the PCI bus and system memory. The host processor will not be used except for limited debugging purposes. The processor used will be the Intel Cyclone board with the i960JX processor module. This will have 4MB of DRAM for program memory. The PLX 9060 PCI bridge on the Cyclone will allow for interfacing the 960 processor to the FC and SCSI devices over the PCI bus. The Fibre Channel interface will be the Interphase Tachyon based PCI adapter. The SCSI interface will be the Symbios SYM53C875 PCI adapter. Serial communication, flash memory, and other basic functionality is provided by the Cyclone board.

This provides an architecturally similar platform using essentially identical core components for development. Porting to the Verrazano hardware platform will require changes limited to the PCI bridge, memory and device mapping, and serial and other peripheral interfaces. The core driver and bridge code will remain unchanged.

2.3 Design Philosophy

- 'C' Code base
- Modular design
- Pass-through, event driven architecture
- Use Existing OS, Drivers, Protocol Stacks as possible
- Design for performance, future portability, maintainability

ATTORNEYS'
EYES ONLY

CRDS 16429

3. Core Software Modules

3.1 Boot Code

At system boot, code will be required to initialize the hardware, perform basic system testing, and load the runtime code. The expectation is that this will consist in large part of modules available from Intel (mon960) and the runtime OS (VxWorks). Portions of this code will be modified and extended to support hardware specific characteristics which are TBD.

Requirements:

- Initialize hardware
- Run Power On Self Test
- Set Processor, PCI address mapping
- Initialize and start VxWorks, core software

3.2 Diagnostics

In addition to the power on self test code executed at boot time, further diagnostics will be required for manufacturing test, field diagnosis, and returned unit test. These tests should be more extensive than the POST, and should include tests for all major subsystems of the Verrazano board. Diagnostics should be accessible from the serial console, TELNET via Ethernet, and SNMP via Ethernet. Future extensions should include accessibility via SCSI and Fibre Channel via FC-IP.

Requirements:

- One base test suite is desired, covering:
 - Manufacturing Test
 - Field Test
 - Return Unit Test
- Processor test
- Memory test
- PCI test
- Buffer memory test
- Tachyon test - internal loop back, electrical (GLM) wrap, external loop back
- Symbios test - internal loop back, external loop back
- Ethernet adapter test - internal loop back, external loop back

3.3 Kernel

Currently VxWorks from Wind River Systems is the targeted runtime OS. Future ports may be targeted for IxWorks.

ATTORNEYS'
EYES ONLY

CRDS 16430

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.